[13:52:16.972] <TB3>     INFO: *** Welcome to pxar ***
[13:52:16.972] <TB3>     INFO: *** Today: 2016/10/27
[13:52:16.979] <TB3>     INFO: *** Version: 47bc-dirty
[13:52:16.979] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:16.980] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:16.980] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:16.980] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:17.056] <TB3>     INFO:         clk: 4
[13:52:17.056] <TB3>     INFO:         ctr: 4
[13:52:17.056] <TB3>     INFO:         sda: 19
[13:52:17.056] <TB3>     INFO:         tin: 9
[13:52:17.056] <TB3>     INFO:         level: 15
[13:52:17.056] <TB3>     INFO:         triggerdelay: 0
[13:52:17.056] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:17.056] <TB3>     INFO: Log level: DEBUG
[13:52:17.065] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:52:17.082] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:52:17.085] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:52:17.088] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:18.647] <TB3>     INFO: DUT info: 
[13:52:18.647] <TB3>     INFO: The DUT currently contains the following objects:
[13:52:18.647] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:18.647] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:18.647] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:18.647] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:18.647] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.647] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.647] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:18.648] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:18.649] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:18.650] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28508160
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1628480
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x159e770
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1611d94010
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1617fff510
[13:52:18.653] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28573696 fPxarMemory = 0x7f1611d94010
[13:52:18.654] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:52:18.655] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:52:18.655] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:52:18.655] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:19.055] <TB3>     INFO: enter 'restricted' command line mode
[13:52:19.055] <TB3>     INFO: enter test to run
[13:52:19.056] <TB3>     INFO:   test: FPIXTest no parameter change
[13:52:19.056] <TB3>     INFO:   running: fpixtest
[13:52:19.056] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:19.059] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:19.059] <TB3>     INFO: ######################################################################
[13:52:19.059] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:52:19.059] <TB3>     INFO: ######################################################################
[13:52:19.062] <TB3>     INFO: ######################################################################
[13:52:19.063] <TB3>     INFO: PixTestPretest::doTest()
[13:52:19.063] <TB3>     INFO: ######################################################################
[13:52:19.065] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:19.065] <TB3>     INFO:    PixTestPretest::programROC() 
[13:52:19.065] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:37.081] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:37.081] <TB3>     INFO: IA differences per ROC:  16.9 16.9 19.3 19.3 16.9 18.5 20.9 16.9 18.5 18.5 18.5 20.1 16.9 18.5 19.3 18.5
[13:52:37.150] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:37.150] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:52:37.150] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:38.403] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:52:38.905] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:52:39.406] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:52:39.909] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:52:40.410] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:52:40.912] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:52:41.414] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:52:41.915] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:52:42.417] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:52:42.919] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:43.420] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:52:43.922] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:52:44.424] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:52:44.925] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:52:45.427] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:52:45.928] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:52:46.182] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 2.4 1.6 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 1.6 
[13:52:46.182] <TB3>     INFO: Test took 9035 ms.
[13:52:46.182] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:52:46.211] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:46.211] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:46.211] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:46.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:52:46.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.4688 mA
[13:52:46.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  93 Ia 25.4688 mA
[13:52:46.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[13:52:46.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[13:52:46.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.6688 mA
[13:52:46.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.8687 mA
[13:52:47.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:52:47.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[13:52:47.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[13:52:47.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[13:52:47.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:52:47.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[13:52:47.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[13:52:47.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.4688 mA
[13:52:47.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  70 Ia 24.6688 mA
[13:52:47.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  67 Ia 23.0687 mA
[13:52:48.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  73 Ia 24.6688 mA
[13:52:48.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  70 Ia 24.6688 mA
[13:52:48.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  67 Ia 23.0687 mA
[13:52:48.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  73 Ia 24.6688 mA
[13:52:48.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  70 Ia 24.6688 mA
[13:52:48.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  67 Ia 23.8687 mA
[13:52:48.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.4688 mA
[13:52:48.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 25.4688 mA
[13:52:48.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 23.8687 mA
[13:52:48.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[13:52:49.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[13:52:49.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[13:52:49.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[13:52:49.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[13:52:49.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[13:52:49.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:52:49.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:52:49.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[13:52:49.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[13:52:49.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[13:52:50.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[13:52:50.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 23.8687 mA
[13:52:50.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[13:52:50.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[13:52:50.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:52:50.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:52:50.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  67
[13:52:50.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:52:50.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[13:52:52.514] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:52:52.514] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1
[13:52:52.546] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:52.546] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:52.546] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:52.682] <TB3>     INFO: Expecting 231680 events.
[13:53:00.963] <TB3>     INFO: 231680 events read in total (7564ms).
[13:53:01.119] <TB3>     INFO: Test took 8570ms.
[13:53:01.320] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 66
[13:53:01.324] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:53:01.328] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:53:01.331] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:53:01.335] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:53:01.338] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:53:01.341] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 55
[13:53:01.345] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:53:01.348] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 66
[13:53:01.352] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:53:01.355] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:53:01.358] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:53:01.362] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:53:01.365] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 110 and Delta(CalDel) = 65
[13:53:01.369] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 64
[13:53:01.372] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:53:01.414] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:01.450] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:01.450] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:01.450] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:01.586] <TB3>     INFO: Expecting 231680 events.
[13:53:09.852] <TB3>     INFO: 231680 events read in total (7551ms).
[13:53:09.857] <TB3>     INFO: Test took 8403ms.
[13:53:09.881] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[13:53:10.193] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[13:53:10.197] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:53:10.201] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:53:10.205] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30.5
[13:53:10.209] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[13:53:10.213] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 28.5
[13:53:10.217] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 29
[13:53:10.221] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 33
[13:53:10.225] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31
[13:53:10.229] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:53:10.233] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:53:10.237] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[13:53:10.241] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 31.5
[13:53:10.245] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32
[13:53:10.248] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:53:10.286] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:10.286] <TB3>     INFO: CalDel:      161   138   146   125   147   138   114   137   174   153   143   148   138   157   153   144
[13:53:10.286] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:53:10.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:10.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:10.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:10.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:10.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:10.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:10.293] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:10.293] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:10.293] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:10.293] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:10.293] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:10.293] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:10.294] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:10.294] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:53:10.294] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:10.379] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:10.379] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:10.379] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:10.379] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:10.382] <TB3>     INFO: ######################################################################
[13:53:10.383] <TB3>     INFO: PixTestTiming::doTest()
[13:53:10.383] <TB3>     INFO: ######################################################################
[13:53:10.383] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:10.383] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:10.383] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:10.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:12.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:14.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:16.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:19.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:21.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:23.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:25.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:28.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:29.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:31.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:32.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:34.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:35.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:37.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:38.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:40.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:41.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:43.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:44.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:46.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:47.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:49.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:50.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:52.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:54.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:55.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:57.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:58.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:00.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:01.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:03.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:04.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:06.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:07.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:09.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:10.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:12.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:13.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:15.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:16.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:19.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:21.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:23.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:25.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:28.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:30.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:32.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:35.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:37.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:39.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:41.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:44.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:46.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:48.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:50.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:53.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:55.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:57.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:55:00.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:55:02.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:55:04.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:55:06.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:55:09.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:55:11.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:13.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:15.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:18.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:20.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:22.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:25.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:27.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:29.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:31.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:34.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:36.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:38.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:40.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:43.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:45.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:47.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:49.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:50.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:52.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:53.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:55.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:56.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:58.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:59.943] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:01.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:02.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:04.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:06.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:07.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:09.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:10.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:12.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:13.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:15.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:16.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:18.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:19.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:21.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:22.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:24.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:26.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:28.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:31.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:33.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:35.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:37.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:40.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:42.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:44.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:46.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:49.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:51.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:53.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:56.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:58.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:00.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:02.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:05.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:07.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:09.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:12.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:14.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:16.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:19.211] <TB3>     INFO: TBM Phase Settings: 204
[13:57:19.211] <TB3>     INFO: 400MHz Phase: 3
[13:57:19.211] <TB3>     INFO: 160MHz Phase: 6
[13:57:19.211] <TB3>     INFO: Functional Phase Area: 4
[13:57:19.214] <TB3>     INFO: Test took 248831 ms.
[13:57:19.214] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:19.214] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:19.214] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:19.214] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:19.215] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:20.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:21.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:23.396] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:24.918] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:26.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:27.958] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:29.477] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:30.001] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:32.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:34.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:35.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:37.079] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:38.598] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:40.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:41.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:57:43.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:57:44.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:57:46.951] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:57:49.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:57:51.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:57:53.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:57:56.046] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:57:58.319] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:57:59.839] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:01.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:03.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:05.906] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:08.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:10.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:12.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:14.999] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:16.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:18.039] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:20.312] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:22.587] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:24.861] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:27.135] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:29.408] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:30.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:32.448] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:33.968] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:36.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:38.515] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:40.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:43.062] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:58:45.335] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:58:46.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:58:48.375] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:58:49.896] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:58:51.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:58:52.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:58:54.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:58:55.974] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:58:57.494] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:58:59.014] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:00.534] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:02.054] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:03.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:05.097] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:06.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:08.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:09.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:11.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:13.079] <TB3>     INFO: ROC Delay Settings: 219
[13:59:13.079] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:13.079] <TB3>     INFO: ROC Port 0 Delay: 3
[13:59:13.079] <TB3>     INFO: ROC Port 1 Delay: 3
[13:59:13.079] <TB3>     INFO: Functional ROC Area: 4
[13:59:13.082] <TB3>     INFO: Test took 113868 ms.
[13:59:13.082] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:13.082] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:13.082] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:59:13.082] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:14.221] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 406b 406b 406b 406b 4069 406b 4069 406b e062 c000 a101 8040 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:59:14.221] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:59:14.221] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4068 4068 4069 4068 4069 e022 c000 a103 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:59:14.221] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:28.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:28.558] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:59:42.811] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:42.811] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:59:57.079] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:57.079] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:11.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:11.337] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:25.648] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:25.648] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:39.717] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:39.717] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:00:53.800] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:53.800] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:07.871] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:07.871] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:22.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:22.006] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:36.112] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:36.494] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:36.507] <TB3>     INFO: Decoding statistics:
[14:01:36.507] <TB3>     INFO:   General information:
[14:01:36.507] <TB3>     INFO: 	 16bit words read:         240000000
[14:01:36.507] <TB3>     INFO: 	 valid events total:       20000000
[14:01:36.507] <TB3>     INFO: 	 empty events:             20000000
[14:01:36.507] <TB3>     INFO: 	 valid events with pixels: 0
[14:01:36.507] <TB3>     INFO: 	 valid pixel hits:         0
[14:01:36.507] <TB3>     INFO:   Event errors: 	           0
[14:01:36.507] <TB3>     INFO: 	 start marker:             0
[14:01:36.507] <TB3>     INFO: 	 stop marker:              0
[14:01:36.507] <TB3>     INFO: 	 overflow:                 0
[14:01:36.507] <TB3>     INFO: 	 invalid 5bit words:       0
[14:01:36.507] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:01:36.507] <TB3>     INFO:   TBM errors: 		           0
[14:01:36.507] <TB3>     INFO: 	 flawed TBM headers:       0
[14:01:36.507] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:01:36.507] <TB3>     INFO: 	 event ID mismatches:      0
[14:01:36.507] <TB3>     INFO:   ROC errors: 		           0
[14:01:36.507] <TB3>     INFO: 	 missing ROC header(s):    0
[14:01:36.507] <TB3>     INFO: 	 misplaced readback start: 0
[14:01:36.507] <TB3>     INFO:   Pixel decoding errors:	   0
[14:01:36.507] <TB3>     INFO: 	 pixel data incomplete:    0
[14:01:36.507] <TB3>     INFO: 	 pixel address:            0
[14:01:36.507] <TB3>     INFO: 	 pulse height fill bit:    0
[14:01:36.507] <TB3>     INFO: 	 buffer corruption:        0
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO:    Read back bit status: 1
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO:    Timings are good!
[14:01:36.507] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.507] <TB3>     INFO: Test took 143425 ms.
[14:01:36.507] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:01:36.507] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:01:36.507] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:36.507] <TB3>     INFO: PixTestTiming::doTest took 506128 ms.
[14:01:36.507] <TB3>     INFO: PixTestTiming::doTest() done
[14:01:36.508] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:36.508] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:01:36.508] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:01:36.508] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:36.508] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:01:36.508] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:01:36.508] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:36.860] <TB3>     INFO: ######################################################################
[14:01:36.860] <TB3>     INFO: PixTestAlive::doTest()
[14:01:36.860] <TB3>     INFO: ######################################################################
[14:01:36.863] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.863] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:36.863] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:36.864] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:37.207] <TB3>     INFO: Expecting 41600 events.
[14:01:41.320] <TB3>     INFO: 41600 events read in total (3398ms).
[14:01:41.321] <TB3>     INFO: Test took 4457ms.
[14:01:41.328] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:41.328] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:01:41.328] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:01:41.708] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:01:41.708] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    2    0    0    0    0    0    0    0
[14:01:41.708] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    3    0    0    0    0    0    0    0
[14:01:41.712] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:41.712] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:41.712] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:41.713] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:42.060] <TB3>     INFO: Expecting 41600 events.
[14:01:45.029] <TB3>     INFO: 41600 events read in total (2254ms).
[14:01:45.029] <TB3>     INFO: Test took 3316ms.
[14:01:45.029] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:45.029] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:01:45.029] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:01:45.030] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:01:45.437] <TB3>     INFO: PixTestAlive::maskTest() done
[14:01:45.437] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:45.440] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:45.440] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:45.440] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:45.442] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:45.789] <TB3>     INFO: Expecting 41600 events.
[14:01:49.869] <TB3>     INFO: 41600 events read in total (3365ms).
[14:01:49.870] <TB3>     INFO: Test took 4428ms.
[14:01:49.878] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:49.878] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:01:49.878] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:01:50.252] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:01:50.252] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:50.253] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:01:50.253] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:01:50.261] <TB3>     INFO: ######################################################################
[14:01:50.261] <TB3>     INFO: PixTestTrim::doTest()
[14:01:50.261] <TB3>     INFO: ######################################################################
[14:01:50.264] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:50.264] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:01:50.264] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:50.341] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:01:50.341] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:01:50.368] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:50.368] <TB3>     INFO:     run 1 of 1
[14:01:50.369] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:50.713] <TB3>     INFO: Expecting 5025280 events.
[14:02:35.434] <TB3>     INFO: 1394192 events read in total (44006ms).
[14:03:19.487] <TB3>     INFO: 2773128 events read in total (88060ms).
[14:04:03.611] <TB3>     INFO: 4162480 events read in total (132184ms).
[14:04:30.758] <TB3>     INFO: 5025280 events read in total (159330ms).
[14:04:30.799] <TB3>     INFO: Test took 160430ms.
[14:04:30.858] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:30.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:32.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:33.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:35.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:36.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:37.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:39.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:40.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:41.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:43.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:44.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:45.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:47.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:48.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:49.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:51.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:52.735] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216264704
[14:04:52.738] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3091 minThrLimit = 90.3004 minThrNLimit = 113.067 -> result = 90.3091 -> 90
[14:04:52.739] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7136 minThrLimit = 90.6908 minThrNLimit = 114.527 -> result = 90.7136 -> 90
[14:04:52.739] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4928 minThrLimit = 89.4842 minThrNLimit = 114.235 -> result = 89.4928 -> 89
[14:04:52.740] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0759 minThrLimit = 97.0696 minThrNLimit = 125.502 -> result = 97.0759 -> 97
[14:04:52.740] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4765 minThrLimit = 90.4676 minThrNLimit = 113.544 -> result = 90.4765 -> 90
[14:04:52.740] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1061 minThrLimit = 91.0915 minThrNLimit = 115.086 -> result = 91.1061 -> 91
[14:04:52.741] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8741 minThrLimit = 88.8137 minThrNLimit = 114.129 -> result = 88.8741 -> 88
[14:04:52.741] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2615 minThrLimit = 95.2578 minThrNLimit = 117.347 -> result = 95.2615 -> 95
[14:04:52.742] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1712 minThrLimit = 90.0539 minThrNLimit = 108.617 -> result = 90.1712 -> 90
[14:04:52.742] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6854 minThrLimit = 94.6724 minThrNLimit = 119.442 -> result = 94.6854 -> 94
[14:04:52.742] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.575 minThrLimit = 103.56 minThrNLimit = 133.335 -> result = 103.575 -> 103
[14:04:52.743] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4982 minThrLimit = 98.4767 minThrNLimit = 121.104 -> result = 98.4982 -> 98
[14:04:52.743] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6749 minThrLimit = 95.6461 minThrNLimit = 120.283 -> result = 95.6749 -> 95
[14:04:52.743] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.442 minThrLimit = 104.438 minThrNLimit = 127.493 -> result = 104.442 -> 104
[14:04:52.744] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2233 minThrLimit = 94.2039 minThrNLimit = 116.917 -> result = 94.2233 -> 94
[14:04:52.744] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4536 minThrLimit = 99.4376 minThrNLimit = 125.229 -> result = 99.4536 -> 99
[14:04:52.744] <TB3>     INFO: ROC 0 VthrComp = 90
[14:04:52.744] <TB3>     INFO: ROC 1 VthrComp = 90
[14:04:52.745] <TB3>     INFO: ROC 2 VthrComp = 89
[14:04:52.745] <TB3>     INFO: ROC 3 VthrComp = 97
[14:04:52.745] <TB3>     INFO: ROC 4 VthrComp = 90
[14:04:52.745] <TB3>     INFO: ROC 5 VthrComp = 91
[14:04:52.745] <TB3>     INFO: ROC 6 VthrComp = 88
[14:04:52.745] <TB3>     INFO: ROC 7 VthrComp = 95
[14:04:52.745] <TB3>     INFO: ROC 8 VthrComp = 90
[14:04:52.746] <TB3>     INFO: ROC 9 VthrComp = 94
[14:04:52.746] <TB3>     INFO: ROC 10 VthrComp = 103
[14:04:52.746] <TB3>     INFO: ROC 11 VthrComp = 98
[14:04:52.746] <TB3>     INFO: ROC 12 VthrComp = 95
[14:04:52.747] <TB3>     INFO: ROC 13 VthrComp = 104
[14:04:52.747] <TB3>     INFO: ROC 14 VthrComp = 94
[14:04:52.747] <TB3>     INFO: ROC 15 VthrComp = 99
[14:04:52.747] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:04:52.747] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:52.759] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:52.759] <TB3>     INFO:     run 1 of 1
[14:04:52.760] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:53.104] <TB3>     INFO: Expecting 5025280 events.
[14:05:29.179] <TB3>     INFO: 886728 events read in total (35361ms).
[14:06:03.170] <TB3>     INFO: 1771896 events read in total (69352ms).
[14:06:38.324] <TB3>     INFO: 2655856 events read in total (104506ms).
[14:07:13.420] <TB3>     INFO: 3530720 events read in total (139602ms).
[14:07:47.592] <TB3>     INFO: 4401136 events read in total (173775ms).
[14:08:12.644] <TB3>     INFO: 5025280 events read in total (198826ms).
[14:08:12.716] <TB3>     INFO: Test took 199956ms.
[14:08:12.892] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:13.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:14.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:16.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:17.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:19.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:21.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:22.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:24.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:25.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:27.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:28.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:30.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:32.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:33.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:35.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:36.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:38.543] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297177088
[14:08:38.546] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2499 for pixel 17/28 mean/min/max = 44.9668/33.64/56.2936
[14:08:38.546] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.646 for pixel 0/76 mean/min/max = 45.0222/34.3627/55.6818
[14:08:38.547] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.7904 for pixel 6/78 mean/min/max = 45.9851/34.0722/57.898
[14:08:38.547] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.4698 for pixel 0/44 mean/min/max = 43.9109/31.7144/56.1075
[14:08:38.548] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5687 for pixel 21/3 mean/min/max = 45.5005/33.3641/57.637
[14:08:38.548] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.7263 for pixel 7/0 mean/min/max = 45.0101/33.0959/56.9242
[14:08:38.548] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5931 for pixel 8/2 mean/min/max = 45.5562/34.5013/56.6111
[14:08:38.549] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.6486 for pixel 0/72 mean/min/max = 45.0433/31.9589/58.1278
[14:08:38.549] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.1618 for pixel 27/1 mean/min/max = 48.2866/32.3483/64.225
[14:08:38.550] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7443 for pixel 33/1 mean/min/max = 45.2989/32.7374/57.8605
[14:08:38.550] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.397 for pixel 4/0 mean/min/max = 45.9113/32.347/59.4756
[14:08:38.550] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.1848 for pixel 6/4 mean/min/max = 44.983/31.7788/58.1872
[14:08:38.551] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.2659 for pixel 24/79 mean/min/max = 43.9322/32.502/55.3624
[14:08:38.551] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.4164 for pixel 2/2 mean/min/max = 48.5488/33.6016/63.496
[14:08:38.552] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.0739 for pixel 22/8 mean/min/max = 45.2824/32.1952/58.3695
[14:08:38.552] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5779 for pixel 21/79 mean/min/max = 44.1915/31.5353/56.8477
[14:08:38.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:38.684] <TB3>     INFO: Expecting 411648 events.
[14:08:46.282] <TB3>     INFO: 411648 events read in total (6883ms).
[14:08:46.288] <TB3>     INFO: Expecting 411648 events.
[14:08:53.865] <TB3>     INFO: 411648 events read in total (6912ms).
[14:08:53.873] <TB3>     INFO: Expecting 411648 events.
[14:09:01.427] <TB3>     INFO: 411648 events read in total (6892ms).
[14:09:01.437] <TB3>     INFO: Expecting 411648 events.
[14:09:09.054] <TB3>     INFO: 411648 events read in total (6957ms).
[14:09:09.068] <TB3>     INFO: Expecting 411648 events.
[14:09:16.668] <TB3>     INFO: 411648 events read in total (6948ms).
[14:09:16.685] <TB3>     INFO: Expecting 411648 events.
[14:09:24.285] <TB3>     INFO: 411648 events read in total (6955ms).
[14:09:24.304] <TB3>     INFO: Expecting 411648 events.
[14:09:31.681] <TB3>     INFO: 411648 events read in total (6729ms).
[14:09:31.702] <TB3>     INFO: Expecting 411648 events.
[14:09:39.054] <TB3>     INFO: 411648 events read in total (6699ms).
[14:09:39.077] <TB3>     INFO: Expecting 411648 events.
[14:09:46.493] <TB3>     INFO: 411648 events read in total (6764ms).
[14:09:46.519] <TB3>     INFO: Expecting 411648 events.
[14:09:53.970] <TB3>     INFO: 411648 events read in total (6806ms).
[14:09:53.001] <TB3>     INFO: Expecting 411648 events.
[14:10:01.673] <TB3>     INFO: 411648 events read in total (7035ms).
[14:10:01.704] <TB3>     INFO: Expecting 411648 events.
[14:10:09.311] <TB3>     INFO: 411648 events read in total (6972ms).
[14:10:09.346] <TB3>     INFO: Expecting 411648 events.
[14:10:16.942] <TB3>     INFO: 411648 events read in total (6959ms).
[14:10:16.979] <TB3>     INFO: Expecting 411648 events.
[14:10:24.539] <TB3>     INFO: 411648 events read in total (6930ms).
[14:10:24.577] <TB3>     INFO: Expecting 411648 events.
[14:10:32.226] <TB3>     INFO: 411648 events read in total (7012ms).
[14:10:32.268] <TB3>     INFO: Expecting 411648 events.
[14:10:39.878] <TB3>     INFO: 411648 events read in total (6986ms).
[14:10:39.922] <TB3>     INFO: Test took 121370ms.
[14:10:40.434] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9505 < 35 for itrim+1 = 100; old thr = 34.9084 ... break
[14:10:40.467] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1315 < 35 for itrim = 97; old thr = 34.7542 ... break
[14:10:40.506] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1572 < 35 for itrim = 101; old thr = 34.2788 ... break
[14:10:40.550] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5771 < 35 for itrim+1 = 108; old thr = 34.5646 ... break
[14:10:40.593] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1788 < 35 for itrim+1 = 115; old thr = 34.9536 ... break
[14:10:40.634] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5379 < 35 for itrim = 112; old thr = 34.2114 ... break
[14:10:40.671] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6241 < 35 for itrim+1 = 99; old thr = 34.9431 ... break
[14:10:40.703] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4624 < 35 for itrim = 108; old thr = 34.0333 ... break
[14:10:40.735] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0161 < 35 for itrim = 127; old thr = 34.8822 ... break
[14:10:40.779] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2995 < 35 for itrim+1 = 110; old thr = 34.9704 ... break
[14:10:40.817] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0033 < 35 for itrim = 115; old thr = 34.3591 ... break
[14:10:40.851] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1948 < 35 for itrim = 104; old thr = 34.7883 ... break
[14:10:40.890] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2354 < 35 for itrim = 100; old thr = 34.597 ... break
[14:10:40.920] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4566 < 35 for itrim = 117; old thr = 33.4583 ... break
[14:10:40.961] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0051 < 35 for itrim = 108; old thr = 34.7222 ... break
[14:10:40.001] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2732 < 35 for itrim = 120; old thr = 34.1946 ... break
[14:10:41.077] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:10:41.088] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:41.088] <TB3>     INFO:     run 1 of 1
[14:10:41.088] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:41.431] <TB3>     INFO: Expecting 5025280 events.
[14:11:15.080] <TB3>     INFO: 871976 events read in total (32934ms).
[14:11:50.036] <TB3>     INFO: 1741864 events read in total (67890ms).
[14:12:25.060] <TB3>     INFO: 2610704 events read in total (102915ms).
[14:12:59.761] <TB3>     INFO: 3469080 events read in total (137615ms).
[14:13:34.425] <TB3>     INFO: 4321872 events read in total (172279ms).
[14:14:02.949] <TB3>     INFO: 5025280 events read in total (200803ms).
[14:14:03.021] <TB3>     INFO: Test took 201933ms.
[14:14:03.201] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:03.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:05.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:06.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:08.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:09.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:11.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:12.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:14.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:16.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:17.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:19.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:20.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:22.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:24.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:25.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:27.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:28.790] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252870656
[14:14:28.792] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.663882 .. 86.047747
[14:14:28.866] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 96 (-1/-1) hits flags = 528 (plus default)
[14:14:28.876] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:28.876] <TB3>     INFO:     run 1 of 1
[14:14:28.876] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:29.218] <TB3>     INFO: Expecting 2961920 events.
[14:15:05.938] <TB3>     INFO: 932928 events read in total (36005ms).
[14:15:40.900] <TB3>     INFO: 1865864 events read in total (70969ms).
[14:16:16.618] <TB3>     INFO: 2788456 events read in total (106686ms).
[14:16:23.697] <TB3>     INFO: 2961920 events read in total (113764ms).
[14:16:23.745] <TB3>     INFO: Test took 114870ms.
[14:16:23.844] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:24.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:25.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:26.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:27.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:29.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:30.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:31.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:33.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:34.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:35.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:36.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:38.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:39.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:40.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:42.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:43.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:44.693] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359993344
[14:16:44.774] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 12.358459 .. 72.112095
[14:16:44.847] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 2 .. 82 (-1/-1) hits flags = 528 (plus default)
[14:16:44.858] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:44.858] <TB3>     INFO:     run 1 of 1
[14:16:44.858] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:45.200] <TB3>     INFO: Expecting 2695680 events.
[14:17:21.200] <TB3>     INFO: 1000208 events read in total (35285ms).
[14:17:58.261] <TB3>     INFO: 1999840 events read in total (72346ms).
[14:18:24.275] <TB3>     INFO: 2695680 events read in total (98361ms).
[14:18:24.312] <TB3>     INFO: Test took 99455ms.
[14:18:24.387] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:24.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:25.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:26.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:28.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:29.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:30.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:31.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:32.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:34.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:35.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:37.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:38.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:39.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:41.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:42.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:43.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:45.038] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408649728
[14:18:45.118] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 16.586355 .. 63.191858
[14:18:45.193] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 6 .. 73 (-1/-1) hits flags = 528 (plus default)
[14:18:45.202] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:45.203] <TB3>     INFO:     run 1 of 1
[14:18:45.203] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:45.545] <TB3>     INFO: Expecting 2263040 events.
[14:19:23.722] <TB3>     INFO: 1016144 events read in total (37462ms).
[14:20:00.334] <TB3>     INFO: 2031760 events read in total (74074ms).
[14:20:09.215] <TB3>     INFO: 2263040 events read in total (82955ms).
[14:20:09.237] <TB3>     INFO: Test took 84034ms.
[14:20:09.296] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:09.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:10.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:11.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:12.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:13.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:15.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:16.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:17.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:18.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:19.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:20.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:21.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:22.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:24.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:25.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:26.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:27.456] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408875008
[14:20:27.537] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 18.769516 .. 63.191858
[14:20:27.612] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 8 .. 73 (-1/-1) hits flags = 528 (plus default)
[14:20:27.622] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:27.622] <TB3>     INFO:     run 1 of 1
[14:20:27.622] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:27.965] <TB3>     INFO: Expecting 2196480 events.
[14:21:04.130] <TB3>     INFO: 1003448 events read in total (35450ms).
[14:21:41.435] <TB3>     INFO: 2007192 events read in total (72756ms).
[14:21:48.675] <TB3>     INFO: 2196480 events read in total (79996ms).
[14:21:48.706] <TB3>     INFO: Test took 81086ms.
[14:21:48.775] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:48.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:50.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:51.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:52.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:53.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:54.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:55.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:56.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:58.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:59.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:00.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:01.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:02.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:03.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:04.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:05.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:07.017] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424067072
[14:22:07.102] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:07.102] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:07.113] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:07.113] <TB3>     INFO:     run 1 of 1
[14:22:07.113] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:07.459] <TB3>     INFO: Expecting 1364480 events.
[14:22:47.434] <TB3>     INFO: 1075656 events read in total (39260ms).
[14:22:57.945] <TB3>     INFO: 1364480 events read in total (49771ms).
[14:22:57.958] <TB3>     INFO: Test took 50844ms.
[14:22:57.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:58.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:59.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:59.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:00.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:01.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:02.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:03.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:04.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:05.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:06.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:07.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:08.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:09.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:10.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:11.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:12.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:13.531] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424620032
[14:23:13.577] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:13.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:13.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:13.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:13.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:13.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:13.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:13.579] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:13.587] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:13.593] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:13.600] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:13.607] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:13.613] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:13.620] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:13.627] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:13.633] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:13.640] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:13.646] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:13.653] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:13.660] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:13.666] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:13.673] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:13.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:13.686] <TB3>     INFO: PixTestTrim::trimTest() done
[14:23:13.686] <TB3>     INFO: vtrim:     100  97 101 108 115 112  99 108 127 110 115 104 100 117 108 120 
[14:23:13.686] <TB3>     INFO: vthrcomp:   90  90  89  97  90  91  88  95  90  94 103  98  95 104  94  99 
[14:23:13.686] <TB3>     INFO: vcal mean:  34.94  34.98  35.01  35.00  34.96  34.99  35.01  34.99  35.05  35.00  34.94  34.94  34.96  34.96  34.97  34.92 
[14:23:13.686] <TB3>     INFO: vcal RMS:    0.81   0.77   0.80   0.81   0.99   0.81   0.78   0.87   1.07   0.82   0.86   0.83   0.80   0.88   0.83   0.84 
[14:23:13.686] <TB3>     INFO: bits mean:   9.50   9.36   9.12  10.00   9.59   9.60   9.24   9.67   8.73   9.31   9.57   9.69  10.02   8.66   9.52   9.99 
[14:23:13.686] <TB3>     INFO: bits RMS:    2.49   2.48   2.64   2.66   2.57   2.57   2.51   2.75   2.73   2.71   2.56   2.71   2.49   2.64   2.69   2.71 
[14:23:13.696] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:13.696] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:13.696] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:13.699] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:13.699] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:13.709] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:13.709] <TB3>     INFO:     run 1 of 1
[14:23:13.710] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:14.052] <TB3>     INFO: Expecting 4160000 events.
[14:24:00.016] <TB3>     INFO: 1125770 events read in total (45249ms).
[14:24:45.082] <TB3>     INFO: 2241320 events read in total (90315ms).
[14:25:28.494] <TB3>     INFO: 3343070 events read in total (133728ms).
[14:26:01.317] <TB3>     INFO: 4160000 events read in total (166550ms).
[14:26:01.379] <TB3>     INFO: Test took 167669ms.
[14:26:01.503] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:01.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:03.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:05.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:07.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:09.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:10.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:12.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:14.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:16.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:18.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:20.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:22.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:24.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:25.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:27.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:29.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:31.404] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449323008
[14:26:31.405] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:31.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:31.478] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:26:31.488] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:31.488] <TB3>     INFO:     run 1 of 1
[14:26:31.488] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:31.831] <TB3>     INFO: Expecting 3619200 events.
[14:27:18.420] <TB3>     INFO: 1160265 events read in total (45874ms).
[14:28:03.805] <TB3>     INFO: 2301865 events read in total (91259ms).
[14:28:49.095] <TB3>     INFO: 3432360 events read in total (136549ms).
[14:28:56.521] <TB3>     INFO: 3619200 events read in total (143975ms).
[14:28:56.565] <TB3>     INFO: Test took 145077ms.
[14:28:56.664] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:56.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:58.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:00.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:02.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:03.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:05.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:07.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:09.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:10.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:12.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:14.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:16.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:17.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:19.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:21.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:22.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:24.637] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449503232
[14:29:24.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:24.712] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:24.712] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:29:24.721] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:24.722] <TB3>     INFO:     run 1 of 1
[14:29:24.722] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:25.065] <TB3>     INFO: Expecting 3432000 events.
[14:30:12.494] <TB3>     INFO: 1193070 events read in total (46714ms).
[14:30:57.417] <TB3>     INFO: 2364715 events read in total (91637ms).
[14:31:38.945] <TB3>     INFO: 3432000 events read in total (133166ms).
[14:31:38.987] <TB3>     INFO: Test took 134265ms.
[14:31:39.074] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:39.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:40.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:42.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:44.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:46.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:47.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:49.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:51.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:52.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:54.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:56.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:57.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:59.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:01.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:02.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:04.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:06.183] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449503232
[14:32:06.184] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:06.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:06.258] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:32:06.268] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:06.268] <TB3>     INFO:     run 1 of 1
[14:32:06.268] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:06.611] <TB3>     INFO: Expecting 3432000 events.
[14:32:54.359] <TB3>     INFO: 1192415 events read in total (47033ms).
[14:33:39.207] <TB3>     INFO: 2364460 events read in total (91881ms).
[14:34:20.439] <TB3>     INFO: 3432000 events read in total (133113ms).
[14:34:20.482] <TB3>     INFO: Test took 134215ms.
[14:34:20.570] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:20.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:22.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:24.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:25.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:27.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:29.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:30.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:32.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:34.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:35.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:37.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:39.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:40.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:42.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:44.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:45.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:47.688] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449503232
[14:34:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:47.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:47.763] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:34:47.774] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:47.774] <TB3>     INFO:     run 1 of 1
[14:34:47.774] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:48.116] <TB3>     INFO: Expecting 3432000 events.
[14:35:35.987] <TB3>     INFO: 1192870 events read in total (47156ms).
[14:36:21.034] <TB3>     INFO: 2364825 events read in total (92203ms).
[14:37:01.935] <TB3>     INFO: 3432000 events read in total (133104ms).
[14:37:01.978] <TB3>     INFO: Test took 134205ms.
[14:37:02.066] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:02.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:03.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:05.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:07.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:09.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:10.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:12.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:14.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:15.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:17.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:19.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:20.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:22.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:24.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:25.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:27.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:29.092] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449503232
[14:37:29.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.12062, thr difference RMS: 1.32288
[14:37:29.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.15058, thr difference RMS: 1.45559
[14:37:29.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.33352, thr difference RMS: 1.51868
[14:37:29.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.73005, thr difference RMS: 1.62875
[14:37:29.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.38923, thr difference RMS: 1.60013
[14:37:29.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.21506, thr difference RMS: 1.48772
[14:37:29.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.24229, thr difference RMS: 1.29301
[14:37:29.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.53355, thr difference RMS: 1.70962
[14:37:29.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.30697, thr difference RMS: 1.71273
[14:37:29.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.17474, thr difference RMS: 1.41224
[14:37:29.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.42996, thr difference RMS: 1.55993
[14:37:29.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.64545, thr difference RMS: 1.68849
[14:37:29.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.33072, thr difference RMS: 1.54957
[14:37:29.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.9553, thr difference RMS: 1.30797
[14:37:29.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.39466, thr difference RMS: 1.69457
[14:37:29.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.57679, thr difference RMS: 1.60851
[14:37:29.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.06289, thr difference RMS: 1.3172
[14:37:29.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.11064, thr difference RMS: 1.44839
[14:37:29.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.40535, thr difference RMS: 1.48611
[14:37:29.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.80652, thr difference RMS: 1.61052
[14:37:29.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.24345, thr difference RMS: 1.57959
[14:37:29.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.08893, thr difference RMS: 1.47277
[14:37:29.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.35498, thr difference RMS: 1.28872
[14:37:29.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.5426, thr difference RMS: 1.73835
[14:37:29.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.15238, thr difference RMS: 1.74094
[14:37:29.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.09657, thr difference RMS: 1.40329
[14:37:29.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.46985, thr difference RMS: 1.62206
[14:37:29.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.54964, thr difference RMS: 1.74174
[14:37:29.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.40876, thr difference RMS: 1.53998
[14:37:29.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.992, thr difference RMS: 1.28473
[14:37:29.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.3584, thr difference RMS: 1.71643
[14:37:29.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.40348, thr difference RMS: 1.63552
[14:37:29.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.1752, thr difference RMS: 1.30056
[14:37:29.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.16436, thr difference RMS: 1.43843
[14:37:29.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.39556, thr difference RMS: 1.46182
[14:37:29.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.8877, thr difference RMS: 1.59089
[14:37:29.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.29014, thr difference RMS: 1.57951
[14:37:29.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.09423, thr difference RMS: 1.44914
[14:37:29.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.48655, thr difference RMS: 1.26536
[14:37:29.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.53777, thr difference RMS: 1.75256
[14:37:29.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.08555, thr difference RMS: 1.73003
[14:37:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.11213, thr difference RMS: 1.3876
[14:37:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.5745, thr difference RMS: 1.6335
[14:37:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.52484, thr difference RMS: 1.73718
[14:37:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.5237, thr difference RMS: 1.51819
[14:37:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.1181, thr difference RMS: 1.27249
[14:37:29.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.32428, thr difference RMS: 1.72109
[14:37:29.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.34749, thr difference RMS: 1.62601
[14:37:29.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.08409, thr difference RMS: 1.27088
[14:37:29.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.2029, thr difference RMS: 1.41576
[14:37:29.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.4256, thr difference RMS: 1.4836
[14:37:29.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.08144, thr difference RMS: 1.61719
[14:37:29.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.27449, thr difference RMS: 1.60043
[14:37:29.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.11105, thr difference RMS: 1.45721
[14:37:29.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.60547, thr difference RMS: 1.26156
[14:37:29.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.58425, thr difference RMS: 1.72492
[14:37:29.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.96563, thr difference RMS: 1.74491
[14:37:29.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.07246, thr difference RMS: 1.39213
[14:37:29.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.63763, thr difference RMS: 1.63357
[14:37:29.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.55895, thr difference RMS: 1.69603
[14:37:29.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.6572, thr difference RMS: 1.54306
[14:37:29.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.2723, thr difference RMS: 1.27168
[14:37:29.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.41142, thr difference RMS: 1.71035
[14:37:29.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.31386, thr difference RMS: 1.63398
[14:37:29.221] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:37:29.225] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2138 seconds
[14:37:29.225] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:29.949] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:29.949] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:29.952] <TB3>     INFO: ######################################################################
[14:37:29.952] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:29.952] <TB3>     INFO: ######################################################################
[14:37:29.952] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:29.952] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:29.952] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:29.952] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:29.962] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:29.962] <TB3>     INFO:     run 1 of 1
[14:37:29.962] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:30.303] <TB3>     INFO: Expecting 59072000 events.
[14:37:59.221] <TB3>     INFO: 1072800 events read in total (28202ms).
[14:38:27.386] <TB3>     INFO: 2142200 events read in total (56367ms).
[14:38:55.569] <TB3>     INFO: 3213600 events read in total (84550ms).
[14:39:23.959] <TB3>     INFO: 4283800 events read in total (112940ms).
[14:39:52.150] <TB3>     INFO: 5352400 events read in total (141131ms).
[14:40:20.374] <TB3>     INFO: 6425000 events read in total (169355ms).
[14:40:48.527] <TB3>     INFO: 7494800 events read in total (197508ms).
[14:41:16.775] <TB3>     INFO: 8564800 events read in total (225756ms).
[14:41:44.991] <TB3>     INFO: 9635600 events read in total (253972ms).
[14:42:13.095] <TB3>     INFO: 10703800 events read in total (282076ms).
[14:42:41.257] <TB3>     INFO: 11774600 events read in total (310238ms).
[14:43:09.450] <TB3>     INFO: 12846400 events read in total (338431ms).
[14:43:37.576] <TB3>     INFO: 13915200 events read in total (366557ms).
[14:44:05.719] <TB3>     INFO: 14987000 events read in total (394700ms).
[14:44:33.885] <TB3>     INFO: 16056600 events read in total (422866ms).
[14:45:02.076] <TB3>     INFO: 17127000 events read in total (451057ms).
[14:45:30.212] <TB3>     INFO: 18198200 events read in total (479193ms).
[14:45:58.380] <TB3>     INFO: 19266400 events read in total (507361ms).
[14:46:26.407] <TB3>     INFO: 20335000 events read in total (535388ms).
[14:46:54.610] <TB3>     INFO: 21407600 events read in total (563591ms).
[14:47:22.772] <TB3>     INFO: 22476800 events read in total (591753ms).
[14:47:50.868] <TB3>     INFO: 23547400 events read in total (619849ms).
[14:48:19.056] <TB3>     INFO: 24617400 events read in total (648037ms).
[14:48:47.148] <TB3>     INFO: 25685600 events read in total (676129ms).
[14:49:15.232] <TB3>     INFO: 26755800 events read in total (704213ms).
[14:49:43.404] <TB3>     INFO: 27826800 events read in total (732385ms).
[14:50:11.491] <TB3>     INFO: 28895200 events read in total (760472ms).
[14:50:39.610] <TB3>     INFO: 29964600 events read in total (788591ms).
[14:51:07.769] <TB3>     INFO: 31034800 events read in total (816750ms).
[14:51:35.873] <TB3>     INFO: 32103000 events read in total (844854ms).
[14:52:03.980] <TB3>     INFO: 33172000 events read in total (872961ms).
[14:52:32.195] <TB3>     INFO: 34243600 events read in total (901176ms).
[14:53:00.305] <TB3>     INFO: 35311200 events read in total (929287ms).
[14:53:28.314] <TB3>     INFO: 36378800 events read in total (957295ms).
[14:53:56.394] <TB3>     INFO: 37448600 events read in total (985375ms).
[14:54:24.576] <TB3>     INFO: 38519200 events read in total (1013557ms).
[14:54:52.741] <TB3>     INFO: 39587400 events read in total (1041722ms).
[14:55:20.823] <TB3>     INFO: 40654600 events read in total (1069804ms).
[14:55:48.987] <TB3>     INFO: 41725800 events read in total (1097968ms).
[14:56:17.183] <TB3>     INFO: 42794600 events read in total (1126164ms).
[14:56:45.312] <TB3>     INFO: 43863000 events read in total (1154293ms).
[14:57:13.428] <TB3>     INFO: 44932200 events read in total (1182409ms).
[14:57:41.632] <TB3>     INFO: 46001600 events read in total (1210613ms).
[14:58:09.690] <TB3>     INFO: 47069600 events read in total (1238671ms).
[14:58:37.892] <TB3>     INFO: 48137800 events read in total (1266873ms).
[14:59:06.053] <TB3>     INFO: 49209000 events read in total (1295034ms).
[14:59:34.204] <TB3>     INFO: 50277000 events read in total (1323185ms).
[15:00:02.355] <TB3>     INFO: 51344200 events read in total (1351336ms).
[15:00:30.500] <TB3>     INFO: 52411800 events read in total (1379481ms).
[15:00:58.707] <TB3>     INFO: 53483000 events read in total (1407688ms).
[15:01:26.920] <TB3>     INFO: 54552400 events read in total (1435901ms).
[15:01:54.999] <TB3>     INFO: 55619800 events read in total (1463980ms).
[15:02:22.662] <TB3>     INFO: 56688000 events read in total (1491643ms).
[15:02:50.461] <TB3>     INFO: 57758200 events read in total (1519442ms).
[15:03:16.921] <TB3>     INFO: 58827200 events read in total (1545902ms).
[15:03:23.696] <TB3>     INFO: 59072000 events read in total (1552677ms).
[15:03:23.716] <TB3>     INFO: Test took 1553754ms.
[15:03:23.774] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:23.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:23.900] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:25.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:25.090] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:26.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:26.243] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:27.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:27.391] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:28.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:28.529] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:29.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:29.687] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:30.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:30.856] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:32.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:32.024] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:33.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:33.205] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:34.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:34.375] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:35.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:35.529] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:36.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:36.711] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:37.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:37.857] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:39.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:39.048] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:40.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:40.223] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:41.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:41.379] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:42.562] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 469041152
[15:03:42.593] <TB3>     INFO: PixTestScurves::scurves() done 
[15:03:42.593] <TB3>     INFO: Vcal mean:  35.09  35.05  35.32  35.05  35.07  35.03  35.06  35.17  35.18  35.08  35.01  35.06  34.97  35.10  35.06  35.06 
[15:03:42.593] <TB3>     INFO: Vcal RMS:    0.67   0.63   0.69   0.68   0.89   0.69   0.66   0.78   1.08   0.68   0.73   0.72   0.67   0.76   0.70   0.73 
[15:03:42.593] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:03:42.669] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:03:42.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:03:42.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:03:42.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:03:42.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:03:42.670] <TB3>     INFO: ######################################################################
[15:03:42.670] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:03:42.670] <TB3>     INFO: ######################################################################
[15:03:42.673] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:43.015] <TB3>     INFO: Expecting 41600 events.
[15:03:47.078] <TB3>     INFO: 41600 events read in total (3347ms).
[15:03:47.079] <TB3>     INFO: Test took 4406ms.
[15:03:47.086] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:47.087] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:03:47.087] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:47.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 19, 78] has eff 0/10
[15:03:47.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 19, 78]
[15:03:47.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 2] has eff 0/10
[15:03:47.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 2]
[15:03:47.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:03:47.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:03:47.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:03:47.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:03:47.434] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:47.781] <TB3>     INFO: Expecting 41600 events.
[15:03:51.944] <TB3>     INFO: 41600 events read in total (3448ms).
[15:03:51.945] <TB3>     INFO: Test took 4511ms.
[15:03:51.953] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:51.953] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:03:51.953] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.089
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.239
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.197
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.958
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.188
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.932
[15:03:51.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.5
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.927
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.844
[15:03:51.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.348
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [40 ,15] phvalue 179
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.009
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.35
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.602
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 196
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.086
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.964
[15:03:51.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:03:51.961] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.099
[15:03:51.961] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 189
[15:03:51.961] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:03:51.961] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:03:51.961] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:03:52.043] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:52.387] <TB3>     INFO: Expecting 41600 events.
[15:03:56.532] <TB3>     INFO: 41600 events read in total (3430ms).
[15:03:56.532] <TB3>     INFO: Test took 4489ms.
[15:03:56.540] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:56.540] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:03:56.540] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:03:56.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 1
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9928
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 85
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.1016
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 54
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6229
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 81
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4541
[15:03:56.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,22] phvalue 68
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6222
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 73
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2712
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 93
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.095
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 71
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8335
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 75
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3718
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,42] phvalue 72
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5998
[15:03:56.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5525
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 61
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.3878
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 99
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.186
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 101
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1239
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 86
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7353
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 77
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9133
[15:03:56.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 82
[15:03:56.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 0 0
[15:03:56.956] <TB3>     INFO: Expecting 2560 events.
[15:03:57.914] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:57.914] <TB3>     INFO: Test took 1364ms.
[15:03:57.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:57.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[15:03:58.422] <TB3>     INFO: Expecting 2560 events.
[15:03:59.378] <TB3>     INFO: 2560 events read in total (241ms).
[15:03:59.378] <TB3>     INFO: Test took 1463ms.
[15:03:59.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:59.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 2 2
[15:03:59.886] <TB3>     INFO: Expecting 2560 events.
[15:04:00.845] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:00.845] <TB3>     INFO: Test took 1466ms.
[15:04:00.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:00.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 22, 3 3
[15:04:01.354] <TB3>     INFO: Expecting 2560 events.
[15:04:02.312] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:02.312] <TB3>     INFO: Test took 1466ms.
[15:04:02.313] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:02.313] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 4 4
[15:04:02.820] <TB3>     INFO: Expecting 2560 events.
[15:04:03.779] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:03.779] <TB3>     INFO: Test took 1466ms.
[15:04:03.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:03.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[15:04:04.287] <TB3>     INFO: Expecting 2560 events.
[15:04:05.244] <TB3>     INFO: 2560 events read in total (242ms).
[15:04:05.245] <TB3>     INFO: Test took 1464ms.
[15:04:05.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:05.246] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 6 6
[15:04:05.752] <TB3>     INFO: Expecting 2560 events.
[15:04:06.710] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:06.710] <TB3>     INFO: Test took 1464ms.
[15:04:06.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:06.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 7 7
[15:04:07.218] <TB3>     INFO: Expecting 2560 events.
[15:04:08.176] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:08.176] <TB3>     INFO: Test took 1466ms.
[15:04:08.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:08.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 42, 8 8
[15:04:08.684] <TB3>     INFO: Expecting 2560 events.
[15:04:09.642] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:09.643] <TB3>     INFO: Test took 1466ms.
[15:04:09.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:09.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:04:10.150] <TB3>     INFO: Expecting 2560 events.
[15:04:11.108] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:11.109] <TB3>     INFO: Test took 1466ms.
[15:04:11.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:11.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[15:04:11.617] <TB3>     INFO: Expecting 2560 events.
[15:04:12.575] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:12.576] <TB3>     INFO: Test took 1467ms.
[15:04:12.576] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:12.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 11 11
[15:04:13.084] <TB3>     INFO: Expecting 2560 events.
[15:04:14.043] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:14.044] <TB3>     INFO: Test took 1467ms.
[15:04:14.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:14.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 12 12
[15:04:14.551] <TB3>     INFO: Expecting 2560 events.
[15:04:15.511] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:15.512] <TB3>     INFO: Test took 1468ms.
[15:04:15.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:15.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 13 13
[15:04:16.020] <TB3>     INFO: Expecting 2560 events.
[15:04:16.979] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:16.979] <TB3>     INFO: Test took 1467ms.
[15:04:16.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:16.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 14 14
[15:04:17.487] <TB3>     INFO: Expecting 2560 events.
[15:04:18.446] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:18.446] <TB3>     INFO: Test took 1466ms.
[15:04:18.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:18.447] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[15:04:18.954] <TB3>     INFO: Expecting 2560 events.
[15:04:19.912] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:19.912] <TB3>     INFO: Test took 1465ms.
[15:04:19.912] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:19.912] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:04:19.912] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:04:19.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:04:19.915] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:20.422] <TB3>     INFO: Expecting 655360 events.
[15:04:32.201] <TB3>     INFO: 655360 events read in total (11064ms).
[15:04:32.212] <TB3>     INFO: Expecting 655360 events.
[15:04:43.850] <TB3>     INFO: 655360 events read in total (11082ms).
[15:04:43.865] <TB3>     INFO: Expecting 655360 events.
[15:04:55.467] <TB3>     INFO: 655360 events read in total (11046ms).
[15:04:55.486] <TB3>     INFO: Expecting 655360 events.
[15:05:07.083] <TB3>     INFO: 655360 events read in total (11045ms).
[15:05:07.107] <TB3>     INFO: Expecting 655360 events.
[15:05:18.736] <TB3>     INFO: 655360 events read in total (11082ms).
[15:05:18.764] <TB3>     INFO: Expecting 655360 events.
[15:05:30.414] <TB3>     INFO: 655360 events read in total (11097ms).
[15:05:30.446] <TB3>     INFO: Expecting 655360 events.
[15:05:42.054] <TB3>     INFO: 655360 events read in total (11068ms).
[15:05:42.093] <TB3>     INFO: Expecting 655360 events.
[15:05:53.664] <TB3>     INFO: 655360 events read in total (11037ms).
[15:05:53.704] <TB3>     INFO: Expecting 655360 events.
[15:06:05.327] <TB3>     INFO: 655360 events read in total (11090ms).
[15:06:05.376] <TB3>     INFO: Expecting 655360 events.
[15:06:17.053] <TB3>     INFO: 655360 events read in total (11150ms).
[15:06:17.103] <TB3>     INFO: Expecting 655360 events.
[15:06:28.758] <TB3>     INFO: 655360 events read in total (11128ms).
[15:06:28.812] <TB3>     INFO: Expecting 655360 events.
[15:06:40.426] <TB3>     INFO: 655360 events read in total (11088ms).
[15:06:40.486] <TB3>     INFO: Expecting 655360 events.
[15:06:52.126] <TB3>     INFO: 655360 events read in total (11113ms).
[15:06:52.187] <TB3>     INFO: Expecting 655360 events.
[15:07:03.830] <TB3>     INFO: 655360 events read in total (11117ms).
[15:07:03.897] <TB3>     INFO: Expecting 655360 events.
[15:07:15.558] <TB3>     INFO: 655360 events read in total (11134ms).
[15:07:15.629] <TB3>     INFO: Expecting 655360 events.
[15:07:27.247] <TB3>     INFO: 655360 events read in total (11091ms).
[15:07:27.322] <TB3>     INFO: Test took 187407ms.
[15:07:27.416] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:27.723] <TB3>     INFO: Expecting 655360 events.
[15:07:39.509] <TB3>     INFO: 655360 events read in total (11071ms).
[15:07:39.521] <TB3>     INFO: Expecting 655360 events.
[15:07:51.191] <TB3>     INFO: 655360 events read in total (11106ms).
[15:07:51.206] <TB3>     INFO: Expecting 655360 events.
[15:08:02.823] <TB3>     INFO: 655360 events read in total (11059ms).
[15:08:02.843] <TB3>     INFO: Expecting 655360 events.
[15:08:14.481] <TB3>     INFO: 655360 events read in total (11085ms).
[15:08:14.505] <TB3>     INFO: Expecting 655360 events.
[15:08:26.149] <TB3>     INFO: 655360 events read in total (11095ms).
[15:08:26.180] <TB3>     INFO: Expecting 655360 events.
[15:08:37.756] <TB3>     INFO: 655360 events read in total (11036ms).
[15:08:37.788] <TB3>     INFO: Expecting 655360 events.
[15:08:49.420] <TB3>     INFO: 655360 events read in total (11090ms).
[15:08:49.456] <TB3>     INFO: Expecting 655360 events.
[15:09:01.105] <TB3>     INFO: 655360 events read in total (11117ms).
[15:09:01.146] <TB3>     INFO: Expecting 655360 events.
[15:09:12.840] <TB3>     INFO: 655360 events read in total (11168ms).
[15:09:12.885] <TB3>     INFO: Expecting 655360 events.
[15:09:24.528] <TB3>     INFO: 655360 events read in total (11117ms).
[15:09:24.577] <TB3>     INFO: Expecting 655360 events.
[15:09:36.305] <TB3>     INFO: 655360 events read in total (11201ms).
[15:09:36.360] <TB3>     INFO: Expecting 655360 events.
[15:09:48.047] <TB3>     INFO: 655360 events read in total (11161ms).
[15:09:48.104] <TB3>     INFO: Expecting 655360 events.
[15:09:59.867] <TB3>     INFO: 655360 events read in total (11236ms).
[15:09:59.930] <TB3>     INFO: Expecting 655360 events.
[15:10:11.625] <TB3>     INFO: 655360 events read in total (11169ms).
[15:10:11.690] <TB3>     INFO: Expecting 655360 events.
[15:10:23.437] <TB3>     INFO: 655360 events read in total (11220ms).
[15:10:23.506] <TB3>     INFO: Expecting 655360 events.
[15:10:35.266] <TB3>     INFO: 655360 events read in total (11233ms).
[15:10:35.341] <TB3>     INFO: Test took 187926ms.
[15:10:35.516] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:10:35.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:10:35.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:10:35.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:10:35.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:10:35.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.519] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:10:35.519] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.519] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:10:35.519] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:10:35.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:10:35.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:10:35.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:10:35.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:35.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:10:35.523] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.529] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:35.536] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:35.543] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:35.550] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:10:35.556] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.563] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.570] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:35.576] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:35.583] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.590] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.596] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:35.603] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:35.609] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:35.616] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:10:35.622] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.629] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.636] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.643] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.649] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.656] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.663] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.670] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:35.676] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.683] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.690] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.696] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:35.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:10:35.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:35.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:35.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:35.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:35.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:35.737] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:35.737] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:35.737] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:35.737] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:35.737] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:36.084] <TB3>     INFO: Expecting 41600 events.
[15:10:39.946] <TB3>     INFO: 41600 events read in total (3147ms).
[15:10:39.946] <TB3>     INFO: Test took 4205ms.
[15:10:40.597] <TB3>     INFO: Expecting 41600 events.
[15:10:44.453] <TB3>     INFO: 41600 events read in total (3141ms).
[15:10:44.453] <TB3>     INFO: Test took 4203ms.
[15:10:45.103] <TB3>     INFO: Expecting 41600 events.
[15:10:48.944] <TB3>     INFO: 41600 events read in total (3126ms).
[15:10:48.945] <TB3>     INFO: Test took 4190ms.
[15:10:49.246] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:49.377] <TB3>     INFO: Expecting 2560 events.
[15:10:50.336] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:50.336] <TB3>     INFO: Test took 1090ms.
[15:10:50.339] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:50.845] <TB3>     INFO: Expecting 2560 events.
[15:10:51.805] <TB3>     INFO: 2560 events read in total (245ms).
[15:10:51.805] <TB3>     INFO: Test took 1466ms.
[15:10:51.808] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:52.314] <TB3>     INFO: Expecting 2560 events.
[15:10:53.273] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:53.274] <TB3>     INFO: Test took 1466ms.
[15:10:53.276] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:53.782] <TB3>     INFO: Expecting 2560 events.
[15:10:54.741] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:54.741] <TB3>     INFO: Test took 1465ms.
[15:10:54.743] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:55.250] <TB3>     INFO: Expecting 2560 events.
[15:10:56.208] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:56.209] <TB3>     INFO: Test took 1466ms.
[15:10:56.211] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:56.717] <TB3>     INFO: Expecting 2560 events.
[15:10:57.677] <TB3>     INFO: 2560 events read in total (245ms).
[15:10:57.678] <TB3>     INFO: Test took 1467ms.
[15:10:57.680] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:58.186] <TB3>     INFO: Expecting 2560 events.
[15:10:59.145] <TB3>     INFO: 2560 events read in total (245ms).
[15:10:59.146] <TB3>     INFO: Test took 1466ms.
[15:10:59.148] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:59.655] <TB3>     INFO: Expecting 2560 events.
[15:11:00.614] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:00.614] <TB3>     INFO: Test took 1466ms.
[15:11:00.617] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:01.123] <TB3>     INFO: Expecting 2560 events.
[15:11:02.083] <TB3>     INFO: 2560 events read in total (246ms).
[15:11:02.084] <TB3>     INFO: Test took 1467ms.
[15:11:02.086] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:02.592] <TB3>     INFO: Expecting 2560 events.
[15:11:03.549] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:03.549] <TB3>     INFO: Test took 1463ms.
[15:11:03.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:04.059] <TB3>     INFO: Expecting 2560 events.
[15:11:05.018] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:05.019] <TB3>     INFO: Test took 1468ms.
[15:11:05.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:05.527] <TB3>     INFO: Expecting 2560 events.
[15:11:06.487] <TB3>     INFO: 2560 events read in total (246ms).
[15:11:06.487] <TB3>     INFO: Test took 1465ms.
[15:11:06.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:06.995] <TB3>     INFO: Expecting 2560 events.
[15:11:07.955] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:07.955] <TB3>     INFO: Test took 1465ms.
[15:11:07.959] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:08.464] <TB3>     INFO: Expecting 2560 events.
[15:11:09.422] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:09.423] <TB3>     INFO: Test took 1465ms.
[15:11:09.425] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:09.931] <TB3>     INFO: Expecting 2560 events.
[15:11:10.891] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:10.891] <TB3>     INFO: Test took 1466ms.
[15:11:10.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:11.400] <TB3>     INFO: Expecting 2560 events.
[15:11:12.360] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:12.360] <TB3>     INFO: Test took 1466ms.
[15:11:12.363] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:12.869] <TB3>     INFO: Expecting 2560 events.
[15:11:13.829] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:13.829] <TB3>     INFO: Test took 1466ms.
[15:11:13.831] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:14.338] <TB3>     INFO: Expecting 2560 events.
[15:11:15.298] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:15.298] <TB3>     INFO: Test took 1467ms.
[15:11:15.301] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:15.807] <TB3>     INFO: Expecting 2560 events.
[15:11:16.766] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:16.766] <TB3>     INFO: Test took 1465ms.
[15:11:16.769] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:17.275] <TB3>     INFO: Expecting 2560 events.
[15:11:18.233] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:18.233] <TB3>     INFO: Test took 1465ms.
[15:11:18.235] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:18.741] <TB3>     INFO: Expecting 2560 events.
[15:11:19.698] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:19.698] <TB3>     INFO: Test took 1463ms.
[15:11:19.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:20.208] <TB3>     INFO: Expecting 2560 events.
[15:11:21.168] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:21.168] <TB3>     INFO: Test took 1468ms.
[15:11:21.170] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:21.678] <TB3>     INFO: Expecting 2560 events.
[15:11:22.638] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:22.638] <TB3>     INFO: Test took 1468ms.
[15:11:22.641] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:23.147] <TB3>     INFO: Expecting 2560 events.
[15:11:24.106] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:24.106] <TB3>     INFO: Test took 1465ms.
[15:11:24.109] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:24.615] <TB3>     INFO: Expecting 2560 events.
[15:11:25.575] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:25.575] <TB3>     INFO: Test took 1467ms.
[15:11:25.578] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:26.084] <TB3>     INFO: Expecting 2560 events.
[15:11:27.043] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:27.043] <TB3>     INFO: Test took 1465ms.
[15:11:27.045] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:27.553] <TB3>     INFO: Expecting 2560 events.
[15:11:28.512] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:28.512] <TB3>     INFO: Test took 1467ms.
[15:11:28.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:29.021] <TB3>     INFO: Expecting 2560 events.
[15:11:29.981] <TB3>     INFO: 2560 events read in total (246ms).
[15:11:29.981] <TB3>     INFO: Test took 1467ms.
[15:11:29.983] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:30.490] <TB3>     INFO: Expecting 2560 events.
[15:11:31.449] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:31.449] <TB3>     INFO: Test took 1466ms.
[15:11:31.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:31.958] <TB3>     INFO: Expecting 2560 events.
[15:11:32.917] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:32.918] <TB3>     INFO: Test took 1466ms.
[15:11:32.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:33.426] <TB3>     INFO: Expecting 2560 events.
[15:11:34.386] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:34.386] <TB3>     INFO: Test took 1466ms.
[15:11:34.388] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:34.895] <TB3>     INFO: Expecting 2560 events.
[15:11:35.854] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:35.854] <TB3>     INFO: Test took 1466ms.
[15:11:36.864] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:11:36.864] <TB3>     INFO: PH scale (per ROC):    80  81  80  80  79  69  75  80  66  78  78  74  77  66  78  81
[15:11:36.864] <TB3>     INFO: PH offset (per ROC):  165 189 167 176 176 162 177 174 182 175 184 158 155 172 173 166
[15:11:37.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:11:37.041] <TB3>     INFO: ######################################################################
[15:11:37.041] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:11:37.041] <TB3>     INFO: ######################################################################
[15:11:37.041] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:11:37.052] <TB3>     INFO: scanning low vcal = 10
[15:11:37.397] <TB3>     INFO: Expecting 41600 events.
[15:11:41.124] <TB3>     INFO: 41600 events read in total (3012ms).
[15:11:41.124] <TB3>     INFO: Test took 4072ms.
[15:11:41.125] <TB3>     INFO: scanning low vcal = 20
[15:11:41.633] <TB3>     INFO: Expecting 41600 events.
[15:11:45.355] <TB3>     INFO: 41600 events read in total (3008ms).
[15:11:45.355] <TB3>     INFO: Test took 4230ms.
[15:11:45.357] <TB3>     INFO: scanning low vcal = 30
[15:11:45.863] <TB3>     INFO: Expecting 41600 events.
[15:11:49.605] <TB3>     INFO: 41600 events read in total (3027ms).
[15:11:49.606] <TB3>     INFO: Test took 4249ms.
[15:11:49.608] <TB3>     INFO: scanning low vcal = 40
[15:11:50.108] <TB3>     INFO: Expecting 41600 events.
[15:11:54.370] <TB3>     INFO: 41600 events read in total (3547ms).
[15:11:54.371] <TB3>     INFO: Test took 4763ms.
[15:11:54.374] <TB3>     INFO: scanning low vcal = 50
[15:11:54.789] <TB3>     INFO: Expecting 41600 events.
[15:11:59.068] <TB3>     INFO: 41600 events read in total (3564ms).
[15:11:59.068] <TB3>     INFO: Test took 4694ms.
[15:11:59.071] <TB3>     INFO: scanning low vcal = 60
[15:11:59.492] <TB3>     INFO: Expecting 41600 events.
[15:12:03.787] <TB3>     INFO: 41600 events read in total (3580ms).
[15:12:03.788] <TB3>     INFO: Test took 4717ms.
[15:12:03.791] <TB3>     INFO: scanning low vcal = 70
[15:12:04.208] <TB3>     INFO: Expecting 41600 events.
[15:12:08.483] <TB3>     INFO: 41600 events read in total (3560ms).
[15:12:08.484] <TB3>     INFO: Test took 4693ms.
[15:12:08.487] <TB3>     INFO: scanning low vcal = 80
[15:12:08.903] <TB3>     INFO: Expecting 41600 events.
[15:12:13.182] <TB3>     INFO: 41600 events read in total (3564ms).
[15:12:13.183] <TB3>     INFO: Test took 4696ms.
[15:12:13.186] <TB3>     INFO: scanning low vcal = 90
[15:12:13.602] <TB3>     INFO: Expecting 41600 events.
[15:12:17.889] <TB3>     INFO: 41600 events read in total (3573ms).
[15:12:17.889] <TB3>     INFO: Test took 4703ms.
[15:12:17.893] <TB3>     INFO: scanning low vcal = 100
[15:12:18.313] <TB3>     INFO: Expecting 41600 events.
[15:12:22.729] <TB3>     INFO: 41600 events read in total (3701ms).
[15:12:22.730] <TB3>     INFO: Test took 4837ms.
[15:12:22.732] <TB3>     INFO: scanning low vcal = 110
[15:12:23.148] <TB3>     INFO: Expecting 41600 events.
[15:12:27.419] <TB3>     INFO: 41600 events read in total (3556ms).
[15:12:27.420] <TB3>     INFO: Test took 4688ms.
[15:12:27.422] <TB3>     INFO: scanning low vcal = 120
[15:12:27.840] <TB3>     INFO: Expecting 41600 events.
[15:12:32.120] <TB3>     INFO: 41600 events read in total (3565ms).
[15:12:32.121] <TB3>     INFO: Test took 4699ms.
[15:12:32.124] <TB3>     INFO: scanning low vcal = 130
[15:12:32.546] <TB3>     INFO: Expecting 41600 events.
[15:12:36.830] <TB3>     INFO: 41600 events read in total (3570ms).
[15:12:36.831] <TB3>     INFO: Test took 4707ms.
[15:12:36.834] <TB3>     INFO: scanning low vcal = 140
[15:12:37.248] <TB3>     INFO: Expecting 41600 events.
[15:12:41.531] <TB3>     INFO: 41600 events read in total (3568ms).
[15:12:41.532] <TB3>     INFO: Test took 4698ms.
[15:12:41.535] <TB3>     INFO: scanning low vcal = 150
[15:12:41.955] <TB3>     INFO: Expecting 41600 events.
[15:12:46.231] <TB3>     INFO: 41600 events read in total (3561ms).
[15:12:46.231] <TB3>     INFO: Test took 4696ms.
[15:12:46.234] <TB3>     INFO: scanning low vcal = 160
[15:12:46.652] <TB3>     INFO: Expecting 41600 events.
[15:12:50.878] <TB3>     INFO: 41600 events read in total (3512ms).
[15:12:50.878] <TB3>     INFO: Test took 4644ms.
[15:12:50.881] <TB3>     INFO: scanning low vcal = 170
[15:12:51.300] <TB3>     INFO: Expecting 41600 events.
[15:12:55.521] <TB3>     INFO: 41600 events read in total (3506ms).
[15:12:55.522] <TB3>     INFO: Test took 4641ms.
[15:12:55.526] <TB3>     INFO: scanning low vcal = 180
[15:12:55.946] <TB3>     INFO: Expecting 41600 events.
[15:13:00.168] <TB3>     INFO: 41600 events read in total (3507ms).
[15:13:00.168] <TB3>     INFO: Test took 4642ms.
[15:13:00.171] <TB3>     INFO: scanning low vcal = 190
[15:13:00.592] <TB3>     INFO: Expecting 41600 events.
[15:13:04.816] <TB3>     INFO: 41600 events read in total (3508ms).
[15:13:04.816] <TB3>     INFO: Test took 4645ms.
[15:13:04.819] <TB3>     INFO: scanning low vcal = 200
[15:13:05.240] <TB3>     INFO: Expecting 41600 events.
[15:13:09.448] <TB3>     INFO: 41600 events read in total (3493ms).
[15:13:09.449] <TB3>     INFO: Test took 4630ms.
[15:13:09.452] <TB3>     INFO: scanning low vcal = 210
[15:13:09.872] <TB3>     INFO: Expecting 41600 events.
[15:13:14.089] <TB3>     INFO: 41600 events read in total (3503ms).
[15:13:14.089] <TB3>     INFO: Test took 4637ms.
[15:13:14.093] <TB3>     INFO: scanning low vcal = 220
[15:13:14.518] <TB3>     INFO: Expecting 41600 events.
[15:13:18.741] <TB3>     INFO: 41600 events read in total (3508ms).
[15:13:18.742] <TB3>     INFO: Test took 4649ms.
[15:13:18.745] <TB3>     INFO: scanning low vcal = 230
[15:13:19.166] <TB3>     INFO: Expecting 41600 events.
[15:13:23.385] <TB3>     INFO: 41600 events read in total (3505ms).
[15:13:23.386] <TB3>     INFO: Test took 4640ms.
[15:13:23.390] <TB3>     INFO: scanning low vcal = 240
[15:13:23.809] <TB3>     INFO: Expecting 41600 events.
[15:13:28.028] <TB3>     INFO: 41600 events read in total (3504ms).
[15:13:28.028] <TB3>     INFO: Test took 4638ms.
[15:13:28.032] <TB3>     INFO: scanning low vcal = 250
[15:13:28.451] <TB3>     INFO: Expecting 41600 events.
[15:13:32.661] <TB3>     INFO: 41600 events read in total (3495ms).
[15:13:32.662] <TB3>     INFO: Test took 4630ms.
[15:13:32.666] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:13:33.087] <TB3>     INFO: Expecting 41600 events.
[15:13:37.302] <TB3>     INFO: 41600 events read in total (3500ms).
[15:13:37.303] <TB3>     INFO: Test took 4637ms.
[15:13:37.307] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:13:37.726] <TB3>     INFO: Expecting 41600 events.
[15:13:41.941] <TB3>     INFO: 41600 events read in total (3499ms).
[15:13:41.942] <TB3>     INFO: Test took 4635ms.
[15:13:41.945] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:13:42.365] <TB3>     INFO: Expecting 41600 events.
[15:13:46.583] <TB3>     INFO: 41600 events read in total (3503ms).
[15:13:46.584] <TB3>     INFO: Test took 4639ms.
[15:13:46.587] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:13:47.007] <TB3>     INFO: Expecting 41600 events.
[15:13:51.226] <TB3>     INFO: 41600 events read in total (3504ms).
[15:13:51.226] <TB3>     INFO: Test took 4639ms.
[15:13:51.230] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:13:51.649] <TB3>     INFO: Expecting 41600 events.
[15:13:55.859] <TB3>     INFO: 41600 events read in total (3495ms).
[15:13:55.860] <TB3>     INFO: Test took 4630ms.
[15:13:56.396] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:13:56.399] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:13:56.400] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:13:56.401] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:13:56.402] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:13:56.402] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:13:56.402] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:14:34.930] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:14:34.930] <TB3>     INFO: non-linearity mean:  0.965 0.957 0.960 0.961 0.965 0.955 0.957 0.962 0.957 0.961 0.959 0.959 0.955 0.957 0.961 0.963
[15:14:34.930] <TB3>     INFO: non-linearity RMS:   0.004 0.007 0.005 0.006 0.005 0.006 0.006 0.005 0.007 0.006 0.006 0.005 0.006 0.006 0.005 0.005
[15:14:34.930] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:14:34.955] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:14:34.978] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:14:34.000] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:14:35.023] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:14:35.046] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:14:35.069] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:14:35.091] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:14:35.114] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:14:35.137] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:14:35.159] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:14:35.182] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:14:35.205] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:14:35.228] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:14:35.250] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:14:35.273] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-31_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:14:35.296] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:14:35.296] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:14:35.303] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:14:35.303] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:14:35.306] <TB3>     INFO: ######################################################################
[15:14:35.306] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:14:35.306] <TB3>     INFO: ######################################################################
[15:14:35.308] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:14:35.318] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:14:35.318] <TB3>     INFO:     run 1 of 1
[15:14:35.318] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:35.660] <TB3>     INFO: Expecting 3120000 events.
[15:15:25.794] <TB3>     INFO: 1267520 events read in total (49419ms).
[15:16:14.157] <TB3>     INFO: 2530390 events read in total (97783ms).
[15:16:36.260] <TB3>     INFO: 3120000 events read in total (119886ms).
[15:16:36.304] <TB3>     INFO: Test took 120987ms.
[15:16:36.381] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:36.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:37.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:39.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:40.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:42.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:43.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:44.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:46.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:47.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:49.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:50.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:52.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:53.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:54.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:56.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:57.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:59.228] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 478584832
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.919, RMS = 2.12422
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9301, RMS = 2.13701
[15:16:59.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8912, RMS = 1.56594
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3591, RMS = 1.76054
[15:16:59.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5862, RMS = 2.14596
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2548, RMS = 1.91614
[15:16:59.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.78, RMS = 1.47197
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9322, RMS = 1.5836
[15:16:59.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.846, RMS = 2.22368
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3074, RMS = 2.31767
[15:16:59.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1521, RMS = 1.37656
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.549, RMS = 2.01925
[15:16:59.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.2535, RMS = 2.11483
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8868, RMS = 2.42058
[15:16:59.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:59.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:16:59.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9263, RMS = 1.27996
[15:16:59.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:16:59.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:16:59.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3064, RMS = 1.42028
[15:16:59.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3557, RMS = 1.4162
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5313, RMS = 2.11179
[15:16:59.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9719, RMS = 1.40224
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5181, RMS = 1.21495
[15:16:59.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8429, RMS = 2.08219
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5243, RMS = 1.9229
[15:16:59.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9992, RMS = 1.6192
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9929, RMS = 1.93931
[15:16:59.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9621, RMS = 1.3914
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3498, RMS = 1.76124
[15:16:59.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3658, RMS = 1.55993
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3504, RMS = 1.80468
[15:16:59.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1309, RMS = 1.13697
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2252, RMS = 1.66552
[15:16:59.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3197, RMS = 1.93393
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4851, RMS = 1.45709
[15:16:59.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:16:59.279] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:16:59.279] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    2    0    1    8    3    7    1    1    3    0    2
[15:16:59.279] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:16:59.374] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:16:59.375] <TB3>     INFO: enter test to run
[15:16:59.375] <TB3>     INFO:   test:  no parameter change
[15:16:59.375] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:16:59.376] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:16:59.376] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:16:59.376] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:16:59.848] <TB3>    QUIET: Connection to board 24 closed.
[15:16:59.850] <TB3>     INFO: pXar: this is the end, my friend
[15:16:59.850] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
