// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * WatchGuard T30 Device Tree Source
 * Copyright Matt Fawcett (mattytap@gmail.com)
 *
 * based off:
 * 
 * P1020 RDB Device Tree Source
 * Copyright 2009-2011 Freescale Semiconductor Inc.
 */

// to be consistent with other fsl boards this file belongs in the dts/fsl subdirectory. 
// The image Makefile should include the line 'DEVICE_DTS_DIR := $(DTS_DIR)/fsl'

/include/ "p1020si-pre.dtsi"
/ {
	model = "WatchGuard Firebox T30";
	compatible = "watchguard,firebox-t30", "fsl,P1020RDB";

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		ethernet0 = &enet0;
		pci0 = &pci0;
		pci1 = &pci1;
	};

	memory {
		device_type = "memory";
	};

	board_lbc: lbc: localbus@ffe05000 {
		reg = <0x0 0xffe05000 0x0 0x1000>;

		/* NOR, NAND Flashes and Vitesse 5 port L2 switch */
//		** Removed - not used on T30 **
//		ranges = <0x0 0x0 0x0 0xef000000 0x01000000
//			  0x1 0x0 0x0 0xffa00000 0x00040000
//			  0x2 0x0 0x0 0xffb00000 0x00020000>;

		/* NOR Flash */
		ranges = <0x0 0x0 0x0 0xefc00000 0x100000>;
	};

	board_soc: soc: soc@ffe00000 {
		ranges = <0x0 0x0 0xffe00000 0x100000>;
	};

	/* strictly only needed for T30-W */
	pci0: pcie@ffe09000 {
		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
		reg = <0 0xffe09000 0 0x1000>;
		pcie@0 {
			ranges = <0x2000000 0x0 0xa0000000
				  0x2000000 0x0 0xa0000000
				  0x0 0x20000000

				  0x1000000 0x0 0x0
				  0x1000000 0x0 0x0
				  0x0 0x100000>;
		};
	};

	/* strictly only needed for T30-W */
	pci1: pcie@ffe0a000 {
		reg = <0 0xffe0a000 0 0x1000>;
		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
		pcie@0 {
			ranges = <0x2000000 0x0 0x80000000
				  0x2000000 0x0 0x80000000
				  0x0 0x20000000

				  0x1000000 0x0 0x0
				  0x1000000 0x0 0x0
				  0x0 0x100000>;
		};
	};
};

// forked off and replaces p1020rdb.dtsi
/include/ "p1020rdb-t30.dtsi"

/include/ "p1020si-post.dtsi"
