{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/dec3x8_concurrent/Jira/rtl/dec3x8_concurrent.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "VHDL_2K",
            "line": 10,
            "ports": [
                {
                    "direction": "Input",
                    "name": "input",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Output",
                    "name": "output",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "std_logic_vector"
                }
            ],
            "topModule": "dec3x8_concurrent"
        }
    ],
    "modules": null
}
