

================================================================
== Vitis HLS Report for 'Kernel_Connector_Pipeline_VITIS_LOOP_6_1'
================================================================
* Date:           Thu Jun 12 16:07:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KernelConnector
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.71>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intermediateStream, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InputStream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln6 = br void %do.cond.i.i" [../../Kernel1_Square/Kernel1Square.cpp:6->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 7 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.07ns)   --->   "%inVal = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %InputStream" [../../Kernel1_Square/Kernel1Square.cpp:7->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 8 'read' 'inVal' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (3.17ns)   --->   "%inputSq = mul i32 %inVal, i32 %inVal" [../../Kernel1_Square/Kernel1Square.cpp:8->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 9 'mul' 'inputSq' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.46ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %intermediateStream, i32 %inputSq" [../../Kernel1_Square/Kernel1Square.cpp:9->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 10 'write' 'write_ln9' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../Kernel1_Square/Kernel1Square.cpp:7->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 11 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../Kernel1_Square/Kernel1Square.cpp:6->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 12 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.52ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %InputStream, i32 1" [../../Kernel1_Square/Kernel1Square.cpp:10->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 13 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %tmp, void %do.cond.i.preheader.exitStub, void %do.cond.i.i" [../../Kernel1_Square/Kernel1Square.cpp:10->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12]   --->   Operation 14 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 15 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.713ns
The critical path consists of the following:
	axis read operation ('inVal', ../../Kernel1_Square/Kernel1Square.cpp:7->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) on port 'InputStream' (../../Kernel1_Square/Kernel1Square.cpp:7->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) [9]  (0.078 ns)
	'mul' operation 32 bit ('inputSq', ../../Kernel1_Square/Kernel1Square.cpp:8->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) [10]  (3.170 ns)
	fifo write operation ('write_ln9', ../../Kernel1_Square/Kernel1Square.cpp:9->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) on port 'intermediateStream' (../../Kernel1_Square/Kernel1Square.cpp:9->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) [11]  (1.465 ns)

 <State 2>: 0.528ns
The critical path consists of the following:
	axis request operation ('tmp', ../../Kernel1_Square/Kernel1Square.cpp:10->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) on port 'InputStream' (../../Kernel1_Square/Kernel1Square.cpp:10->../../Kernel1_Square/Kernel1Square.cpp:16->KernelConnector.cpp:12) [12]  (0.528 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
