system.cpu.dcache.overallHits::cpu.data      92238409                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         92238409                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::cpu.data      3534885                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3534885                       # number of overall misses (Count)
system.cpu.dcache.overallMissLatency::cpu.data  51180653500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  51180653500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallAccesses::cpu.data     95773294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     95773294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallMissRate::cpu.data     0.036909                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.036909                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 14478.732264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 14478.732264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 14478.732264                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 14478.732264                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallMshrMisses::cpu.data      3534885                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3534885                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMissLatency::cpu.data  47645768500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  47645768500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.036909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.036909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13478.732264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13478.732264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13478.732264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13478.732264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallHits::cpu.inst     844932843                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        844932843                       # number of overall hits (Count)
system.cpu.icache.overallMisses::cpu.inst       374738                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         374738                       # number of overall misses (Count)
system.cpu.icache.overallMissLatency::cpu.inst   5018568500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   5018568500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallAccesses::cpu.inst    845307581                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    845307581                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMissRate::cpu.inst     0.000443                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000443                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13392.206021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13392.206021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13392.206021                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13392.206021                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallMshrMisses::cpu.inst       374738                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       374738                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMissLatency::cpu.inst   4643830500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   4643830500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000443                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000443                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12392.206021                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12392.206021                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12392.206021                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12392.206021                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallHits::cpu.inst                372866                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               3463531                       # number of overall hits (Count)
system.l2.overallHits::total                  3836397                       # number of overall hits (Count)
system.l2.overallMisses::cpu.inst                1872                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               71361                       # number of overall misses (Count)
system.l2.overallMisses::total                  73233                       # number of overall misses (Count)
system.l2.overallMissLatency::cpu.inst      148758000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5953065500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6101823500                       # number of overall miss ticks (Tick)
system.l2.overallAccesses::cpu.inst            374738                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3534892                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3909630                       # number of overall (read+write) accesses (Count)
system.l2.overallMissRate::cpu.inst          0.004995                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.020188                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.018731                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79464.743590                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83421.834055                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83320.681933                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79464.743590                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83421.834055                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83320.681933                       # average overall miss latency ((Tick/Count))
system.l2.overallMshrMisses::cpu.inst            1872                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           71361                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              73233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMissLatency::cpu.inst    130038000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5239455500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5369493500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissRate::cpu.inst      0.004995                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.020188                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.018731                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69464.743590                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73421.834055                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73320.681933                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69464.743590                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73421.834055                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73320.681933                       # average overall mshr miss latency ((Tick/Count))
