# Reading C:/Users/ericr/Desktop/poli/anul2/ac/modelsim/modelsim/tcl/vsim/pref.tcl 
# OpenFile C:/Users/ericr/Desktop/poli/anul2/ac/AC/model_test/fsm.v 
cd ..
pwd
# C:/Users/ericr/Desktop/poli/anul2/ac/AC
cd lab11
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby5
# ** Error: fdivby5.v(7): (vlog-2110) Illegal reference to net "d".
# ** Error: fdivby5.v(8): (vlog-2110) Illegal reference to net "d".
# ** Error: fdivby5.v(9): (vlog-2110) Illegal reference to net "d".
# ** Error: fdivby5.v(10): (vlog-2110) Illegal reference to net "clr1".
# -- Compiling module fdivby5_tb
# correct the compilation errors
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
# ** Error: (vsim-3389) fdivby5.v(48): Port 'd' not found in the connected module (5th connection).
#         Region: /fdivby5_tb/dut
# ** Fatal: (vsim-3365) fdivby5.v(48): Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /fdivby5_tb/dut File: fdivby5.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_fdivby5.txt PAUSED at line 25
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
# ** Error: No Design Loaded!
# Error in macro ./run_fdivby5.txt line 28
# No Design Loaded!
#     while executing
# "run 3000"
do run_fdivby5.txt
# fdivby5.v
# fdivby5_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module rgst
# -- Compiling module fdivby5
# -- Compiling module fdivby5_tb
# 
# Top level modules:
# 	fdivby5_tb
# vsim -voptargs=+acc fdivby5_tb 
# Loading work.fdivby5_tb
# Loading work.fdivby5
# Loading work.rgst
quit -sim
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# ** Error: fdivby3.v(10): Bit-select into 'st_next' is out of bounds.
# -- Compiling module fdivby3_tb
# ** Error: fdivby3.v(38): Undefined variable: c_upt.
# correct the compilation errors
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
quit -sim
do run_fdivby4.txt
# fdivby4.v
# fdivby4_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby4
# -- Compiling module fdivby4_tb
# 
# Top level modules:
# 	fdivby4_tb
# vsim -voptargs=+acc fdivby4_tb 
# Loading work.fdivby4_tb
# Loading work.fdivby4
do run_fdivby4.txt
# fdivby4.v
# fdivby4_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby4
# -- Compiling module fdivby4_tb
# 
# Top level modules:
# 	fdivby4_tb
# vsim -voptargs=+acc fdivby4_tb 
# Loading work.fdivby4_tb
# Loading work.fdivby4
do run_fdivby4.txt
# fdivby4.v
# fdivby4_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby4
# -- Compiling module fdivby4_tb
# 
# Top level modules:
# 	fdivby4_tb
# vsim -voptargs=+acc fdivby4_tb 
# Loading work.fdivby4_tb
# Loading work.fdivby4
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
do run_fdivby3.txt
# fdivby3.v
# fdivby3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fdivby3
# -- Compiling module fdivby3_tb
# 
# Top level modules:
# 	fdivby3_tb
# vsim -voptargs=+acc fdivby3_tb 
# Loading work.fdivby3_tb
# Loading work.fdivby3
