$comment
	File created using the following command:
		vcd file opDecoder.msim.vcd -direction
$end
$date
	Sun Nov 09 00:00:00 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module opDecoder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % ADD $end
$var wire 1 & CLR $end
$var wire 1 ' HLT $end
$var wire 1 ( INC $end
$var wire 1 ) JMP $end
$var wire 1 * JPN $end
$var wire 1 + JPZ $end
$var wire 1 , LDA $end
$var wire 1 - STA $end
$var wire 1 . SUB $end
$var wire 1 / XOR $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 A~combout $end
$var wire 1 8 B~combout $end
$var wire 1 9 D~combout $end
$var wire 1 : C~combout $end
$var wire 1 ; Decoder0~0_combout $end
$var wire 1 < Decoder0~1_combout $end
$var wire 1 = Decoder0~2_combout $end
$var wire 1 > Decoder0~3_combout $end
$var wire 1 ? Decoder0~4_combout $end
$var wire 1 @ Decoder0~5_combout $end
$var wire 1 A Decoder0~6_combout $end
$var wire 1 B Decoder0~7_combout $end
$var wire 1 C Decoder0~8_combout $end
$var wire 1 D Decoder0~9_combout $end
$var wire 1 E Decoder0~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
0.
0/
x0
01
12
x3
14
15
16
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
$end
#40000
1$
19
00
1<
0;
1-
0,
#80000
1#
0$
1:
09
10
1=
0<
1%
0-
#120000
1$
19
00
1>
0=
1.
0%
#160000
1"
0#
0$
18
0:
09
10
1?
0>
1/
0.
#200000
1$
19
00
0?
0/
#240000
1#
0$
1:
09
10
1@
1(
#280000
1$
19
00
1A
0@
1&
0(
#320000
1!
0"
0#
0$
17
08
0:
09
10
1B
0A
1)
0&
#360000
1$
19
00
1D
0B
1*
0)
#400000
1#
0$
1:
09
10
0D
0*
#440000
1$
19
00
#480000
1"
0#
0$
18
0:
09
10
1C
1+
#520000
1$
19
00
0C
0+
#560000
1#
0$
1:
09
10
#600000
1$
19
00
1E
1'
#640000
0!
0"
0#
0$
07
08
0:
09
10
0E
1;
0'
1,
#1000000
