
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8f4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bcb8  0800e9b8  0800e9b8  0000f9b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a670  0801a670  0001b670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a678  0801a678  0001b678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801a67c  0801a67c  0001b67c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000340  20000000  0801a680  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003b4  20000340  0801a9c0  0001c340  2**2
                  ALLOC
  8 ._user_heap_stack 00001904  200006f4  0801a9c0  0001c6f4  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0001c340  2**0
                  CONTENTS, READONLY
 10 .debug_info   00043154  00000000  00000000  0001c368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006261  00000000  00000000  0005f4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00021b77  00000000  00000000  0006571d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000014b8  00000000  00000000  00087298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000052d2  00000000  00000000  00088750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00024a3b  00000000  00000000  0008da22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003d376  00000000  00000000  000b245d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d32dc  00000000  00000000  000ef7d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  001c2aaf  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004ac8  00000000  00000000  001c2af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000004f  00000000  00000000  001c75bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000340 	.word	0x20000340
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e99c 	.word	0x0800e99c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000344 	.word	0x20000344
 8000104:	0800e99c 	.word	0x0800e99c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f891 	bl	8001564 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffd1 	bl	80013f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f883 	bl	8001564 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f879 	bl	8001564 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fffb 	bl	800147c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fff1 	bl	800147c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__clzsi2>:
 80004a8:	211c      	movs	r1, #28
 80004aa:	2301      	movs	r3, #1
 80004ac:	041b      	lsls	r3, r3, #16
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0xe>
 80004b2:	0c00      	lsrs	r0, r0, #16
 80004b4:	3910      	subs	r1, #16
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d301      	bcc.n	80004c0 <__clzsi2+0x18>
 80004bc:	0a00      	lsrs	r0, r0, #8
 80004be:	3908      	subs	r1, #8
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	4298      	cmp	r0, r3
 80004c4:	d301      	bcc.n	80004ca <__clzsi2+0x22>
 80004c6:	0900      	lsrs	r0, r0, #4
 80004c8:	3904      	subs	r1, #4
 80004ca:	a202      	add	r2, pc, #8	@ (adr r2, 80004d4 <__clzsi2+0x2c>)
 80004cc:	5c10      	ldrb	r0, [r2, r0]
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	02020304 	.word	0x02020304
 80004d8:	01010101 	.word	0x01010101
	...

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	0008      	movs	r0, r1
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	@ (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	@ (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	ffffff21 	.word	0xffffff21
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f824 	bl	8000560 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)

08000524 <__aeabi_d2uiz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2200      	movs	r2, #0
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <__aeabi_d2uiz+0x38>)
 800052a:	0004      	movs	r4, r0
 800052c:	000d      	movs	r5, r1
 800052e:	f7ff ffb1 	bl	8000494 <__aeabi_dcmpge>
 8000532:	2800      	cmp	r0, #0
 8000534:	d104      	bne.n	8000540 <__aeabi_d2uiz+0x1c>
 8000536:	0020      	movs	r0, r4
 8000538:	0029      	movs	r1, r5
 800053a:	f001 ff0b 	bl	8002354 <__aeabi_d2iz>
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <__aeabi_d2uiz+0x38>)
 8000542:	2200      	movs	r2, #0
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fb46 	bl	8001bd8 <__aeabi_dsub>
 800054c:	f001 ff02 	bl	8002354 <__aeabi_d2iz>
 8000550:	2380      	movs	r3, #128	@ 0x80
 8000552:	061b      	lsls	r3, r3, #24
 8000554:	469c      	mov	ip, r3
 8000556:	4460      	add	r0, ip
 8000558:	e7f1      	b.n	800053e <__aeabi_d2uiz+0x1a>
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	41e00000 	.word	0x41e00000

08000560 <__udivmoddi4>:
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	4657      	mov	r7, sl
 8000564:	464e      	mov	r6, r9
 8000566:	4645      	mov	r5, r8
 8000568:	46de      	mov	lr, fp
 800056a:	b5e0      	push	{r5, r6, r7, lr}
 800056c:	0004      	movs	r4, r0
 800056e:	000d      	movs	r5, r1
 8000570:	4692      	mov	sl, r2
 8000572:	4699      	mov	r9, r3
 8000574:	b083      	sub	sp, #12
 8000576:	428b      	cmp	r3, r1
 8000578:	d830      	bhi.n	80005dc <__udivmoddi4+0x7c>
 800057a:	d02d      	beq.n	80005d8 <__udivmoddi4+0x78>
 800057c:	4649      	mov	r1, r9
 800057e:	4650      	mov	r0, sl
 8000580:	f001 ff76 	bl	8002470 <__clzdi2>
 8000584:	0029      	movs	r1, r5
 8000586:	0006      	movs	r6, r0
 8000588:	0020      	movs	r0, r4
 800058a:	f001 ff71 	bl	8002470 <__clzdi2>
 800058e:	1a33      	subs	r3, r6, r0
 8000590:	4698      	mov	r8, r3
 8000592:	3b20      	subs	r3, #32
 8000594:	d434      	bmi.n	8000600 <__udivmoddi4+0xa0>
 8000596:	469b      	mov	fp, r3
 8000598:	4653      	mov	r3, sl
 800059a:	465a      	mov	r2, fp
 800059c:	4093      	lsls	r3, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	001f      	movs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d83b      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80005ac:	42af      	cmp	r7, r5
 80005ae:	d100      	bne.n	80005b2 <__udivmoddi4+0x52>
 80005b0:	e079      	b.n	80006a6 <__udivmoddi4+0x146>
 80005b2:	465b      	mov	r3, fp
 80005b4:	1ba4      	subs	r4, r4, r6
 80005b6:	41bd      	sbcs	r5, r7
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	da00      	bge.n	80005be <__udivmoddi4+0x5e>
 80005bc:	e076      	b.n	80006ac <__udivmoddi4+0x14c>
 80005be:	2200      	movs	r2, #0
 80005c0:	2300      	movs	r3, #0
 80005c2:	9200      	str	r2, [sp, #0]
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	465a      	mov	r2, fp
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	4642      	mov	r2, r8
 80005d2:	4093      	lsls	r3, r2
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	e029      	b.n	800062c <__udivmoddi4+0xcc>
 80005d8:	4282      	cmp	r2, r0
 80005da:	d9cf      	bls.n	800057c <__udivmoddi4+0x1c>
 80005dc:	2200      	movs	r2, #0
 80005de:	2300      	movs	r3, #0
 80005e0:	9200      	str	r2, [sp, #0]
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <__udivmoddi4+0x8e>
 80005ea:	601c      	str	r4, [r3, #0]
 80005ec:	605d      	str	r5, [r3, #4]
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	b003      	add	sp, #12
 80005f4:	bcf0      	pop	{r4, r5, r6, r7}
 80005f6:	46bb      	mov	fp, r7
 80005f8:	46b2      	mov	sl, r6
 80005fa:	46a9      	mov	r9, r5
 80005fc:	46a0      	mov	r8, r4
 80005fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000600:	4642      	mov	r2, r8
 8000602:	469b      	mov	fp, r3
 8000604:	2320      	movs	r3, #32
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	4652      	mov	r2, sl
 800060a:	40da      	lsrs	r2, r3
 800060c:	4641      	mov	r1, r8
 800060e:	0013      	movs	r3, r2
 8000610:	464a      	mov	r2, r9
 8000612:	408a      	lsls	r2, r1
 8000614:	0017      	movs	r7, r2
 8000616:	4642      	mov	r2, r8
 8000618:	431f      	orrs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d9c3      	bls.n	80005ac <__udivmoddi4+0x4c>
 8000624:	2200      	movs	r2, #0
 8000626:	2300      	movs	r3, #0
 8000628:	9200      	str	r2, [sp, #0]
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	4643      	mov	r3, r8
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0d8      	beq.n	80005e4 <__udivmoddi4+0x84>
 8000632:	07fb      	lsls	r3, r7, #31
 8000634:	0872      	lsrs	r2, r6, #1
 8000636:	431a      	orrs	r2, r3
 8000638:	4646      	mov	r6, r8
 800063a:	087b      	lsrs	r3, r7, #1
 800063c:	e00e      	b.n	800065c <__udivmoddi4+0xfc>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d101      	bne.n	8000646 <__udivmoddi4+0xe6>
 8000642:	42a2      	cmp	r2, r4
 8000644:	d80c      	bhi.n	8000660 <__udivmoddi4+0x100>
 8000646:	1aa4      	subs	r4, r4, r2
 8000648:	419d      	sbcs	r5, r3
 800064a:	2001      	movs	r0, #1
 800064c:	1924      	adds	r4, r4, r4
 800064e:	416d      	adcs	r5, r5
 8000650:	2100      	movs	r1, #0
 8000652:	3e01      	subs	r6, #1
 8000654:	1824      	adds	r4, r4, r0
 8000656:	414d      	adcs	r5, r1
 8000658:	2e00      	cmp	r6, #0
 800065a:	d006      	beq.n	800066a <__udivmoddi4+0x10a>
 800065c:	42ab      	cmp	r3, r5
 800065e:	d9ee      	bls.n	800063e <__udivmoddi4+0xde>
 8000660:	3e01      	subs	r6, #1
 8000662:	1924      	adds	r4, r4, r4
 8000664:	416d      	adcs	r5, r5
 8000666:	2e00      	cmp	r6, #0
 8000668:	d1f8      	bne.n	800065c <__udivmoddi4+0xfc>
 800066a:	9800      	ldr	r0, [sp, #0]
 800066c:	9901      	ldr	r1, [sp, #4]
 800066e:	465b      	mov	r3, fp
 8000670:	1900      	adds	r0, r0, r4
 8000672:	4169      	adcs	r1, r5
 8000674:	2b00      	cmp	r3, #0
 8000676:	db24      	blt.n	80006c2 <__udivmoddi4+0x162>
 8000678:	002b      	movs	r3, r5
 800067a:	465a      	mov	r2, fp
 800067c:	4644      	mov	r4, r8
 800067e:	40d3      	lsrs	r3, r2
 8000680:	002a      	movs	r2, r5
 8000682:	40e2      	lsrs	r2, r4
 8000684:	001c      	movs	r4, r3
 8000686:	465b      	mov	r3, fp
 8000688:	0015      	movs	r5, r2
 800068a:	2b00      	cmp	r3, #0
 800068c:	db2a      	blt.n	80006e4 <__udivmoddi4+0x184>
 800068e:	0026      	movs	r6, r4
 8000690:	409e      	lsls	r6, r3
 8000692:	0033      	movs	r3, r6
 8000694:	0026      	movs	r6, r4
 8000696:	4647      	mov	r7, r8
 8000698:	40be      	lsls	r6, r7
 800069a:	0032      	movs	r2, r6
 800069c:	1a80      	subs	r0, r0, r2
 800069e:	4199      	sbcs	r1, r3
 80006a0:	9000      	str	r0, [sp, #0]
 80006a2:	9101      	str	r1, [sp, #4]
 80006a4:	e79e      	b.n	80005e4 <__udivmoddi4+0x84>
 80006a6:	42a3      	cmp	r3, r4
 80006a8:	d8bc      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80006aa:	e782      	b.n	80005b2 <__udivmoddi4+0x52>
 80006ac:	4642      	mov	r2, r8
 80006ae:	2320      	movs	r3, #32
 80006b0:	2100      	movs	r1, #0
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	2200      	movs	r2, #0
 80006b6:	9100      	str	r1, [sp, #0]
 80006b8:	9201      	str	r2, [sp, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	40da      	lsrs	r2, r3
 80006be:	9201      	str	r2, [sp, #4]
 80006c0:	e785      	b.n	80005ce <__udivmoddi4+0x6e>
 80006c2:	4642      	mov	r2, r8
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	002a      	movs	r2, r5
 80006ca:	4646      	mov	r6, r8
 80006cc:	409a      	lsls	r2, r3
 80006ce:	0023      	movs	r3, r4
 80006d0:	40f3      	lsrs	r3, r6
 80006d2:	4644      	mov	r4, r8
 80006d4:	4313      	orrs	r3, r2
 80006d6:	002a      	movs	r2, r5
 80006d8:	40e2      	lsrs	r2, r4
 80006da:	001c      	movs	r4, r3
 80006dc:	465b      	mov	r3, fp
 80006de:	0015      	movs	r5, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	dad4      	bge.n	800068e <__udivmoddi4+0x12e>
 80006e4:	4642      	mov	r2, r8
 80006e6:	002f      	movs	r7, r5
 80006e8:	2320      	movs	r3, #32
 80006ea:	0026      	movs	r6, r4
 80006ec:	4097      	lsls	r7, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	40de      	lsrs	r6, r3
 80006f2:	003b      	movs	r3, r7
 80006f4:	4333      	orrs	r3, r6
 80006f6:	e7cd      	b.n	8000694 <__udivmoddi4+0x134>

080006f8 <__aeabi_dadd>:
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	4657      	mov	r7, sl
 80006fc:	464e      	mov	r6, r9
 80006fe:	4645      	mov	r5, r8
 8000700:	46de      	mov	lr, fp
 8000702:	b5e0      	push	{r5, r6, r7, lr}
 8000704:	b083      	sub	sp, #12
 8000706:	9000      	str	r0, [sp, #0]
 8000708:	9101      	str	r1, [sp, #4]
 800070a:	030c      	lsls	r4, r1, #12
 800070c:	004f      	lsls	r7, r1, #1
 800070e:	0fce      	lsrs	r6, r1, #31
 8000710:	0a61      	lsrs	r1, r4, #9
 8000712:	9c00      	ldr	r4, [sp, #0]
 8000714:	031d      	lsls	r5, r3, #12
 8000716:	0f64      	lsrs	r4, r4, #29
 8000718:	430c      	orrs	r4, r1
 800071a:	9900      	ldr	r1, [sp, #0]
 800071c:	9200      	str	r2, [sp, #0]
 800071e:	9301      	str	r3, [sp, #4]
 8000720:	00c8      	lsls	r0, r1, #3
 8000722:	0059      	lsls	r1, r3, #1
 8000724:	0d4b      	lsrs	r3, r1, #21
 8000726:	4699      	mov	r9, r3
 8000728:	9a00      	ldr	r2, [sp, #0]
 800072a:	9b01      	ldr	r3, [sp, #4]
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0fd9      	lsrs	r1, r3, #31
 8000730:	0f53      	lsrs	r3, r2, #29
 8000732:	432b      	orrs	r3, r5
 8000734:	469a      	mov	sl, r3
 8000736:	9b00      	ldr	r3, [sp, #0]
 8000738:	0d7f      	lsrs	r7, r7, #21
 800073a:	00da      	lsls	r2, r3, #3
 800073c:	4694      	mov	ip, r2
 800073e:	464a      	mov	r2, r9
 8000740:	46b0      	mov	r8, r6
 8000742:	1aba      	subs	r2, r7, r2
 8000744:	428e      	cmp	r6, r1
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x52>
 8000748:	e0b0      	b.n	80008ac <__aeabi_dadd+0x1b4>
 800074a:	2a00      	cmp	r2, #0
 800074c:	dc00      	bgt.n	8000750 <__aeabi_dadd+0x58>
 800074e:	e078      	b.n	8000842 <__aeabi_dadd+0x14a>
 8000750:	4649      	mov	r1, r9
 8000752:	2900      	cmp	r1, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x60>
 8000756:	e0e9      	b.n	800092c <__aeabi_dadd+0x234>
 8000758:	49c9      	ldr	r1, [pc, #804]	@ (8000a80 <__aeabi_dadd+0x388>)
 800075a:	428f      	cmp	r7, r1
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x68>
 800075e:	e195      	b.n	8000a8c <__aeabi_dadd+0x394>
 8000760:	2501      	movs	r5, #1
 8000762:	2a38      	cmp	r2, #56	@ 0x38
 8000764:	dc16      	bgt.n	8000794 <__aeabi_dadd+0x9c>
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	4653      	mov	r3, sl
 800076a:	0409      	lsls	r1, r1, #16
 800076c:	430b      	orrs	r3, r1
 800076e:	469a      	mov	sl, r3
 8000770:	2a1f      	cmp	r2, #31
 8000772:	dd00      	ble.n	8000776 <__aeabi_dadd+0x7e>
 8000774:	e1e7      	b.n	8000b46 <__aeabi_dadd+0x44e>
 8000776:	2120      	movs	r1, #32
 8000778:	4655      	mov	r5, sl
 800077a:	1a8b      	subs	r3, r1, r2
 800077c:	4661      	mov	r1, ip
 800077e:	409d      	lsls	r5, r3
 8000780:	40d1      	lsrs	r1, r2
 8000782:	430d      	orrs	r5, r1
 8000784:	4661      	mov	r1, ip
 8000786:	4099      	lsls	r1, r3
 8000788:	1e4b      	subs	r3, r1, #1
 800078a:	4199      	sbcs	r1, r3
 800078c:	4653      	mov	r3, sl
 800078e:	40d3      	lsrs	r3, r2
 8000790:	430d      	orrs	r5, r1
 8000792:	1ae4      	subs	r4, r4, r3
 8000794:	1b45      	subs	r5, r0, r5
 8000796:	42a8      	cmp	r0, r5
 8000798:	4180      	sbcs	r0, r0
 800079a:	4240      	negs	r0, r0
 800079c:	1a24      	subs	r4, r4, r0
 800079e:	0223      	lsls	r3, r4, #8
 80007a0:	d400      	bmi.n	80007a4 <__aeabi_dadd+0xac>
 80007a2:	e10f      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	0a64      	lsrs	r4, r4, #9
 80007a8:	2c00      	cmp	r4, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0xb6>
 80007ac:	e139      	b.n	8000a22 <__aeabi_dadd+0x32a>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fe7a 	bl	80004a8 <__clzsi2>
 80007b4:	0003      	movs	r3, r0
 80007b6:	3b08      	subs	r3, #8
 80007b8:	2120      	movs	r1, #32
 80007ba:	0028      	movs	r0, r5
 80007bc:	1aca      	subs	r2, r1, r3
 80007be:	40d0      	lsrs	r0, r2
 80007c0:	409c      	lsls	r4, r3
 80007c2:	0002      	movs	r2, r0
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4322      	orrs	r2, r4
 80007c8:	429f      	cmp	r7, r3
 80007ca:	dd00      	ble.n	80007ce <__aeabi_dadd+0xd6>
 80007cc:	e173      	b.n	8000ab6 <__aeabi_dadd+0x3be>
 80007ce:	1bd8      	subs	r0, r3, r7
 80007d0:	3001      	adds	r0, #1
 80007d2:	1a09      	subs	r1, r1, r0
 80007d4:	002c      	movs	r4, r5
 80007d6:	408d      	lsls	r5, r1
 80007d8:	40c4      	lsrs	r4, r0
 80007da:	1e6b      	subs	r3, r5, #1
 80007dc:	419d      	sbcs	r5, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	40c2      	lsrs	r2, r0
 80007e2:	408b      	lsls	r3, r1
 80007e4:	4325      	orrs	r5, r4
 80007e6:	2700      	movs	r7, #0
 80007e8:	0014      	movs	r4, r2
 80007ea:	431d      	orrs	r5, r3
 80007ec:	076b      	lsls	r3, r5, #29
 80007ee:	d009      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f0:	230f      	movs	r3, #15
 80007f2:	402b      	ands	r3, r5
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d005      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f8:	1d2b      	adds	r3, r5, #4
 80007fa:	42ab      	cmp	r3, r5
 80007fc:	41ad      	sbcs	r5, r5
 80007fe:	426d      	negs	r5, r5
 8000800:	1964      	adds	r4, r4, r5
 8000802:	001d      	movs	r5, r3
 8000804:	0223      	lsls	r3, r4, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dadd+0x112>
 8000808:	e12d      	b.n	8000a66 <__aeabi_dadd+0x36e>
 800080a:	4a9d      	ldr	r2, [pc, #628]	@ (8000a80 <__aeabi_dadd+0x388>)
 800080c:	3701      	adds	r7, #1
 800080e:	4297      	cmp	r7, r2
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x11c>
 8000812:	e0d3      	b.n	80009bc <__aeabi_dadd+0x2c4>
 8000814:	4646      	mov	r6, r8
 8000816:	499b      	ldr	r1, [pc, #620]	@ (8000a84 <__aeabi_dadd+0x38c>)
 8000818:	08ed      	lsrs	r5, r5, #3
 800081a:	4021      	ands	r1, r4
 800081c:	074a      	lsls	r2, r1, #29
 800081e:	432a      	orrs	r2, r5
 8000820:	057c      	lsls	r4, r7, #21
 8000822:	024d      	lsls	r5, r1, #9
 8000824:	0b2d      	lsrs	r5, r5, #12
 8000826:	0d64      	lsrs	r4, r4, #21
 8000828:	0524      	lsls	r4, r4, #20
 800082a:	432c      	orrs	r4, r5
 800082c:	07f6      	lsls	r6, r6, #31
 800082e:	4334      	orrs	r4, r6
 8000830:	0010      	movs	r0, r2
 8000832:	0021      	movs	r1, r4
 8000834:	b003      	add	sp, #12
 8000836:	bcf0      	pop	{r4, r5, r6, r7}
 8000838:	46bb      	mov	fp, r7
 800083a:	46b2      	mov	sl, r6
 800083c:	46a9      	mov	r9, r5
 800083e:	46a0      	mov	r8, r4
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	2a00      	cmp	r2, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x150>
 8000846:	e084      	b.n	8000952 <__aeabi_dadd+0x25a>
 8000848:	464a      	mov	r2, r9
 800084a:	1bd2      	subs	r2, r2, r7
 800084c:	2f00      	cmp	r7, #0
 800084e:	d000      	beq.n	8000852 <__aeabi_dadd+0x15a>
 8000850:	e16d      	b.n	8000b2e <__aeabi_dadd+0x436>
 8000852:	0025      	movs	r5, r4
 8000854:	4305      	orrs	r5, r0
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x162>
 8000858:	e127      	b.n	8000aaa <__aeabi_dadd+0x3b2>
 800085a:	1e56      	subs	r6, r2, #1
 800085c:	2a01      	cmp	r2, #1
 800085e:	d100      	bne.n	8000862 <__aeabi_dadd+0x16a>
 8000860:	e23b      	b.n	8000cda <__aeabi_dadd+0x5e2>
 8000862:	4d87      	ldr	r5, [pc, #540]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000864:	42aa      	cmp	r2, r5
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x172>
 8000868:	e26a      	b.n	8000d40 <__aeabi_dadd+0x648>
 800086a:	2501      	movs	r5, #1
 800086c:	2e38      	cmp	r6, #56	@ 0x38
 800086e:	dc12      	bgt.n	8000896 <__aeabi_dadd+0x19e>
 8000870:	0032      	movs	r2, r6
 8000872:	2a1f      	cmp	r2, #31
 8000874:	dd00      	ble.n	8000878 <__aeabi_dadd+0x180>
 8000876:	e1f8      	b.n	8000c6a <__aeabi_dadd+0x572>
 8000878:	2620      	movs	r6, #32
 800087a:	0025      	movs	r5, r4
 800087c:	1ab6      	subs	r6, r6, r2
 800087e:	0007      	movs	r7, r0
 8000880:	4653      	mov	r3, sl
 8000882:	40b0      	lsls	r0, r6
 8000884:	40d4      	lsrs	r4, r2
 8000886:	40b5      	lsls	r5, r6
 8000888:	40d7      	lsrs	r7, r2
 800088a:	1e46      	subs	r6, r0, #1
 800088c:	41b0      	sbcs	r0, r6
 800088e:	1b1b      	subs	r3, r3, r4
 8000890:	469a      	mov	sl, r3
 8000892:	433d      	orrs	r5, r7
 8000894:	4305      	orrs	r5, r0
 8000896:	4662      	mov	r2, ip
 8000898:	1b55      	subs	r5, r2, r5
 800089a:	45ac      	cmp	ip, r5
 800089c:	4192      	sbcs	r2, r2
 800089e:	4653      	mov	r3, sl
 80008a0:	4252      	negs	r2, r2
 80008a2:	000e      	movs	r6, r1
 80008a4:	464f      	mov	r7, r9
 80008a6:	4688      	mov	r8, r1
 80008a8:	1a9c      	subs	r4, r3, r2
 80008aa:	e778      	b.n	800079e <__aeabi_dadd+0xa6>
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_dadd+0x1ba>
 80008b0:	e08e      	b.n	80009d0 <__aeabi_dadd+0x2d8>
 80008b2:	4649      	mov	r1, r9
 80008b4:	2900      	cmp	r1, #0
 80008b6:	d175      	bne.n	80009a4 <__aeabi_dadd+0x2ac>
 80008b8:	4661      	mov	r1, ip
 80008ba:	4653      	mov	r3, sl
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ca>
 80008c0:	e0f6      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 80008c2:	1e51      	subs	r1, r2, #1
 80008c4:	2a01      	cmp	r2, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x1d2>
 80008c8:	e191      	b.n	8000bee <__aeabi_dadd+0x4f6>
 80008ca:	4d6d      	ldr	r5, [pc, #436]	@ (8000a80 <__aeabi_dadd+0x388>)
 80008cc:	42aa      	cmp	r2, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x1da>
 80008d0:	e0dc      	b.n	8000a8c <__aeabi_dadd+0x394>
 80008d2:	2501      	movs	r5, #1
 80008d4:	2938      	cmp	r1, #56	@ 0x38
 80008d6:	dc14      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80008d8:	000a      	movs	r2, r1
 80008da:	2a1f      	cmp	r2, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x1e8>
 80008de:	e1a2      	b.n	8000c26 <__aeabi_dadd+0x52e>
 80008e0:	2120      	movs	r1, #32
 80008e2:	4653      	mov	r3, sl
 80008e4:	1a89      	subs	r1, r1, r2
 80008e6:	408b      	lsls	r3, r1
 80008e8:	001d      	movs	r5, r3
 80008ea:	4663      	mov	r3, ip
 80008ec:	40d3      	lsrs	r3, r2
 80008ee:	431d      	orrs	r5, r3
 80008f0:	4663      	mov	r3, ip
 80008f2:	408b      	lsls	r3, r1
 80008f4:	0019      	movs	r1, r3
 80008f6:	1e4b      	subs	r3, r1, #1
 80008f8:	4199      	sbcs	r1, r3
 80008fa:	4653      	mov	r3, sl
 80008fc:	40d3      	lsrs	r3, r2
 80008fe:	430d      	orrs	r5, r1
 8000900:	18e4      	adds	r4, r4, r3
 8000902:	182d      	adds	r5, r5, r0
 8000904:	4285      	cmp	r5, r0
 8000906:	4180      	sbcs	r0, r0
 8000908:	4240      	negs	r0, r0
 800090a:	1824      	adds	r4, r4, r0
 800090c:	0223      	lsls	r3, r4, #8
 800090e:	d559      	bpl.n	80009c4 <__aeabi_dadd+0x2cc>
 8000910:	4b5b      	ldr	r3, [pc, #364]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000912:	3701      	adds	r7, #1
 8000914:	429f      	cmp	r7, r3
 8000916:	d051      	beq.n	80009bc <__aeabi_dadd+0x2c4>
 8000918:	2101      	movs	r1, #1
 800091a:	4b5a      	ldr	r3, [pc, #360]	@ (8000a84 <__aeabi_dadd+0x38c>)
 800091c:	086a      	lsrs	r2, r5, #1
 800091e:	401c      	ands	r4, r3
 8000920:	4029      	ands	r1, r5
 8000922:	430a      	orrs	r2, r1
 8000924:	07e5      	lsls	r5, r4, #31
 8000926:	4315      	orrs	r5, r2
 8000928:	0864      	lsrs	r4, r4, #1
 800092a:	e75f      	b.n	80007ec <__aeabi_dadd+0xf4>
 800092c:	4661      	mov	r1, ip
 800092e:	4653      	mov	r3, sl
 8000930:	4319      	orrs	r1, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x23e>
 8000934:	e0bc      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000936:	1e51      	subs	r1, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x246>
 800093c:	e164      	b.n	8000c08 <__aeabi_dadd+0x510>
 800093e:	4d50      	ldr	r5, [pc, #320]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x24e>
 8000944:	e16a      	b.n	8000c1c <__aeabi_dadd+0x524>
 8000946:	2501      	movs	r5, #1
 8000948:	2938      	cmp	r1, #56	@ 0x38
 800094a:	dd00      	ble.n	800094e <__aeabi_dadd+0x256>
 800094c:	e722      	b.n	8000794 <__aeabi_dadd+0x9c>
 800094e:	000a      	movs	r2, r1
 8000950:	e70e      	b.n	8000770 <__aeabi_dadd+0x78>
 8000952:	4a4d      	ldr	r2, [pc, #308]	@ (8000a88 <__aeabi_dadd+0x390>)
 8000954:	1c7d      	adds	r5, r7, #1
 8000956:	4215      	tst	r5, r2
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x264>
 800095a:	e0d0      	b.n	8000afe <__aeabi_dadd+0x406>
 800095c:	0025      	movs	r5, r4
 800095e:	4662      	mov	r2, ip
 8000960:	4653      	mov	r3, sl
 8000962:	4305      	orrs	r5, r0
 8000964:	431a      	orrs	r2, r3
 8000966:	2f00      	cmp	r7, #0
 8000968:	d000      	beq.n	800096c <__aeabi_dadd+0x274>
 800096a:	e137      	b.n	8000bdc <__aeabi_dadd+0x4e4>
 800096c:	2d00      	cmp	r5, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x27a>
 8000970:	e1a8      	b.n	8000cc4 <__aeabi_dadd+0x5cc>
 8000972:	2a00      	cmp	r2, #0
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x280>
 8000976:	e16a      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000978:	4663      	mov	r3, ip
 800097a:	1ac5      	subs	r5, r0, r3
 800097c:	4653      	mov	r3, sl
 800097e:	1ae2      	subs	r2, r4, r3
 8000980:	42a8      	cmp	r0, r5
 8000982:	419b      	sbcs	r3, r3
 8000984:	425b      	negs	r3, r3
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	021a      	lsls	r2, r3, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x296>
 800098c:	e203      	b.n	8000d96 <__aeabi_dadd+0x69e>
 800098e:	4663      	mov	r3, ip
 8000990:	1a1d      	subs	r5, r3, r0
 8000992:	45ac      	cmp	ip, r5
 8000994:	4192      	sbcs	r2, r2
 8000996:	4653      	mov	r3, sl
 8000998:	4252      	negs	r2, r2
 800099a:	1b1c      	subs	r4, r3, r4
 800099c:	000e      	movs	r6, r1
 800099e:	4688      	mov	r8, r1
 80009a0:	1aa4      	subs	r4, r4, r2
 80009a2:	e723      	b.n	80007ec <__aeabi_dadd+0xf4>
 80009a4:	4936      	ldr	r1, [pc, #216]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009a6:	428f      	cmp	r7, r1
 80009a8:	d070      	beq.n	8000a8c <__aeabi_dadd+0x394>
 80009aa:	2501      	movs	r5, #1
 80009ac:	2a38      	cmp	r2, #56	@ 0x38
 80009ae:	dca8      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80009b0:	2180      	movs	r1, #128	@ 0x80
 80009b2:	4653      	mov	r3, sl
 80009b4:	0409      	lsls	r1, r1, #16
 80009b6:	430b      	orrs	r3, r1
 80009b8:	469a      	mov	sl, r3
 80009ba:	e78e      	b.n	80008da <__aeabi_dadd+0x1e2>
 80009bc:	003c      	movs	r4, r7
 80009be:	2500      	movs	r5, #0
 80009c0:	2200      	movs	r2, #0
 80009c2:	e731      	b.n	8000828 <__aeabi_dadd+0x130>
 80009c4:	2307      	movs	r3, #7
 80009c6:	402b      	ands	r3, r5
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_dadd+0x2d6>
 80009cc:	e710      	b.n	80007f0 <__aeabi_dadd+0xf8>
 80009ce:	e093      	b.n	8000af8 <__aeabi_dadd+0x400>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d074      	beq.n	8000abe <__aeabi_dadd+0x3c6>
 80009d4:	464a      	mov	r2, r9
 80009d6:	1bd2      	subs	r2, r2, r7
 80009d8:	2f00      	cmp	r7, #0
 80009da:	d100      	bne.n	80009de <__aeabi_dadd+0x2e6>
 80009dc:	e0c7      	b.n	8000b6e <__aeabi_dadd+0x476>
 80009de:	4928      	ldr	r1, [pc, #160]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009e0:	4589      	cmp	r9, r1
 80009e2:	d100      	bne.n	80009e6 <__aeabi_dadd+0x2ee>
 80009e4:	e185      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 80009e6:	2501      	movs	r5, #1
 80009e8:	2a38      	cmp	r2, #56	@ 0x38
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_dadd+0x31a>
 80009ec:	2180      	movs	r1, #128	@ 0x80
 80009ee:	0409      	lsls	r1, r1, #16
 80009f0:	430c      	orrs	r4, r1
 80009f2:	2a1f      	cmp	r2, #31
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_dadd+0x300>
 80009f6:	e1ab      	b.n	8000d50 <__aeabi_dadd+0x658>
 80009f8:	2120      	movs	r1, #32
 80009fa:	0025      	movs	r5, r4
 80009fc:	1a89      	subs	r1, r1, r2
 80009fe:	0007      	movs	r7, r0
 8000a00:	4088      	lsls	r0, r1
 8000a02:	408d      	lsls	r5, r1
 8000a04:	40d7      	lsrs	r7, r2
 8000a06:	1e41      	subs	r1, r0, #1
 8000a08:	4188      	sbcs	r0, r1
 8000a0a:	40d4      	lsrs	r4, r2
 8000a0c:	433d      	orrs	r5, r7
 8000a0e:	4305      	orrs	r5, r0
 8000a10:	44a2      	add	sl, r4
 8000a12:	4465      	add	r5, ip
 8000a14:	4565      	cmp	r5, ip
 8000a16:	4192      	sbcs	r2, r2
 8000a18:	4252      	negs	r2, r2
 8000a1a:	4452      	add	r2, sl
 8000a1c:	0014      	movs	r4, r2
 8000a1e:	464f      	mov	r7, r9
 8000a20:	e774      	b.n	800090c <__aeabi_dadd+0x214>
 8000a22:	0028      	movs	r0, r5
 8000a24:	f7ff fd40 	bl	80004a8 <__clzsi2>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	dc00      	bgt.n	8000a32 <__aeabi_dadd+0x33a>
 8000a30:	e6c2      	b.n	80007b8 <__aeabi_dadd+0xc0>
 8000a32:	002a      	movs	r2, r5
 8000a34:	3808      	subs	r0, #8
 8000a36:	4082      	lsls	r2, r0
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	dd00      	ble.n	8000a3e <__aeabi_dadd+0x346>
 8000a3c:	e0a9      	b.n	8000b92 <__aeabi_dadd+0x49a>
 8000a3e:	1bdb      	subs	r3, r3, r7
 8000a40:	1c58      	adds	r0, r3, #1
 8000a42:	281f      	cmp	r0, #31
 8000a44:	dc00      	bgt.n	8000a48 <__aeabi_dadd+0x350>
 8000a46:	e1ac      	b.n	8000da2 <__aeabi_dadd+0x6aa>
 8000a48:	0015      	movs	r5, r2
 8000a4a:	3b1f      	subs	r3, #31
 8000a4c:	40dd      	lsrs	r5, r3
 8000a4e:	2820      	cmp	r0, #32
 8000a50:	d005      	beq.n	8000a5e <__aeabi_dadd+0x366>
 8000a52:	2340      	movs	r3, #64	@ 0x40
 8000a54:	1a1b      	subs	r3, r3, r0
 8000a56:	409a      	lsls	r2, r3
 8000a58:	1e53      	subs	r3, r2, #1
 8000a5a:	419a      	sbcs	r2, r3
 8000a5c:	4315      	orrs	r5, r2
 8000a5e:	2307      	movs	r3, #7
 8000a60:	2700      	movs	r7, #0
 8000a62:	402b      	ands	r3, r5
 8000a64:	e7b0      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000a66:	08ed      	lsrs	r5, r5, #3
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000a6a:	0762      	lsls	r2, r4, #29
 8000a6c:	432a      	orrs	r2, r5
 8000a6e:	08e4      	lsrs	r4, r4, #3
 8000a70:	429f      	cmp	r7, r3
 8000a72:	d00f      	beq.n	8000a94 <__aeabi_dadd+0x39c>
 8000a74:	0324      	lsls	r4, r4, #12
 8000a76:	0b25      	lsrs	r5, r4, #12
 8000a78:	057c      	lsls	r4, r7, #21
 8000a7a:	0d64      	lsrs	r4, r4, #21
 8000a7c:	e6d4      	b.n	8000828 <__aeabi_dadd+0x130>
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	000007ff 	.word	0x000007ff
 8000a84:	ff7fffff 	.word	0xff7fffff
 8000a88:	000007fe 	.word	0x000007fe
 8000a8c:	08c0      	lsrs	r0, r0, #3
 8000a8e:	0762      	lsls	r2, r4, #29
 8000a90:	4302      	orrs	r2, r0
 8000a92:	08e4      	lsrs	r4, r4, #3
 8000a94:	0013      	movs	r3, r2
 8000a96:	4323      	orrs	r3, r4
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x3a4>
 8000a9a:	e186      	b.n	8000daa <__aeabi_dadd+0x6b2>
 8000a9c:	2580      	movs	r5, #128	@ 0x80
 8000a9e:	032d      	lsls	r5, r5, #12
 8000aa0:	4325      	orrs	r5, r4
 8000aa2:	032d      	lsls	r5, r5, #12
 8000aa4:	4cc3      	ldr	r4, [pc, #780]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000aa6:	0b2d      	lsrs	r5, r5, #12
 8000aa8:	e6be      	b.n	8000828 <__aeabi_dadd+0x130>
 8000aaa:	4660      	mov	r0, ip
 8000aac:	4654      	mov	r4, sl
 8000aae:	000e      	movs	r6, r1
 8000ab0:	0017      	movs	r7, r2
 8000ab2:	08c5      	lsrs	r5, r0, #3
 8000ab4:	e7d8      	b.n	8000a68 <__aeabi_dadd+0x370>
 8000ab6:	4cc0      	ldr	r4, [pc, #768]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000ab8:	1aff      	subs	r7, r7, r3
 8000aba:	4014      	ands	r4, r2
 8000abc:	e696      	b.n	80007ec <__aeabi_dadd+0xf4>
 8000abe:	4abf      	ldr	r2, [pc, #764]	@ (8000dbc <__aeabi_dadd+0x6c4>)
 8000ac0:	1c79      	adds	r1, r7, #1
 8000ac2:	4211      	tst	r1, r2
 8000ac4:	d16b      	bne.n	8000b9e <__aeabi_dadd+0x4a6>
 8000ac6:	0022      	movs	r2, r4
 8000ac8:	4302      	orrs	r2, r0
 8000aca:	2f00      	cmp	r7, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x3d8>
 8000ace:	e0db      	b.n	8000c88 <__aeabi_dadd+0x590>
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x3de>
 8000ad4:	e12d      	b.n	8000d32 <__aeabi_dadd+0x63a>
 8000ad6:	4662      	mov	r2, ip
 8000ad8:	4653      	mov	r3, sl
 8000ada:	431a      	orrs	r2, r3
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dadd+0x3e8>
 8000ade:	e0b6      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	18c5      	adds	r5, r0, r3
 8000ae4:	4285      	cmp	r5, r0
 8000ae6:	4180      	sbcs	r0, r0
 8000ae8:	4454      	add	r4, sl
 8000aea:	4240      	negs	r0, r0
 8000aec:	1824      	adds	r4, r4, r0
 8000aee:	0223      	lsls	r3, r4, #8
 8000af0:	d502      	bpl.n	8000af8 <__aeabi_dadd+0x400>
 8000af2:	000f      	movs	r7, r1
 8000af4:	4bb0      	ldr	r3, [pc, #704]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000af6:	401c      	ands	r4, r3
 8000af8:	003a      	movs	r2, r7
 8000afa:	0028      	movs	r0, r5
 8000afc:	e7d8      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000afe:	4662      	mov	r2, ip
 8000b00:	1a85      	subs	r5, r0, r2
 8000b02:	42a8      	cmp	r0, r5
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	4653      	mov	r3, sl
 8000b08:	4252      	negs	r2, r2
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	1ae3      	subs	r3, r4, r3
 8000b0e:	001a      	movs	r2, r3
 8000b10:	464b      	mov	r3, r9
 8000b12:	1ad2      	subs	r2, r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	4691      	mov	r9, r2
 8000b18:	021a      	lsls	r2, r3, #8
 8000b1a:	d454      	bmi.n	8000bc6 <__aeabi_dadd+0x4ce>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	464c      	mov	r4, r9
 8000b20:	432a      	orrs	r2, r5
 8000b22:	d000      	beq.n	8000b26 <__aeabi_dadd+0x42e>
 8000b24:	e640      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000b26:	2600      	movs	r6, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	2500      	movs	r5, #0
 8000b2c:	e67c      	b.n	8000828 <__aeabi_dadd+0x130>
 8000b2e:	4da1      	ldr	r5, [pc, #644]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b30:	45a9      	cmp	r9, r5
 8000b32:	d100      	bne.n	8000b36 <__aeabi_dadd+0x43e>
 8000b34:	e090      	b.n	8000c58 <__aeabi_dadd+0x560>
 8000b36:	2501      	movs	r5, #1
 8000b38:	2a38      	cmp	r2, #56	@ 0x38
 8000b3a:	dd00      	ble.n	8000b3e <__aeabi_dadd+0x446>
 8000b3c:	e6ab      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000b3e:	2580      	movs	r5, #128	@ 0x80
 8000b40:	042d      	lsls	r5, r5, #16
 8000b42:	432c      	orrs	r4, r5
 8000b44:	e695      	b.n	8000872 <__aeabi_dadd+0x17a>
 8000b46:	0011      	movs	r1, r2
 8000b48:	4655      	mov	r5, sl
 8000b4a:	3920      	subs	r1, #32
 8000b4c:	40cd      	lsrs	r5, r1
 8000b4e:	46a9      	mov	r9, r5
 8000b50:	2a20      	cmp	r2, #32
 8000b52:	d006      	beq.n	8000b62 <__aeabi_dadd+0x46a>
 8000b54:	2140      	movs	r1, #64	@ 0x40
 8000b56:	4653      	mov	r3, sl
 8000b58:	1a8a      	subs	r2, r1, r2
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	4694      	mov	ip, r2
 8000b62:	4665      	mov	r5, ip
 8000b64:	1e6b      	subs	r3, r5, #1
 8000b66:	419d      	sbcs	r5, r3
 8000b68:	464b      	mov	r3, r9
 8000b6a:	431d      	orrs	r5, r3
 8000b6c:	e612      	b.n	8000794 <__aeabi_dadd+0x9c>
 8000b6e:	0021      	movs	r1, r4
 8000b70:	4301      	orrs	r1, r0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_dadd+0x47e>
 8000b74:	e0c4      	b.n	8000d00 <__aeabi_dadd+0x608>
 8000b76:	1e51      	subs	r1, r2, #1
 8000b78:	2a01      	cmp	r2, #1
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dadd+0x486>
 8000b7c:	e0fb      	b.n	8000d76 <__aeabi_dadd+0x67e>
 8000b7e:	4d8d      	ldr	r5, [pc, #564]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b80:	42aa      	cmp	r2, r5
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x48e>
 8000b84:	e0b5      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 8000b86:	2501      	movs	r5, #1
 8000b88:	2938      	cmp	r1, #56	@ 0x38
 8000b8a:	dd00      	ble.n	8000b8e <__aeabi_dadd+0x496>
 8000b8c:	e741      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000b8e:	000a      	movs	r2, r1
 8000b90:	e72f      	b.n	80009f2 <__aeabi_dadd+0x2fa>
 8000b92:	4c89      	ldr	r4, [pc, #548]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000b94:	1aff      	subs	r7, r7, r3
 8000b96:	4014      	ands	r4, r2
 8000b98:	0762      	lsls	r2, r4, #29
 8000b9a:	08e4      	lsrs	r4, r4, #3
 8000b9c:	e76a      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000b9e:	4a85      	ldr	r2, [pc, #532]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000ba0:	4291      	cmp	r1, r2
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x4ae>
 8000ba4:	e0e3      	b.n	8000d6e <__aeabi_dadd+0x676>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	18c2      	adds	r2, r0, r3
 8000baa:	4282      	cmp	r2, r0
 8000bac:	4180      	sbcs	r0, r0
 8000bae:	0023      	movs	r3, r4
 8000bb0:	4240      	negs	r0, r0
 8000bb2:	4453      	add	r3, sl
 8000bb4:	181b      	adds	r3, r3, r0
 8000bb6:	07dd      	lsls	r5, r3, #31
 8000bb8:	085c      	lsrs	r4, r3, #1
 8000bba:	2307      	movs	r3, #7
 8000bbc:	0852      	lsrs	r2, r2, #1
 8000bbe:	4315      	orrs	r5, r2
 8000bc0:	000f      	movs	r7, r1
 8000bc2:	402b      	ands	r3, r5
 8000bc4:	e700      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	1a1d      	subs	r5, r3, r0
 8000bca:	45ac      	cmp	ip, r5
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	4653      	mov	r3, sl
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	1b1c      	subs	r4, r3, r4
 8000bd4:	000e      	movs	r6, r1
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	1aa4      	subs	r4, r4, r2
 8000bda:	e5e5      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000bdc:	2d00      	cmp	r5, #0
 8000bde:	d000      	beq.n	8000be2 <__aeabi_dadd+0x4ea>
 8000be0:	e091      	b.n	8000d06 <__aeabi_dadd+0x60e>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d138      	bne.n	8000c58 <__aeabi_dadd+0x560>
 8000be6:	2480      	movs	r4, #128	@ 0x80
 8000be8:	2600      	movs	r6, #0
 8000bea:	0324      	lsls	r4, r4, #12
 8000bec:	e756      	b.n	8000a9c <__aeabi_dadd+0x3a4>
 8000bee:	4663      	mov	r3, ip
 8000bf0:	18c5      	adds	r5, r0, r3
 8000bf2:	4285      	cmp	r5, r0
 8000bf4:	4180      	sbcs	r0, r0
 8000bf6:	4454      	add	r4, sl
 8000bf8:	4240      	negs	r0, r0
 8000bfa:	1824      	adds	r4, r4, r0
 8000bfc:	2701      	movs	r7, #1
 8000bfe:	0223      	lsls	r3, r4, #8
 8000c00:	d400      	bmi.n	8000c04 <__aeabi_dadd+0x50c>
 8000c02:	e6df      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 8000c04:	2702      	movs	r7, #2
 8000c06:	e687      	b.n	8000918 <__aeabi_dadd+0x220>
 8000c08:	4663      	mov	r3, ip
 8000c0a:	1ac5      	subs	r5, r0, r3
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	4180      	sbcs	r0, r0
 8000c10:	4653      	mov	r3, sl
 8000c12:	4240      	negs	r0, r0
 8000c14:	1ae4      	subs	r4, r4, r3
 8000c16:	2701      	movs	r7, #1
 8000c18:	1a24      	subs	r4, r4, r0
 8000c1a:	e5c0      	b.n	800079e <__aeabi_dadd+0xa6>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	08c0      	lsrs	r0, r0, #3
 8000c20:	4302      	orrs	r2, r0
 8000c22:	08e4      	lsrs	r4, r4, #3
 8000c24:	e736      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c26:	0011      	movs	r1, r2
 8000c28:	4653      	mov	r3, sl
 8000c2a:	3920      	subs	r1, #32
 8000c2c:	40cb      	lsrs	r3, r1
 8000c2e:	4699      	mov	r9, r3
 8000c30:	2a20      	cmp	r2, #32
 8000c32:	d006      	beq.n	8000c42 <__aeabi_dadd+0x54a>
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4653      	mov	r3, sl
 8000c38:	1a8a      	subs	r2, r1, r2
 8000c3a:	4093      	lsls	r3, r2
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	4694      	mov	ip, r2
 8000c42:	4665      	mov	r5, ip
 8000c44:	1e6b      	subs	r3, r5, #1
 8000c46:	419d      	sbcs	r5, r3
 8000c48:	464b      	mov	r3, r9
 8000c4a:	431d      	orrs	r5, r3
 8000c4c:	e659      	b.n	8000902 <__aeabi_dadd+0x20a>
 8000c4e:	0762      	lsls	r2, r4, #29
 8000c50:	08c0      	lsrs	r0, r0, #3
 8000c52:	4302      	orrs	r2, r0
 8000c54:	08e4      	lsrs	r4, r4, #3
 8000c56:	e70d      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000c58:	4653      	mov	r3, sl
 8000c5a:	075a      	lsls	r2, r3, #29
 8000c5c:	4663      	mov	r3, ip
 8000c5e:	08d8      	lsrs	r0, r3, #3
 8000c60:	4653      	mov	r3, sl
 8000c62:	000e      	movs	r6, r1
 8000c64:	4302      	orrs	r2, r0
 8000c66:	08dc      	lsrs	r4, r3, #3
 8000c68:	e714      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c6a:	0015      	movs	r5, r2
 8000c6c:	0026      	movs	r6, r4
 8000c6e:	3d20      	subs	r5, #32
 8000c70:	40ee      	lsrs	r6, r5
 8000c72:	2a20      	cmp	r2, #32
 8000c74:	d003      	beq.n	8000c7e <__aeabi_dadd+0x586>
 8000c76:	2540      	movs	r5, #64	@ 0x40
 8000c78:	1aaa      	subs	r2, r5, r2
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4320      	orrs	r0, r4
 8000c7e:	1e42      	subs	r2, r0, #1
 8000c80:	4190      	sbcs	r0, r2
 8000c82:	0005      	movs	r5, r0
 8000c84:	4335      	orrs	r5, r6
 8000c86:	e606      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	d07c      	beq.n	8000d86 <__aeabi_dadd+0x68e>
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	4653      	mov	r3, sl
 8000c90:	08c0      	lsrs	r0, r0, #3
 8000c92:	431a      	orrs	r2, r3
 8000c94:	d100      	bne.n	8000c98 <__aeabi_dadd+0x5a0>
 8000c96:	e6fa      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	4310      	orrs	r0, r2
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	0312      	lsls	r2, r2, #12
 8000ca2:	4214      	tst	r4, r2
 8000ca4:	d008      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000ca6:	08d9      	lsrs	r1, r3, #3
 8000ca8:	4211      	tst	r1, r2
 8000caa:	d105      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000cac:	4663      	mov	r3, ip
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4653      	mov	r3, sl
 8000cb2:	000c      	movs	r4, r1
 8000cb4:	075b      	lsls	r3, r3, #29
 8000cb6:	4318      	orrs	r0, r3
 8000cb8:	0f42      	lsrs	r2, r0, #29
 8000cba:	00c0      	lsls	r0, r0, #3
 8000cbc:	08c0      	lsrs	r0, r0, #3
 8000cbe:	0752      	lsls	r2, r2, #29
 8000cc0:	4302      	orrs	r2, r0
 8000cc2:	e6e7      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d100      	bne.n	8000cca <__aeabi_dadd+0x5d2>
 8000cc8:	e72d      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	08d8      	lsrs	r0, r3, #3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	075a      	lsls	r2, r3, #29
 8000cd2:	000e      	movs	r6, r1
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	08dc      	lsrs	r4, r3, #3
 8000cd8:	e6cc      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000cda:	4663      	mov	r3, ip
 8000cdc:	1a1d      	subs	r5, r3, r0
 8000cde:	45ac      	cmp	ip, r5
 8000ce0:	4192      	sbcs	r2, r2
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	1b1c      	subs	r4, r3, r4
 8000ce8:	000e      	movs	r6, r1
 8000cea:	4688      	mov	r8, r1
 8000cec:	1aa4      	subs	r4, r4, r2
 8000cee:	3701      	adds	r7, #1
 8000cf0:	e555      	b.n	800079e <__aeabi_dadd+0xa6>
 8000cf2:	4663      	mov	r3, ip
 8000cf4:	08d9      	lsrs	r1, r3, #3
 8000cf6:	4653      	mov	r3, sl
 8000cf8:	075a      	lsls	r2, r3, #29
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	08dc      	lsrs	r4, r3, #3
 8000cfe:	e6c9      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d00:	4660      	mov	r0, ip
 8000d02:	4654      	mov	r4, sl
 8000d04:	e6d4      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000d06:	08c0      	lsrs	r0, r0, #3
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_dadd+0x616>
 8000d0c:	e6bf      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000d0e:	0762      	lsls	r2, r4, #29
 8000d10:	4310      	orrs	r0, r2
 8000d12:	2280      	movs	r2, #128	@ 0x80
 8000d14:	08e4      	lsrs	r4, r4, #3
 8000d16:	0312      	lsls	r2, r2, #12
 8000d18:	4214      	tst	r4, r2
 8000d1a:	d0cd      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d1c:	08dd      	lsrs	r5, r3, #3
 8000d1e:	4215      	tst	r5, r2
 8000d20:	d1ca      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d22:	4663      	mov	r3, ip
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	4653      	mov	r3, sl
 8000d28:	075b      	lsls	r3, r3, #29
 8000d2a:	000e      	movs	r6, r1
 8000d2c:	002c      	movs	r4, r5
 8000d2e:	4318      	orrs	r0, r3
 8000d30:	e7c2      	b.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d32:	4663      	mov	r3, ip
 8000d34:	08d9      	lsrs	r1, r3, #3
 8000d36:	4653      	mov	r3, sl
 8000d38:	075a      	lsls	r2, r3, #29
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	08dc      	lsrs	r4, r3, #3
 8000d3e:	e699      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000d40:	4663      	mov	r3, ip
 8000d42:	08d8      	lsrs	r0, r3, #3
 8000d44:	4653      	mov	r3, sl
 8000d46:	075a      	lsls	r2, r3, #29
 8000d48:	000e      	movs	r6, r1
 8000d4a:	4302      	orrs	r2, r0
 8000d4c:	08dc      	lsrs	r4, r3, #3
 8000d4e:	e6a1      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d50:	0011      	movs	r1, r2
 8000d52:	0027      	movs	r7, r4
 8000d54:	3920      	subs	r1, #32
 8000d56:	40cf      	lsrs	r7, r1
 8000d58:	2a20      	cmp	r2, #32
 8000d5a:	d003      	beq.n	8000d64 <__aeabi_dadd+0x66c>
 8000d5c:	2140      	movs	r1, #64	@ 0x40
 8000d5e:	1a8a      	subs	r2, r1, r2
 8000d60:	4094      	lsls	r4, r2
 8000d62:	4320      	orrs	r0, r4
 8000d64:	1e42      	subs	r2, r0, #1
 8000d66:	4190      	sbcs	r0, r2
 8000d68:	0005      	movs	r5, r0
 8000d6a:	433d      	orrs	r5, r7
 8000d6c:	e651      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000d6e:	000c      	movs	r4, r1
 8000d70:	2500      	movs	r5, #0
 8000d72:	2200      	movs	r2, #0
 8000d74:	e558      	b.n	8000828 <__aeabi_dadd+0x130>
 8000d76:	4460      	add	r0, ip
 8000d78:	4560      	cmp	r0, ip
 8000d7a:	4192      	sbcs	r2, r2
 8000d7c:	4454      	add	r4, sl
 8000d7e:	4252      	negs	r2, r2
 8000d80:	0005      	movs	r5, r0
 8000d82:	18a4      	adds	r4, r4, r2
 8000d84:	e73a      	b.n	8000bfc <__aeabi_dadd+0x504>
 8000d86:	4653      	mov	r3, sl
 8000d88:	075a      	lsls	r2, r3, #29
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	08d9      	lsrs	r1, r3, #3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	430a      	orrs	r2, r1
 8000d92:	08dc      	lsrs	r4, r3, #3
 8000d94:	e67e      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d96:	001a      	movs	r2, r3
 8000d98:	001c      	movs	r4, r3
 8000d9a:	432a      	orrs	r2, r5
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x6a8>
 8000d9e:	e6ab      	b.n	8000af8 <__aeabi_dadd+0x400>
 8000da0:	e6c1      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000da2:	2120      	movs	r1, #32
 8000da4:	2500      	movs	r5, #0
 8000da6:	1a09      	subs	r1, r1, r0
 8000da8:	e519      	b.n	80007de <__aeabi_dadd+0xe6>
 8000daa:	2200      	movs	r2, #0
 8000dac:	2500      	movs	r5, #0
 8000dae:	4c01      	ldr	r4, [pc, #4]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000db0:	e53a      	b.n	8000828 <__aeabi_dadd+0x130>
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	000007ff 	.word	0x000007ff
 8000db8:	ff7fffff 	.word	0xff7fffff
 8000dbc:	000007fe 	.word	0x000007fe

08000dc0 <__aeabi_ddiv>:
 8000dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc2:	46de      	mov	lr, fp
 8000dc4:	4645      	mov	r5, r8
 8000dc6:	4657      	mov	r7, sl
 8000dc8:	464e      	mov	r6, r9
 8000dca:	b5e0      	push	{r5, r6, r7, lr}
 8000dcc:	b087      	sub	sp, #28
 8000dce:	9200      	str	r2, [sp, #0]
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	030b      	lsls	r3, r1, #12
 8000dd4:	0b1b      	lsrs	r3, r3, #12
 8000dd6:	469b      	mov	fp, r3
 8000dd8:	0fca      	lsrs	r2, r1, #31
 8000dda:	004b      	lsls	r3, r1, #1
 8000ddc:	0004      	movs	r4, r0
 8000dde:	4680      	mov	r8, r0
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	9202      	str	r2, [sp, #8]
 8000de4:	d100      	bne.n	8000de8 <__aeabi_ddiv+0x28>
 8000de6:	e16a      	b.n	80010be <__aeabi_ddiv+0x2fe>
 8000de8:	4ad4      	ldr	r2, [pc, #848]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x30>
 8000dee:	e18c      	b.n	800110a <__aeabi_ddiv+0x34a>
 8000df0:	4659      	mov	r1, fp
 8000df2:	0f42      	lsrs	r2, r0, #29
 8000df4:	00c9      	lsls	r1, r1, #3
 8000df6:	430a      	orrs	r2, r1
 8000df8:	2180      	movs	r1, #128	@ 0x80
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	4311      	orrs	r1, r2
 8000dfe:	00c2      	lsls	r2, r0, #3
 8000e00:	4690      	mov	r8, r2
 8000e02:	4acf      	ldr	r2, [pc, #828]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e04:	4689      	mov	r9, r1
 8000e06:	4692      	mov	sl, r2
 8000e08:	449a      	add	sl, r3
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	9303      	str	r3, [sp, #12]
 8000e10:	9e00      	ldr	r6, [sp, #0]
 8000e12:	9f01      	ldr	r7, [sp, #4]
 8000e14:	033b      	lsls	r3, r7, #12
 8000e16:	0b1b      	lsrs	r3, r3, #12
 8000e18:	469b      	mov	fp, r3
 8000e1a:	007b      	lsls	r3, r7, #1
 8000e1c:	0030      	movs	r0, r6
 8000e1e:	0d5b      	lsrs	r3, r3, #21
 8000e20:	0ffd      	lsrs	r5, r7, #31
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d100      	bne.n	8000e28 <__aeabi_ddiv+0x68>
 8000e26:	e128      	b.n	800107a <__aeabi_ddiv+0x2ba>
 8000e28:	4ac4      	ldr	r2, [pc, #784]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x70>
 8000e2e:	e177      	b.n	8001120 <__aeabi_ddiv+0x360>
 8000e30:	4659      	mov	r1, fp
 8000e32:	0f72      	lsrs	r2, r6, #29
 8000e34:	00c9      	lsls	r1, r1, #3
 8000e36:	430a      	orrs	r2, r1
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	0409      	lsls	r1, r1, #16
 8000e3c:	4311      	orrs	r1, r2
 8000e3e:	468b      	mov	fp, r1
 8000e40:	49bf      	ldr	r1, [pc, #764]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e42:	00f2      	lsls	r2, r6, #3
 8000e44:	468c      	mov	ip, r1
 8000e46:	4651      	mov	r1, sl
 8000e48:	4463      	add	r3, ip
 8000e4a:	1acb      	subs	r3, r1, r3
 8000e4c:	469a      	mov	sl, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9e02      	ldr	r6, [sp, #8]
 8000e52:	406e      	eors	r6, r5
 8000e54:	2c0f      	cmp	r4, #15
 8000e56:	d827      	bhi.n	8000ea8 <__aeabi_ddiv+0xe8>
 8000e58:	49ba      	ldr	r1, [pc, #744]	@ (8001144 <__aeabi_ddiv+0x384>)
 8000e5a:	00a4      	lsls	r4, r4, #2
 8000e5c:	5909      	ldr	r1, [r1, r4]
 8000e5e:	468f      	mov	pc, r1
 8000e60:	46cb      	mov	fp, r9
 8000e62:	4642      	mov	r2, r8
 8000e64:	9e02      	ldr	r6, [sp, #8]
 8000e66:	9b03      	ldr	r3, [sp, #12]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d016      	beq.n	8000e9a <__aeabi_ddiv+0xda>
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0xb2>
 8000e70:	e2a6      	b.n	80013c0 <__aeabi_ddiv+0x600>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_ddiv+0xb8>
 8000e76:	e0df      	b.n	8001038 <__aeabi_ddiv+0x278>
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	2400      	movs	r4, #0
 8000e7e:	4690      	mov	r8, r2
 8000e80:	051b      	lsls	r3, r3, #20
 8000e82:	4323      	orrs	r3, r4
 8000e84:	07f6      	lsls	r6, r6, #31
 8000e86:	4333      	orrs	r3, r6
 8000e88:	4640      	mov	r0, r8
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	b007      	add	sp, #28
 8000e8e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e90:	46bb      	mov	fp, r7
 8000e92:	46b2      	mov	sl, r6
 8000e94:	46a9      	mov	r9, r5
 8000e96:	46a0      	mov	r8, r4
 8000e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	4ba6      	ldr	r3, [pc, #664]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000ea2:	e7ed      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8000ea4:	002e      	movs	r6, r5
 8000ea6:	e7df      	b.n	8000e68 <__aeabi_ddiv+0xa8>
 8000ea8:	45cb      	cmp	fp, r9
 8000eaa:	d200      	bcs.n	8000eae <__aeabi_ddiv+0xee>
 8000eac:	e1d4      	b.n	8001258 <__aeabi_ddiv+0x498>
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_ddiv+0xf2>
 8000eb0:	e1cf      	b.n	8001252 <__aeabi_ddiv+0x492>
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	4644      	mov	r4, r8
 8000eba:	4648      	mov	r0, r9
 8000ebc:	2700      	movs	r7, #0
 8000ebe:	44e2      	add	sl, ip
 8000ec0:	465b      	mov	r3, fp
 8000ec2:	0e15      	lsrs	r5, r2, #24
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	431d      	orrs	r5, r3
 8000ec8:	0c19      	lsrs	r1, r3, #16
 8000eca:	042b      	lsls	r3, r5, #16
 8000ecc:	0212      	lsls	r2, r2, #8
 8000ece:	9500      	str	r5, [sp, #0]
 8000ed0:	0c1d      	lsrs	r5, r3, #16
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	9102      	str	r1, [sp, #8]
 8000ed6:	9503      	str	r5, [sp, #12]
 8000ed8:	f7ff f9b8 	bl	800024c <__aeabi_uidivmod>
 8000edc:	0002      	movs	r2, r0
 8000ede:	436a      	muls	r2, r5
 8000ee0:	040b      	lsls	r3, r1, #16
 8000ee2:	0c21      	lsrs	r1, r4, #16
 8000ee4:	4680      	mov	r8, r0
 8000ee6:	4319      	orrs	r1, r3
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d909      	bls.n	8000f00 <__aeabi_ddiv+0x140>
 8000eec:	9d00      	ldr	r5, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	46ac      	mov	ip, r5
 8000ef2:	425b      	negs	r3, r3
 8000ef4:	4461      	add	r1, ip
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	44e0      	add	r8, ip
 8000efa:	428d      	cmp	r5, r1
 8000efc:	d800      	bhi.n	8000f00 <__aeabi_ddiv+0x140>
 8000efe:	e1fb      	b.n	80012f8 <__aeabi_ddiv+0x538>
 8000f00:	1a88      	subs	r0, r1, r2
 8000f02:	9902      	ldr	r1, [sp, #8]
 8000f04:	f7ff f9a2 	bl	800024c <__aeabi_uidivmod>
 8000f08:	9a03      	ldr	r2, [sp, #12]
 8000f0a:	0424      	lsls	r4, r4, #16
 8000f0c:	4342      	muls	r2, r0
 8000f0e:	0409      	lsls	r1, r1, #16
 8000f10:	0c24      	lsrs	r4, r4, #16
 8000f12:	0003      	movs	r3, r0
 8000f14:	430c      	orrs	r4, r1
 8000f16:	42a2      	cmp	r2, r4
 8000f18:	d906      	bls.n	8000f28 <__aeabi_ddiv+0x168>
 8000f1a:	9900      	ldr	r1, [sp, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	468c      	mov	ip, r1
 8000f20:	4464      	add	r4, ip
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	d800      	bhi.n	8000f28 <__aeabi_ddiv+0x168>
 8000f26:	e1e1      	b.n	80012ec <__aeabi_ddiv+0x52c>
 8000f28:	1aa0      	subs	r0, r4, r2
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	0412      	lsls	r2, r2, #16
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	4693      	mov	fp, r2
 8000f32:	464b      	mov	r3, r9
 8000f34:	4659      	mov	r1, fp
 8000f36:	0c1b      	lsrs	r3, r3, #16
 8000f38:	001d      	movs	r5, r3
 8000f3a:	9304      	str	r3, [sp, #16]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4649      	mov	r1, r9
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	0c09      	lsrs	r1, r1, #16
 8000f44:	000c      	movs	r4, r1
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	435c      	muls	r4, r3
 8000f4a:	0c12      	lsrs	r2, r2, #16
 8000f4c:	436b      	muls	r3, r5
 8000f4e:	4688      	mov	r8, r1
 8000f50:	4351      	muls	r1, r2
 8000f52:	436a      	muls	r2, r5
 8000f54:	0c25      	lsrs	r5, r4, #16
 8000f56:	46ac      	mov	ip, r5
 8000f58:	185b      	adds	r3, r3, r1
 8000f5a:	4463      	add	r3, ip
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d903      	bls.n	8000f68 <__aeabi_ddiv+0x1a8>
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	0249      	lsls	r1, r1, #9
 8000f64:	468c      	mov	ip, r1
 8000f66:	4462      	add	r2, ip
 8000f68:	0c19      	lsrs	r1, r3, #16
 8000f6a:	0424      	lsls	r4, r4, #16
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	0c24      	lsrs	r4, r4, #16
 8000f70:	188a      	adds	r2, r1, r2
 8000f72:	191c      	adds	r4, r3, r4
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d302      	bcc.n	8000f7e <__aeabi_ddiv+0x1be>
 8000f78:	d116      	bne.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7a:	42a7      	cmp	r7, r4
 8000f7c:	d214      	bcs.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7e:	465b      	mov	r3, fp
 8000f80:	9d00      	ldr	r5, [sp, #0]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	444f      	add	r7, r9
 8000f86:	9305      	str	r3, [sp, #20]
 8000f88:	454f      	cmp	r7, r9
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	46ac      	mov	ip, r5
 8000f8e:	425b      	negs	r3, r3
 8000f90:	4463      	add	r3, ip
 8000f92:	18c0      	adds	r0, r0, r3
 8000f94:	4285      	cmp	r5, r0
 8000f96:	d300      	bcc.n	8000f9a <__aeabi_ddiv+0x1da>
 8000f98:	e1a1      	b.n	80012de <__aeabi_ddiv+0x51e>
 8000f9a:	4282      	cmp	r2, r0
 8000f9c:	d900      	bls.n	8000fa0 <__aeabi_ddiv+0x1e0>
 8000f9e:	e1f6      	b.n	800138e <__aeabi_ddiv+0x5ce>
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_ddiv+0x1e4>
 8000fa2:	e1f1      	b.n	8001388 <__aeabi_ddiv+0x5c8>
 8000fa4:	9b05      	ldr	r3, [sp, #20]
 8000fa6:	469b      	mov	fp, r3
 8000fa8:	1b3c      	subs	r4, r7, r4
 8000faa:	42a7      	cmp	r7, r4
 8000fac:	41bf      	sbcs	r7, r7
 8000fae:	9d00      	ldr	r5, [sp, #0]
 8000fb0:	1a80      	subs	r0, r0, r2
 8000fb2:	427f      	negs	r7, r7
 8000fb4:	1bc0      	subs	r0, r0, r7
 8000fb6:	4285      	cmp	r5, r0
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_ddiv+0x1fc>
 8000fba:	e1d0      	b.n	800135e <__aeabi_ddiv+0x59e>
 8000fbc:	9902      	ldr	r1, [sp, #8]
 8000fbe:	f7ff f945 	bl	800024c <__aeabi_uidivmod>
 8000fc2:	9a03      	ldr	r2, [sp, #12]
 8000fc4:	040b      	lsls	r3, r1, #16
 8000fc6:	4342      	muls	r2, r0
 8000fc8:	0c21      	lsrs	r1, r4, #16
 8000fca:	0007      	movs	r7, r0
 8000fcc:	4319      	orrs	r1, r3
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x214>
 8000fd2:	e178      	b.n	80012c6 <__aeabi_ddiv+0x506>
 8000fd4:	1a88      	subs	r0, r1, r2
 8000fd6:	9902      	ldr	r1, [sp, #8]
 8000fd8:	f7ff f938 	bl	800024c <__aeabi_uidivmod>
 8000fdc:	9a03      	ldr	r2, [sp, #12]
 8000fde:	0424      	lsls	r4, r4, #16
 8000fe0:	4342      	muls	r2, r0
 8000fe2:	0409      	lsls	r1, r1, #16
 8000fe4:	0c24      	lsrs	r4, r4, #16
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	430c      	orrs	r4, r1
 8000fea:	42a2      	cmp	r2, r4
 8000fec:	d900      	bls.n	8000ff0 <__aeabi_ddiv+0x230>
 8000fee:	e15d      	b.n	80012ac <__aeabi_ddiv+0x4ec>
 8000ff0:	4641      	mov	r1, r8
 8000ff2:	1aa4      	subs	r4, r4, r2
 8000ff4:	043a      	lsls	r2, r7, #16
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	9d04      	ldr	r5, [sp, #16]
 8000ffa:	0413      	lsls	r3, r2, #16
 8000ffc:	0c1b      	lsrs	r3, r3, #16
 8000ffe:	4359      	muls	r1, r3
 8001000:	4647      	mov	r7, r8
 8001002:	436b      	muls	r3, r5
 8001004:	469c      	mov	ip, r3
 8001006:	0c10      	lsrs	r0, r2, #16
 8001008:	4347      	muls	r7, r0
 800100a:	0c0b      	lsrs	r3, r1, #16
 800100c:	44bc      	add	ip, r7
 800100e:	4463      	add	r3, ip
 8001010:	4368      	muls	r0, r5
 8001012:	429f      	cmp	r7, r3
 8001014:	d903      	bls.n	800101e <__aeabi_ddiv+0x25e>
 8001016:	2580      	movs	r5, #128	@ 0x80
 8001018:	026d      	lsls	r5, r5, #9
 800101a:	46ac      	mov	ip, r5
 800101c:	4460      	add	r0, ip
 800101e:	0c1f      	lsrs	r7, r3, #16
 8001020:	0409      	lsls	r1, r1, #16
 8001022:	041b      	lsls	r3, r3, #16
 8001024:	0c09      	lsrs	r1, r1, #16
 8001026:	183f      	adds	r7, r7, r0
 8001028:	185b      	adds	r3, r3, r1
 800102a:	42bc      	cmp	r4, r7
 800102c:	d200      	bcs.n	8001030 <__aeabi_ddiv+0x270>
 800102e:	e102      	b.n	8001236 <__aeabi_ddiv+0x476>
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x274>
 8001032:	e0fd      	b.n	8001230 <__aeabi_ddiv+0x470>
 8001034:	2301      	movs	r3, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <__aeabi_ddiv+0x388>)
 800103a:	4453      	add	r3, sl
 800103c:	2b00      	cmp	r3, #0
 800103e:	dc00      	bgt.n	8001042 <__aeabi_ddiv+0x282>
 8001040:	e0ae      	b.n	80011a0 <__aeabi_ddiv+0x3e0>
 8001042:	0751      	lsls	r1, r2, #29
 8001044:	d000      	beq.n	8001048 <__aeabi_ddiv+0x288>
 8001046:	e198      	b.n	800137a <__aeabi_ddiv+0x5ba>
 8001048:	4659      	mov	r1, fp
 800104a:	01c9      	lsls	r1, r1, #7
 800104c:	d506      	bpl.n	800105c <__aeabi_ddiv+0x29c>
 800104e:	4659      	mov	r1, fp
 8001050:	4b3e      	ldr	r3, [pc, #248]	@ (800114c <__aeabi_ddiv+0x38c>)
 8001052:	4019      	ands	r1, r3
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	468b      	mov	fp, r1
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4453      	add	r3, sl
 800105c:	493c      	ldr	r1, [pc, #240]	@ (8001150 <__aeabi_ddiv+0x390>)
 800105e:	428b      	cmp	r3, r1
 8001060:	dd00      	ble.n	8001064 <__aeabi_ddiv+0x2a4>
 8001062:	e71a      	b.n	8000e9a <__aeabi_ddiv+0xda>
 8001064:	4659      	mov	r1, fp
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	0749      	lsls	r1, r1, #29
 800106a:	4311      	orrs	r1, r2
 800106c:	465a      	mov	r2, fp
 800106e:	055b      	lsls	r3, r3, #21
 8001070:	0254      	lsls	r4, r2, #9
 8001072:	4688      	mov	r8, r1
 8001074:	0b24      	lsrs	r4, r4, #12
 8001076:	0d5b      	lsrs	r3, r3, #21
 8001078:	e702      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800107a:	465a      	mov	r2, fp
 800107c:	9b00      	ldr	r3, [sp, #0]
 800107e:	431a      	orrs	r2, r3
 8001080:	d100      	bne.n	8001084 <__aeabi_ddiv+0x2c4>
 8001082:	e07e      	b.n	8001182 <__aeabi_ddiv+0x3c2>
 8001084:	465b      	mov	r3, fp
 8001086:	2b00      	cmp	r3, #0
 8001088:	d100      	bne.n	800108c <__aeabi_ddiv+0x2cc>
 800108a:	e100      	b.n	800128e <__aeabi_ddiv+0x4ce>
 800108c:	4658      	mov	r0, fp
 800108e:	f7ff fa0b 	bl	80004a8 <__clzsi2>
 8001092:	0002      	movs	r2, r0
 8001094:	0003      	movs	r3, r0
 8001096:	3a0b      	subs	r2, #11
 8001098:	271d      	movs	r7, #29
 800109a:	9e00      	ldr	r6, [sp, #0]
 800109c:	1aba      	subs	r2, r7, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	4658      	mov	r0, fp
 80010a2:	40d6      	lsrs	r6, r2
 80010a4:	3908      	subs	r1, #8
 80010a6:	4088      	lsls	r0, r1
 80010a8:	0032      	movs	r2, r6
 80010aa:	4302      	orrs	r2, r0
 80010ac:	4693      	mov	fp, r2
 80010ae:	9a00      	ldr	r2, [sp, #0]
 80010b0:	408a      	lsls	r2, r1
 80010b2:	4928      	ldr	r1, [pc, #160]	@ (8001154 <__aeabi_ddiv+0x394>)
 80010b4:	4453      	add	r3, sl
 80010b6:	468a      	mov	sl, r1
 80010b8:	449a      	add	sl, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	e6c8      	b.n	8000e50 <__aeabi_ddiv+0x90>
 80010be:	465b      	mov	r3, fp
 80010c0:	4303      	orrs	r3, r0
 80010c2:	4699      	mov	r9, r3
 80010c4:	d056      	beq.n	8001174 <__aeabi_ddiv+0x3b4>
 80010c6:	465b      	mov	r3, fp
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x30e>
 80010cc:	e0cd      	b.n	800126a <__aeabi_ddiv+0x4aa>
 80010ce:	4658      	mov	r0, fp
 80010d0:	f7ff f9ea 	bl	80004a8 <__clzsi2>
 80010d4:	230b      	movs	r3, #11
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	0002      	movs	r2, r0
 80010dc:	4484      	add	ip, r0
 80010de:	4666      	mov	r6, ip
 80010e0:	231d      	movs	r3, #29
 80010e2:	1b9b      	subs	r3, r3, r6
 80010e4:	0026      	movs	r6, r4
 80010e6:	0011      	movs	r1, r2
 80010e8:	4658      	mov	r0, fp
 80010ea:	40de      	lsrs	r6, r3
 80010ec:	3908      	subs	r1, #8
 80010ee:	4088      	lsls	r0, r1
 80010f0:	0033      	movs	r3, r6
 80010f2:	4303      	orrs	r3, r0
 80010f4:	4699      	mov	r9, r3
 80010f6:	0023      	movs	r3, r4
 80010f8:	408b      	lsls	r3, r1
 80010fa:	4698      	mov	r8, r3
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <__aeabi_ddiv+0x398>)
 80010fe:	2400      	movs	r4, #0
 8001100:	1a9b      	subs	r3, r3, r2
 8001102:	469a      	mov	sl, r3
 8001104:	2300      	movs	r3, #0
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	e682      	b.n	8000e10 <__aeabi_ddiv+0x50>
 800110a:	465a      	mov	r2, fp
 800110c:	4302      	orrs	r2, r0
 800110e:	4691      	mov	r9, r2
 8001110:	d12a      	bne.n	8001168 <__aeabi_ddiv+0x3a8>
 8001112:	2200      	movs	r2, #0
 8001114:	469a      	mov	sl, r3
 8001116:	2302      	movs	r3, #2
 8001118:	4690      	mov	r8, r2
 800111a:	2408      	movs	r4, #8
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	e677      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001120:	465a      	mov	r2, fp
 8001122:	9b00      	ldr	r3, [sp, #0]
 8001124:	431a      	orrs	r2, r3
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <__aeabi_ddiv+0x39c>)
 8001128:	469c      	mov	ip, r3
 800112a:	44e2      	add	sl, ip
 800112c:	2a00      	cmp	r2, #0
 800112e:	d117      	bne.n	8001160 <__aeabi_ddiv+0x3a0>
 8001130:	2302      	movs	r3, #2
 8001132:	431c      	orrs	r4, r3
 8001134:	2300      	movs	r3, #0
 8001136:	469b      	mov	fp, r3
 8001138:	3302      	adds	r3, #2
 800113a:	e689      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800113c:	000007ff 	.word	0x000007ff
 8001140:	fffffc01 	.word	0xfffffc01
 8001144:	0800e9c0 	.word	0x0800e9c0
 8001148:	000003ff 	.word	0x000003ff
 800114c:	feffffff 	.word	0xfeffffff
 8001150:	000007fe 	.word	0x000007fe
 8001154:	000003f3 	.word	0x000003f3
 8001158:	fffffc0d 	.word	0xfffffc0d
 800115c:	fffff801 	.word	0xfffff801
 8001160:	2303      	movs	r3, #3
 8001162:	0032      	movs	r2, r6
 8001164:	431c      	orrs	r4, r3
 8001166:	e673      	b.n	8000e50 <__aeabi_ddiv+0x90>
 8001168:	469a      	mov	sl, r3
 800116a:	2303      	movs	r3, #3
 800116c:	46d9      	mov	r9, fp
 800116e:	240c      	movs	r4, #12
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	e64d      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001174:	2300      	movs	r3, #0
 8001176:	4698      	mov	r8, r3
 8001178:	469a      	mov	sl, r3
 800117a:	3301      	adds	r3, #1
 800117c:	2404      	movs	r4, #4
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	e646      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001182:	2301      	movs	r3, #1
 8001184:	431c      	orrs	r4, r3
 8001186:	2300      	movs	r3, #0
 8001188:	469b      	mov	fp, r3
 800118a:	3301      	adds	r3, #1
 800118c:	e660      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800118e:	2300      	movs	r3, #0
 8001190:	2480      	movs	r4, #128	@ 0x80
 8001192:	4698      	mov	r8, r3
 8001194:	2600      	movs	r6, #0
 8001196:	4b92      	ldr	r3, [pc, #584]	@ (80013e0 <__aeabi_ddiv+0x620>)
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	e671      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800119c:	2201      	movs	r2, #1
 800119e:	4252      	negs	r2, r2
 80011a0:	2101      	movs	r1, #1
 80011a2:	1ac9      	subs	r1, r1, r3
 80011a4:	2938      	cmp	r1, #56	@ 0x38
 80011a6:	dd00      	ble.n	80011aa <__aeabi_ddiv+0x3ea>
 80011a8:	e666      	b.n	8000e78 <__aeabi_ddiv+0xb8>
 80011aa:	291f      	cmp	r1, #31
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_ddiv+0x3f0>
 80011ae:	e0ab      	b.n	8001308 <__aeabi_ddiv+0x548>
 80011b0:	201f      	movs	r0, #31
 80011b2:	4240      	negs	r0, r0
 80011b4:	1ac3      	subs	r3, r0, r3
 80011b6:	4658      	mov	r0, fp
 80011b8:	40d8      	lsrs	r0, r3
 80011ba:	0003      	movs	r3, r0
 80011bc:	2920      	cmp	r1, #32
 80011be:	d004      	beq.n	80011ca <__aeabi_ddiv+0x40a>
 80011c0:	4658      	mov	r0, fp
 80011c2:	4988      	ldr	r1, [pc, #544]	@ (80013e4 <__aeabi_ddiv+0x624>)
 80011c4:	4451      	add	r1, sl
 80011c6:	4088      	lsls	r0, r1
 80011c8:	4302      	orrs	r2, r0
 80011ca:	1e51      	subs	r1, r2, #1
 80011cc:	418a      	sbcs	r2, r1
 80011ce:	431a      	orrs	r2, r3
 80011d0:	2307      	movs	r3, #7
 80011d2:	0019      	movs	r1, r3
 80011d4:	2400      	movs	r4, #0
 80011d6:	4011      	ands	r1, r2
 80011d8:	4213      	tst	r3, r2
 80011da:	d00c      	beq.n	80011f6 <__aeabi_ddiv+0x436>
 80011dc:	230f      	movs	r3, #15
 80011de:	4013      	ands	r3, r2
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x426>
 80011e4:	e0f9      	b.n	80013da <__aeabi_ddiv+0x61a>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	419b      	sbcs	r3, r3
 80011ec:	000a      	movs	r2, r1
 80011ee:	425b      	negs	r3, r3
 80011f0:	0759      	lsls	r1, r3, #29
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	0b1c      	lsrs	r4, r3, #12
 80011f6:	08d2      	lsrs	r2, r2, #3
 80011f8:	430a      	orrs	r2, r1
 80011fa:	4690      	mov	r8, r2
 80011fc:	2300      	movs	r3, #0
 80011fe:	e63f      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001200:	2480      	movs	r4, #128	@ 0x80
 8001202:	464b      	mov	r3, r9
 8001204:	0324      	lsls	r4, r4, #12
 8001206:	4223      	tst	r3, r4
 8001208:	d009      	beq.n	800121e <__aeabi_ddiv+0x45e>
 800120a:	465b      	mov	r3, fp
 800120c:	4223      	tst	r3, r4
 800120e:	d106      	bne.n	800121e <__aeabi_ddiv+0x45e>
 8001210:	431c      	orrs	r4, r3
 8001212:	0324      	lsls	r4, r4, #12
 8001214:	002e      	movs	r6, r5
 8001216:	4690      	mov	r8, r2
 8001218:	4b71      	ldr	r3, [pc, #452]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800121a:	0b24      	lsrs	r4, r4, #12
 800121c:	e630      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800121e:	2480      	movs	r4, #128	@ 0x80
 8001220:	464b      	mov	r3, r9
 8001222:	0324      	lsls	r4, r4, #12
 8001224:	431c      	orrs	r4, r3
 8001226:	0324      	lsls	r4, r4, #12
 8001228:	9e02      	ldr	r6, [sp, #8]
 800122a:	4b6d      	ldr	r3, [pc, #436]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800122c:	0b24      	lsrs	r4, r4, #12
 800122e:	e627      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001230:	2b00      	cmp	r3, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x476>
 8001234:	e700      	b.n	8001038 <__aeabi_ddiv+0x278>
 8001236:	9800      	ldr	r0, [sp, #0]
 8001238:	1e51      	subs	r1, r2, #1
 800123a:	4684      	mov	ip, r0
 800123c:	4464      	add	r4, ip
 800123e:	4284      	cmp	r4, r0
 8001240:	d200      	bcs.n	8001244 <__aeabi_ddiv+0x484>
 8001242:	e084      	b.n	800134e <__aeabi_ddiv+0x58e>
 8001244:	42bc      	cmp	r4, r7
 8001246:	d200      	bcs.n	800124a <__aeabi_ddiv+0x48a>
 8001248:	e0ae      	b.n	80013a8 <__aeabi_ddiv+0x5e8>
 800124a:	d100      	bne.n	800124e <__aeabi_ddiv+0x48e>
 800124c:	e0c1      	b.n	80013d2 <__aeabi_ddiv+0x612>
 800124e:	000a      	movs	r2, r1
 8001250:	e6f0      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001252:	4542      	cmp	r2, r8
 8001254:	d900      	bls.n	8001258 <__aeabi_ddiv+0x498>
 8001256:	e62c      	b.n	8000eb2 <__aeabi_ddiv+0xf2>
 8001258:	464b      	mov	r3, r9
 800125a:	07dc      	lsls	r4, r3, #31
 800125c:	0858      	lsrs	r0, r3, #1
 800125e:	4643      	mov	r3, r8
 8001260:	085b      	lsrs	r3, r3, #1
 8001262:	431c      	orrs	r4, r3
 8001264:	4643      	mov	r3, r8
 8001266:	07df      	lsls	r7, r3, #31
 8001268:	e62a      	b.n	8000ec0 <__aeabi_ddiv+0x100>
 800126a:	f7ff f91d 	bl	80004a8 <__clzsi2>
 800126e:	2315      	movs	r3, #21
 8001270:	469c      	mov	ip, r3
 8001272:	4484      	add	ip, r0
 8001274:	0002      	movs	r2, r0
 8001276:	4663      	mov	r3, ip
 8001278:	3220      	adds	r2, #32
 800127a:	2b1c      	cmp	r3, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x4c0>
 800127e:	e72e      	b.n	80010de <__aeabi_ddiv+0x31e>
 8001280:	0023      	movs	r3, r4
 8001282:	3808      	subs	r0, #8
 8001284:	4083      	lsls	r3, r0
 8001286:	4699      	mov	r9, r3
 8001288:	2300      	movs	r3, #0
 800128a:	4698      	mov	r8, r3
 800128c:	e736      	b.n	80010fc <__aeabi_ddiv+0x33c>
 800128e:	f7ff f90b 	bl	80004a8 <__clzsi2>
 8001292:	0002      	movs	r2, r0
 8001294:	0003      	movs	r3, r0
 8001296:	3215      	adds	r2, #21
 8001298:	3320      	adds	r3, #32
 800129a:	2a1c      	cmp	r2, #28
 800129c:	dc00      	bgt.n	80012a0 <__aeabi_ddiv+0x4e0>
 800129e:	e6fb      	b.n	8001098 <__aeabi_ddiv+0x2d8>
 80012a0:	9900      	ldr	r1, [sp, #0]
 80012a2:	3808      	subs	r0, #8
 80012a4:	4081      	lsls	r1, r0
 80012a6:	2200      	movs	r2, #0
 80012a8:	468b      	mov	fp, r1
 80012aa:	e702      	b.n	80010b2 <__aeabi_ddiv+0x2f2>
 80012ac:	9900      	ldr	r1, [sp, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	468c      	mov	ip, r1
 80012b2:	4464      	add	r4, ip
 80012b4:	42a1      	cmp	r1, r4
 80012b6:	d900      	bls.n	80012ba <__aeabi_ddiv+0x4fa>
 80012b8:	e69a      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012ba:	42a2      	cmp	r2, r4
 80012bc:	d800      	bhi.n	80012c0 <__aeabi_ddiv+0x500>
 80012be:	e697      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c0:	1e83      	subs	r3, r0, #2
 80012c2:	4464      	add	r4, ip
 80012c4:	e694      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	4461      	add	r1, ip
 80012ca:	3f01      	subs	r7, #1
 80012cc:	428d      	cmp	r5, r1
 80012ce:	d900      	bls.n	80012d2 <__aeabi_ddiv+0x512>
 80012d0:	e680      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d2:	428a      	cmp	r2, r1
 80012d4:	d800      	bhi.n	80012d8 <__aeabi_ddiv+0x518>
 80012d6:	e67d      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d8:	1e87      	subs	r7, r0, #2
 80012da:	4461      	add	r1, ip
 80012dc:	e67a      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012de:	4285      	cmp	r5, r0
 80012e0:	d000      	beq.n	80012e4 <__aeabi_ddiv+0x524>
 80012e2:	e65f      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012e4:	45b9      	cmp	r9, r7
 80012e6:	d900      	bls.n	80012ea <__aeabi_ddiv+0x52a>
 80012e8:	e65c      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012ea:	e656      	b.n	8000f9a <__aeabi_ddiv+0x1da>
 80012ec:	42a2      	cmp	r2, r4
 80012ee:	d800      	bhi.n	80012f2 <__aeabi_ddiv+0x532>
 80012f0:	e61a      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f2:	1e83      	subs	r3, r0, #2
 80012f4:	4464      	add	r4, ip
 80012f6:	e617      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f8:	428a      	cmp	r2, r1
 80012fa:	d800      	bhi.n	80012fe <__aeabi_ddiv+0x53e>
 80012fc:	e600      	b.n	8000f00 <__aeabi_ddiv+0x140>
 80012fe:	46ac      	mov	ip, r5
 8001300:	1e83      	subs	r3, r0, #2
 8001302:	4698      	mov	r8, r3
 8001304:	4461      	add	r1, ip
 8001306:	e5fb      	b.n	8000f00 <__aeabi_ddiv+0x140>
 8001308:	4837      	ldr	r0, [pc, #220]	@ (80013e8 <__aeabi_ddiv+0x628>)
 800130a:	0014      	movs	r4, r2
 800130c:	4450      	add	r0, sl
 800130e:	4082      	lsls	r2, r0
 8001310:	465b      	mov	r3, fp
 8001312:	0017      	movs	r7, r2
 8001314:	4083      	lsls	r3, r0
 8001316:	40cc      	lsrs	r4, r1
 8001318:	1e7a      	subs	r2, r7, #1
 800131a:	4197      	sbcs	r7, r2
 800131c:	4323      	orrs	r3, r4
 800131e:	433b      	orrs	r3, r7
 8001320:	001a      	movs	r2, r3
 8001322:	465b      	mov	r3, fp
 8001324:	40cb      	lsrs	r3, r1
 8001326:	0751      	lsls	r1, r2, #29
 8001328:	d009      	beq.n	800133e <__aeabi_ddiv+0x57e>
 800132a:	210f      	movs	r1, #15
 800132c:	4011      	ands	r1, r2
 800132e:	2904      	cmp	r1, #4
 8001330:	d005      	beq.n	800133e <__aeabi_ddiv+0x57e>
 8001332:	1d11      	adds	r1, r2, #4
 8001334:	4291      	cmp	r1, r2
 8001336:	4192      	sbcs	r2, r2
 8001338:	4252      	negs	r2, r2
 800133a:	189b      	adds	r3, r3, r2
 800133c:	000a      	movs	r2, r1
 800133e:	0219      	lsls	r1, r3, #8
 8001340:	d400      	bmi.n	8001344 <__aeabi_ddiv+0x584>
 8001342:	e755      	b.n	80011f0 <__aeabi_ddiv+0x430>
 8001344:	2200      	movs	r2, #0
 8001346:	2301      	movs	r3, #1
 8001348:	2400      	movs	r4, #0
 800134a:	4690      	mov	r8, r2
 800134c:	e598      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800134e:	000a      	movs	r2, r1
 8001350:	42bc      	cmp	r4, r7
 8001352:	d000      	beq.n	8001356 <__aeabi_ddiv+0x596>
 8001354:	e66e      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001356:	454b      	cmp	r3, r9
 8001358:	d000      	beq.n	800135c <__aeabi_ddiv+0x59c>
 800135a:	e66b      	b.n	8001034 <__aeabi_ddiv+0x274>
 800135c:	e66c      	b.n	8001038 <__aeabi_ddiv+0x278>
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <__aeabi_ddiv+0x62c>)
 8001360:	4a23      	ldr	r2, [pc, #140]	@ (80013f0 <__aeabi_ddiv+0x630>)
 8001362:	4453      	add	r3, sl
 8001364:	4592      	cmp	sl, r2
 8001366:	da00      	bge.n	800136a <__aeabi_ddiv+0x5aa>
 8001368:	e718      	b.n	800119c <__aeabi_ddiv+0x3dc>
 800136a:	2101      	movs	r1, #1
 800136c:	4249      	negs	r1, r1
 800136e:	1d0a      	adds	r2, r1, #4
 8001370:	428a      	cmp	r2, r1
 8001372:	4189      	sbcs	r1, r1
 8001374:	4249      	negs	r1, r1
 8001376:	448b      	add	fp, r1
 8001378:	e666      	b.n	8001048 <__aeabi_ddiv+0x288>
 800137a:	210f      	movs	r1, #15
 800137c:	4011      	ands	r1, r2
 800137e:	2904      	cmp	r1, #4
 8001380:	d100      	bne.n	8001384 <__aeabi_ddiv+0x5c4>
 8001382:	e661      	b.n	8001048 <__aeabi_ddiv+0x288>
 8001384:	0011      	movs	r1, r2
 8001386:	e7f2      	b.n	800136e <__aeabi_ddiv+0x5ae>
 8001388:	42bc      	cmp	r4, r7
 800138a:	d800      	bhi.n	800138e <__aeabi_ddiv+0x5ce>
 800138c:	e60a      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 800138e:	2302      	movs	r3, #2
 8001390:	425b      	negs	r3, r3
 8001392:	469c      	mov	ip, r3
 8001394:	9900      	ldr	r1, [sp, #0]
 8001396:	444f      	add	r7, r9
 8001398:	454f      	cmp	r7, r9
 800139a:	419b      	sbcs	r3, r3
 800139c:	44e3      	add	fp, ip
 800139e:	468c      	mov	ip, r1
 80013a0:	425b      	negs	r3, r3
 80013a2:	4463      	add	r3, ip
 80013a4:	18c0      	adds	r0, r0, r3
 80013a6:	e5ff      	b.n	8000fa8 <__aeabi_ddiv+0x1e8>
 80013a8:	4649      	mov	r1, r9
 80013aa:	9d00      	ldr	r5, [sp, #0]
 80013ac:	0048      	lsls	r0, r1, #1
 80013ae:	4548      	cmp	r0, r9
 80013b0:	4189      	sbcs	r1, r1
 80013b2:	46ac      	mov	ip, r5
 80013b4:	4249      	negs	r1, r1
 80013b6:	4461      	add	r1, ip
 80013b8:	4681      	mov	r9, r0
 80013ba:	3a02      	subs	r2, #2
 80013bc:	1864      	adds	r4, r4, r1
 80013be:	e7c7      	b.n	8001350 <__aeabi_ddiv+0x590>
 80013c0:	2480      	movs	r4, #128	@ 0x80
 80013c2:	465b      	mov	r3, fp
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	431c      	orrs	r4, r3
 80013c8:	0324      	lsls	r4, r4, #12
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__aeabi_ddiv+0x620>)
 80013ce:	0b24      	lsrs	r4, r4, #12
 80013d0:	e556      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 80013d2:	4599      	cmp	r9, r3
 80013d4:	d3e8      	bcc.n	80013a8 <__aeabi_ddiv+0x5e8>
 80013d6:	000a      	movs	r2, r1
 80013d8:	e7bd      	b.n	8001356 <__aeabi_ddiv+0x596>
 80013da:	2300      	movs	r3, #0
 80013dc:	e708      	b.n	80011f0 <__aeabi_ddiv+0x430>
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	0000043e 	.word	0x0000043e
 80013e8:	0000041e 	.word	0x0000041e
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	fffffc02 	.word	0xfffffc02

080013f4 <__eqdf2>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	000d      	movs	r5, r1
 8001402:	0004      	movs	r4, r0
 8001404:	0fe8      	lsrs	r0, r5, #31
 8001406:	4683      	mov	fp, r0
 8001408:	0309      	lsls	r1, r1, #12
 800140a:	0fd8      	lsrs	r0, r3, #31
 800140c:	0b09      	lsrs	r1, r1, #12
 800140e:	4682      	mov	sl, r0
 8001410:	4819      	ldr	r0, [pc, #100]	@ (8001478 <__eqdf2+0x84>)
 8001412:	468c      	mov	ip, r1
 8001414:	031f      	lsls	r7, r3, #12
 8001416:	0069      	lsls	r1, r5, #1
 8001418:	005e      	lsls	r6, r3, #1
 800141a:	0d49      	lsrs	r1, r1, #21
 800141c:	0b3f      	lsrs	r7, r7, #12
 800141e:	0d76      	lsrs	r6, r6, #21
 8001420:	4281      	cmp	r1, r0
 8001422:	d018      	beq.n	8001456 <__eqdf2+0x62>
 8001424:	4286      	cmp	r6, r0
 8001426:	d00f      	beq.n	8001448 <__eqdf2+0x54>
 8001428:	2001      	movs	r0, #1
 800142a:	42b1      	cmp	r1, r6
 800142c:	d10d      	bne.n	800144a <__eqdf2+0x56>
 800142e:	45bc      	cmp	ip, r7
 8001430:	d10b      	bne.n	800144a <__eqdf2+0x56>
 8001432:	4294      	cmp	r4, r2
 8001434:	d109      	bne.n	800144a <__eqdf2+0x56>
 8001436:	45d3      	cmp	fp, sl
 8001438:	d01c      	beq.n	8001474 <__eqdf2+0x80>
 800143a:	2900      	cmp	r1, #0
 800143c:	d105      	bne.n	800144a <__eqdf2+0x56>
 800143e:	4660      	mov	r0, ip
 8001440:	4320      	orrs	r0, r4
 8001442:	1e43      	subs	r3, r0, #1
 8001444:	4198      	sbcs	r0, r3
 8001446:	e000      	b.n	800144a <__eqdf2+0x56>
 8001448:	2001      	movs	r0, #1
 800144a:	bcf0      	pop	{r4, r5, r6, r7}
 800144c:	46bb      	mov	fp, r7
 800144e:	46b2      	mov	sl, r6
 8001450:	46a9      	mov	r9, r5
 8001452:	46a0      	mov	r8, r4
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001456:	2001      	movs	r0, #1
 8001458:	428e      	cmp	r6, r1
 800145a:	d1f6      	bne.n	800144a <__eqdf2+0x56>
 800145c:	4661      	mov	r1, ip
 800145e:	4339      	orrs	r1, r7
 8001460:	000f      	movs	r7, r1
 8001462:	4317      	orrs	r7, r2
 8001464:	4327      	orrs	r7, r4
 8001466:	d1f0      	bne.n	800144a <__eqdf2+0x56>
 8001468:	465b      	mov	r3, fp
 800146a:	4652      	mov	r2, sl
 800146c:	1a98      	subs	r0, r3, r2
 800146e:	1e43      	subs	r3, r0, #1
 8001470:	4198      	sbcs	r0, r3
 8001472:	e7ea      	b.n	800144a <__eqdf2+0x56>
 8001474:	2000      	movs	r0, #0
 8001476:	e7e8      	b.n	800144a <__eqdf2+0x56>
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4657      	mov	r7, sl
 8001480:	464e      	mov	r6, r9
 8001482:	4645      	mov	r5, r8
 8001484:	46de      	mov	lr, fp
 8001486:	b5e0      	push	{r5, r6, r7, lr}
 8001488:	000d      	movs	r5, r1
 800148a:	030f      	lsls	r7, r1, #12
 800148c:	0b39      	lsrs	r1, r7, #12
 800148e:	b083      	sub	sp, #12
 8001490:	0004      	movs	r4, r0
 8001492:	4680      	mov	r8, r0
 8001494:	9101      	str	r1, [sp, #4]
 8001496:	0058      	lsls	r0, r3, #1
 8001498:	0fe9      	lsrs	r1, r5, #31
 800149a:	4f31      	ldr	r7, [pc, #196]	@ (8001560 <__gedf2+0xe4>)
 800149c:	0d40      	lsrs	r0, r0, #21
 800149e:	468c      	mov	ip, r1
 80014a0:	006e      	lsls	r6, r5, #1
 80014a2:	0319      	lsls	r1, r3, #12
 80014a4:	4682      	mov	sl, r0
 80014a6:	4691      	mov	r9, r2
 80014a8:	0d76      	lsrs	r6, r6, #21
 80014aa:	0b09      	lsrs	r1, r1, #12
 80014ac:	0fd8      	lsrs	r0, r3, #31
 80014ae:	42be      	cmp	r6, r7
 80014b0:	d01f      	beq.n	80014f2 <__gedf2+0x76>
 80014b2:	45ba      	cmp	sl, r7
 80014b4:	d00f      	beq.n	80014d6 <__gedf2+0x5a>
 80014b6:	2e00      	cmp	r6, #0
 80014b8:	d12f      	bne.n	800151a <__gedf2+0x9e>
 80014ba:	4655      	mov	r5, sl
 80014bc:	9e01      	ldr	r6, [sp, #4]
 80014be:	4334      	orrs	r4, r6
 80014c0:	2d00      	cmp	r5, #0
 80014c2:	d127      	bne.n	8001514 <__gedf2+0x98>
 80014c4:	430a      	orrs	r2, r1
 80014c6:	d03a      	beq.n	800153e <__gedf2+0xc2>
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d145      	bne.n	8001558 <__gedf2+0xdc>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	d11a      	bne.n	8001506 <__gedf2+0x8a>
 80014d0:	2001      	movs	r0, #1
 80014d2:	4240      	negs	r0, r0
 80014d4:	e017      	b.n	8001506 <__gedf2+0x8a>
 80014d6:	4311      	orrs	r1, r2
 80014d8:	d13b      	bne.n	8001552 <__gedf2+0xd6>
 80014da:	2e00      	cmp	r6, #0
 80014dc:	d102      	bne.n	80014e4 <__gedf2+0x68>
 80014de:	9f01      	ldr	r7, [sp, #4]
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d0f3      	beq.n	80014cc <__gedf2+0x50>
 80014e4:	4584      	cmp	ip, r0
 80014e6:	d109      	bne.n	80014fc <__gedf2+0x80>
 80014e8:	4663      	mov	r3, ip
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <__gedf2+0x54>
 80014ee:	4660      	mov	r0, ip
 80014f0:	e009      	b.n	8001506 <__gedf2+0x8a>
 80014f2:	9f01      	ldr	r7, [sp, #4]
 80014f4:	4327      	orrs	r7, r4
 80014f6:	d12c      	bne.n	8001552 <__gedf2+0xd6>
 80014f8:	45b2      	cmp	sl, r6
 80014fa:	d024      	beq.n	8001546 <__gedf2+0xca>
 80014fc:	4663      	mov	r3, ip
 80014fe:	2002      	movs	r0, #2
 8001500:	3b01      	subs	r3, #1
 8001502:	4018      	ands	r0, r3
 8001504:	3801      	subs	r0, #1
 8001506:	b003      	add	sp, #12
 8001508:	bcf0      	pop	{r4, r5, r6, r7}
 800150a:	46bb      	mov	fp, r7
 800150c:	46b2      	mov	sl, r6
 800150e:	46a9      	mov	r9, r5
 8001510:	46a0      	mov	r8, r4
 8001512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001514:	2c00      	cmp	r4, #0
 8001516:	d0d9      	beq.n	80014cc <__gedf2+0x50>
 8001518:	e7e4      	b.n	80014e4 <__gedf2+0x68>
 800151a:	4654      	mov	r4, sl
 800151c:	2c00      	cmp	r4, #0
 800151e:	d0ed      	beq.n	80014fc <__gedf2+0x80>
 8001520:	4584      	cmp	ip, r0
 8001522:	d1eb      	bne.n	80014fc <__gedf2+0x80>
 8001524:	4556      	cmp	r6, sl
 8001526:	dce9      	bgt.n	80014fc <__gedf2+0x80>
 8001528:	dbde      	blt.n	80014e8 <__gedf2+0x6c>
 800152a:	9b01      	ldr	r3, [sp, #4]
 800152c:	428b      	cmp	r3, r1
 800152e:	d8e5      	bhi.n	80014fc <__gedf2+0x80>
 8001530:	d1da      	bne.n	80014e8 <__gedf2+0x6c>
 8001532:	45c8      	cmp	r8, r9
 8001534:	d8e2      	bhi.n	80014fc <__gedf2+0x80>
 8001536:	2000      	movs	r0, #0
 8001538:	45c8      	cmp	r8, r9
 800153a:	d2e4      	bcs.n	8001506 <__gedf2+0x8a>
 800153c:	e7d4      	b.n	80014e8 <__gedf2+0x6c>
 800153e:	2000      	movs	r0, #0
 8001540:	2c00      	cmp	r4, #0
 8001542:	d0e0      	beq.n	8001506 <__gedf2+0x8a>
 8001544:	e7da      	b.n	80014fc <__gedf2+0x80>
 8001546:	4311      	orrs	r1, r2
 8001548:	d103      	bne.n	8001552 <__gedf2+0xd6>
 800154a:	4584      	cmp	ip, r0
 800154c:	d1d6      	bne.n	80014fc <__gedf2+0x80>
 800154e:	2000      	movs	r0, #0
 8001550:	e7d9      	b.n	8001506 <__gedf2+0x8a>
 8001552:	2002      	movs	r0, #2
 8001554:	4240      	negs	r0, r0
 8001556:	e7d6      	b.n	8001506 <__gedf2+0x8a>
 8001558:	4584      	cmp	ip, r0
 800155a:	d0e6      	beq.n	800152a <__gedf2+0xae>
 800155c:	e7ce      	b.n	80014fc <__gedf2+0x80>
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	000007ff 	.word	0x000007ff

08001564 <__ledf2>:
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	4657      	mov	r7, sl
 8001568:	464e      	mov	r6, r9
 800156a:	4645      	mov	r5, r8
 800156c:	46de      	mov	lr, fp
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	000d      	movs	r5, r1
 8001572:	030f      	lsls	r7, r1, #12
 8001574:	0004      	movs	r4, r0
 8001576:	4680      	mov	r8, r0
 8001578:	0fe8      	lsrs	r0, r5, #31
 800157a:	0b39      	lsrs	r1, r7, #12
 800157c:	4684      	mov	ip, r0
 800157e:	b083      	sub	sp, #12
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	4f30      	ldr	r7, [pc, #192]	@ (8001644 <__ledf2+0xe0>)
 8001584:	0d40      	lsrs	r0, r0, #21
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	031e      	lsls	r6, r3, #12
 800158a:	0069      	lsls	r1, r5, #1
 800158c:	4682      	mov	sl, r0
 800158e:	4691      	mov	r9, r2
 8001590:	0d49      	lsrs	r1, r1, #21
 8001592:	0b36      	lsrs	r6, r6, #12
 8001594:	0fd8      	lsrs	r0, r3, #31
 8001596:	42b9      	cmp	r1, r7
 8001598:	d020      	beq.n	80015dc <__ledf2+0x78>
 800159a:	45ba      	cmp	sl, r7
 800159c:	d00f      	beq.n	80015be <__ledf2+0x5a>
 800159e:	2900      	cmp	r1, #0
 80015a0:	d12b      	bne.n	80015fa <__ledf2+0x96>
 80015a2:	9901      	ldr	r1, [sp, #4]
 80015a4:	430c      	orrs	r4, r1
 80015a6:	4651      	mov	r1, sl
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d137      	bne.n	800161c <__ledf2+0xb8>
 80015ac:	4332      	orrs	r2, r6
 80015ae:	d038      	beq.n	8001622 <__ledf2+0xbe>
 80015b0:	2c00      	cmp	r4, #0
 80015b2:	d144      	bne.n	800163e <__ledf2+0xda>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d119      	bne.n	80015ec <__ledf2+0x88>
 80015b8:	2001      	movs	r0, #1
 80015ba:	4240      	negs	r0, r0
 80015bc:	e016      	b.n	80015ec <__ledf2+0x88>
 80015be:	4316      	orrs	r6, r2
 80015c0:	d113      	bne.n	80015ea <__ledf2+0x86>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d102      	bne.n	80015cc <__ledf2+0x68>
 80015c6:	9f01      	ldr	r7, [sp, #4]
 80015c8:	4327      	orrs	r7, r4
 80015ca:	d0f3      	beq.n	80015b4 <__ledf2+0x50>
 80015cc:	4584      	cmp	ip, r0
 80015ce:	d020      	beq.n	8001612 <__ledf2+0xae>
 80015d0:	4663      	mov	r3, ip
 80015d2:	2002      	movs	r0, #2
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4018      	ands	r0, r3
 80015d8:	3801      	subs	r0, #1
 80015da:	e007      	b.n	80015ec <__ledf2+0x88>
 80015dc:	9f01      	ldr	r7, [sp, #4]
 80015de:	4327      	orrs	r7, r4
 80015e0:	d103      	bne.n	80015ea <__ledf2+0x86>
 80015e2:	458a      	cmp	sl, r1
 80015e4:	d1f4      	bne.n	80015d0 <__ledf2+0x6c>
 80015e6:	4316      	orrs	r6, r2
 80015e8:	d01f      	beq.n	800162a <__ledf2+0xc6>
 80015ea:	2002      	movs	r0, #2
 80015ec:	b003      	add	sp, #12
 80015ee:	bcf0      	pop	{r4, r5, r6, r7}
 80015f0:	46bb      	mov	fp, r7
 80015f2:	46b2      	mov	sl, r6
 80015f4:	46a9      	mov	r9, r5
 80015f6:	46a0      	mov	r8, r4
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fa:	4654      	mov	r4, sl
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d0e7      	beq.n	80015d0 <__ledf2+0x6c>
 8001600:	4584      	cmp	ip, r0
 8001602:	d1e5      	bne.n	80015d0 <__ledf2+0x6c>
 8001604:	4551      	cmp	r1, sl
 8001606:	dce3      	bgt.n	80015d0 <__ledf2+0x6c>
 8001608:	db03      	blt.n	8001612 <__ledf2+0xae>
 800160a:	9b01      	ldr	r3, [sp, #4]
 800160c:	42b3      	cmp	r3, r6
 800160e:	d8df      	bhi.n	80015d0 <__ledf2+0x6c>
 8001610:	d00f      	beq.n	8001632 <__ledf2+0xce>
 8001612:	4663      	mov	r3, ip
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0cf      	beq.n	80015b8 <__ledf2+0x54>
 8001618:	4660      	mov	r0, ip
 800161a:	e7e7      	b.n	80015ec <__ledf2+0x88>
 800161c:	2c00      	cmp	r4, #0
 800161e:	d0c9      	beq.n	80015b4 <__ledf2+0x50>
 8001620:	e7d4      	b.n	80015cc <__ledf2+0x68>
 8001622:	2000      	movs	r0, #0
 8001624:	2c00      	cmp	r4, #0
 8001626:	d0e1      	beq.n	80015ec <__ledf2+0x88>
 8001628:	e7d2      	b.n	80015d0 <__ledf2+0x6c>
 800162a:	4584      	cmp	ip, r0
 800162c:	d1d0      	bne.n	80015d0 <__ledf2+0x6c>
 800162e:	2000      	movs	r0, #0
 8001630:	e7dc      	b.n	80015ec <__ledf2+0x88>
 8001632:	45c8      	cmp	r8, r9
 8001634:	d8cc      	bhi.n	80015d0 <__ledf2+0x6c>
 8001636:	2000      	movs	r0, #0
 8001638:	45c8      	cmp	r8, r9
 800163a:	d2d7      	bcs.n	80015ec <__ledf2+0x88>
 800163c:	e7e9      	b.n	8001612 <__ledf2+0xae>
 800163e:	4584      	cmp	ip, r0
 8001640:	d0e3      	beq.n	800160a <__ledf2+0xa6>
 8001642:	e7c5      	b.n	80015d0 <__ledf2+0x6c>
 8001644:	000007ff 	.word	0x000007ff

08001648 <__aeabi_dmul>:
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	4657      	mov	r7, sl
 800164c:	46de      	mov	lr, fp
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	b5e0      	push	{r5, r6, r7, lr}
 8001654:	001f      	movs	r7, r3
 8001656:	030b      	lsls	r3, r1, #12
 8001658:	0b1b      	lsrs	r3, r3, #12
 800165a:	0016      	movs	r6, r2
 800165c:	469a      	mov	sl, r3
 800165e:	0fca      	lsrs	r2, r1, #31
 8001660:	004b      	lsls	r3, r1, #1
 8001662:	0004      	movs	r4, r0
 8001664:	4693      	mov	fp, r2
 8001666:	b087      	sub	sp, #28
 8001668:	0d5b      	lsrs	r3, r3, #21
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x26>
 800166c:	e0d5      	b.n	800181a <__aeabi_dmul+0x1d2>
 800166e:	4abb      	ldr	r2, [pc, #748]	@ (800195c <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x2e>
 8001674:	e0f8      	b.n	8001868 <__aeabi_dmul+0x220>
 8001676:	4651      	mov	r1, sl
 8001678:	0f42      	lsrs	r2, r0, #29
 800167a:	00c9      	lsls	r1, r1, #3
 800167c:	430a      	orrs	r2, r1
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	4311      	orrs	r1, r2
 8001684:	00c2      	lsls	r2, r0, #3
 8001686:	4691      	mov	r9, r2
 8001688:	4ab5      	ldr	r2, [pc, #724]	@ (8001960 <__aeabi_dmul+0x318>)
 800168a:	468a      	mov	sl, r1
 800168c:	189d      	adds	r5, r3, r2
 800168e:	2300      	movs	r3, #0
 8001690:	4698      	mov	r8, r3
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	033c      	lsls	r4, r7, #12
 8001696:	007b      	lsls	r3, r7, #1
 8001698:	0ffa      	lsrs	r2, r7, #31
 800169a:	0030      	movs	r0, r6
 800169c:	0b24      	lsrs	r4, r4, #12
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x5e>
 80016a4:	e096      	b.n	80017d4 <__aeabi_dmul+0x18c>
 80016a6:	4aad      	ldr	r2, [pc, #692]	@ (800195c <__aeabi_dmul+0x314>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d031      	beq.n	8001710 <__aeabi_dmul+0xc8>
 80016ac:	0f72      	lsrs	r2, r6, #29
 80016ae:	00e4      	lsls	r4, r4, #3
 80016b0:	4322      	orrs	r2, r4
 80016b2:	2480      	movs	r4, #128	@ 0x80
 80016b4:	0424      	lsls	r4, r4, #16
 80016b6:	4314      	orrs	r4, r2
 80016b8:	4aa9      	ldr	r2, [pc, #676]	@ (8001960 <__aeabi_dmul+0x318>)
 80016ba:	00f0      	lsls	r0, r6, #3
 80016bc:	4694      	mov	ip, r2
 80016be:	4463      	add	r3, ip
 80016c0:	195b      	adds	r3, r3, r5
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	4642      	mov	r2, r8
 80016c8:	2600      	movs	r6, #0
 80016ca:	2a0a      	cmp	r2, #10
 80016cc:	dc42      	bgt.n	8001754 <__aeabi_dmul+0x10c>
 80016ce:	465a      	mov	r2, fp
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	404a      	eors	r2, r1
 80016d4:	4693      	mov	fp, r2
 80016d6:	4642      	mov	r2, r8
 80016d8:	2a02      	cmp	r2, #2
 80016da:	dc32      	bgt.n	8001742 <__aeabi_dmul+0xfa>
 80016dc:	3a01      	subs	r2, #1
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d900      	bls.n	80016e4 <__aeabi_dmul+0x9c>
 80016e2:	e149      	b.n	8001978 <__aeabi_dmul+0x330>
 80016e4:	2e02      	cmp	r6, #2
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0xa2>
 80016e8:	e0ca      	b.n	8001880 <__aeabi_dmul+0x238>
 80016ea:	2e01      	cmp	r6, #1
 80016ec:	d13d      	bne.n	800176a <__aeabi_dmul+0x122>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2200      	movs	r2, #0
 80016f4:	0010      	movs	r0, r2
 80016f6:	465a      	mov	r2, fp
 80016f8:	051b      	lsls	r3, r3, #20
 80016fa:	4323      	orrs	r3, r4
 80016fc:	07d2      	lsls	r2, r2, #31
 80016fe:	4313      	orrs	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	b007      	add	sp, #28
 8001704:	bcf0      	pop	{r4, r5, r6, r7}
 8001706:	46bb      	mov	fp, r7
 8001708:	46b2      	mov	sl, r6
 800170a:	46a9      	mov	r9, r5
 800170c:	46a0      	mov	r8, r4
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	4b92      	ldr	r3, [pc, #584]	@ (800195c <__aeabi_dmul+0x314>)
 8001712:	4326      	orrs	r6, r4
 8001714:	18eb      	adds	r3, r5, r3
 8001716:	2e00      	cmp	r6, #0
 8001718:	d100      	bne.n	800171c <__aeabi_dmul+0xd4>
 800171a:	e0bb      	b.n	8001894 <__aeabi_dmul+0x24c>
 800171c:	2203      	movs	r2, #3
 800171e:	4641      	mov	r1, r8
 8001720:	4311      	orrs	r1, r2
 8001722:	465a      	mov	r2, fp
 8001724:	4688      	mov	r8, r1
 8001726:	9900      	ldr	r1, [sp, #0]
 8001728:	404a      	eors	r2, r1
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	0109      	lsls	r1, r1, #4
 800172e:	468c      	mov	ip, r1
 8001730:	0029      	movs	r1, r5
 8001732:	4461      	add	r1, ip
 8001734:	9101      	str	r1, [sp, #4]
 8001736:	4641      	mov	r1, r8
 8001738:	290a      	cmp	r1, #10
 800173a:	dd00      	ble.n	800173e <__aeabi_dmul+0xf6>
 800173c:	e233      	b.n	8001ba6 <__aeabi_dmul+0x55e>
 800173e:	4693      	mov	fp, r2
 8001740:	2603      	movs	r6, #3
 8001742:	4642      	mov	r2, r8
 8001744:	2701      	movs	r7, #1
 8001746:	4097      	lsls	r7, r2
 8001748:	21a6      	movs	r1, #166	@ 0xa6
 800174a:	003a      	movs	r2, r7
 800174c:	00c9      	lsls	r1, r1, #3
 800174e:	400a      	ands	r2, r1
 8001750:	420f      	tst	r7, r1
 8001752:	d031      	beq.n	80017b8 <__aeabi_dmul+0x170>
 8001754:	9e02      	ldr	r6, [sp, #8]
 8001756:	2e02      	cmp	r6, #2
 8001758:	d100      	bne.n	800175c <__aeabi_dmul+0x114>
 800175a:	e235      	b.n	8001bc8 <__aeabi_dmul+0x580>
 800175c:	2e03      	cmp	r6, #3
 800175e:	d100      	bne.n	8001762 <__aeabi_dmul+0x11a>
 8001760:	e1d2      	b.n	8001b08 <__aeabi_dmul+0x4c0>
 8001762:	4654      	mov	r4, sl
 8001764:	4648      	mov	r0, r9
 8001766:	2e01      	cmp	r6, #1
 8001768:	d0c1      	beq.n	80016ee <__aeabi_dmul+0xa6>
 800176a:	9a01      	ldr	r2, [sp, #4]
 800176c:	4b7d      	ldr	r3, [pc, #500]	@ (8001964 <__aeabi_dmul+0x31c>)
 800176e:	4694      	mov	ip, r2
 8001770:	4463      	add	r3, ip
 8001772:	2b00      	cmp	r3, #0
 8001774:	dc00      	bgt.n	8001778 <__aeabi_dmul+0x130>
 8001776:	e0c0      	b.n	80018fa <__aeabi_dmul+0x2b2>
 8001778:	0742      	lsls	r2, r0, #29
 800177a:	d009      	beq.n	8001790 <__aeabi_dmul+0x148>
 800177c:	220f      	movs	r2, #15
 800177e:	4002      	ands	r2, r0
 8001780:	2a04      	cmp	r2, #4
 8001782:	d005      	beq.n	8001790 <__aeabi_dmul+0x148>
 8001784:	1d02      	adds	r2, r0, #4
 8001786:	4282      	cmp	r2, r0
 8001788:	4180      	sbcs	r0, r0
 800178a:	4240      	negs	r0, r0
 800178c:	1824      	adds	r4, r4, r0
 800178e:	0010      	movs	r0, r2
 8001790:	01e2      	lsls	r2, r4, #7
 8001792:	d506      	bpl.n	80017a2 <__aeabi_dmul+0x15a>
 8001794:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <__aeabi_dmul+0x320>)
 8001796:	9a01      	ldr	r2, [sp, #4]
 8001798:	401c      	ands	r4, r3
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4694      	mov	ip, r2
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4463      	add	r3, ip
 80017a2:	4a72      	ldr	r2, [pc, #456]	@ (800196c <__aeabi_dmul+0x324>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	dc6b      	bgt.n	8001880 <__aeabi_dmul+0x238>
 80017a8:	0762      	lsls	r2, r4, #29
 80017aa:	08c0      	lsrs	r0, r0, #3
 80017ac:	0264      	lsls	r4, r4, #9
 80017ae:	055b      	lsls	r3, r3, #21
 80017b0:	4302      	orrs	r2, r0
 80017b2:	0b24      	lsrs	r4, r4, #12
 80017b4:	0d5b      	lsrs	r3, r3, #21
 80017b6:	e79d      	b.n	80016f4 <__aeabi_dmul+0xac>
 80017b8:	2190      	movs	r1, #144	@ 0x90
 80017ba:	0089      	lsls	r1, r1, #2
 80017bc:	420f      	tst	r7, r1
 80017be:	d163      	bne.n	8001888 <__aeabi_dmul+0x240>
 80017c0:	2288      	movs	r2, #136	@ 0x88
 80017c2:	423a      	tst	r2, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dmul+0x180>
 80017c6:	e0d7      	b.n	8001978 <__aeabi_dmul+0x330>
 80017c8:	9b00      	ldr	r3, [sp, #0]
 80017ca:	46a2      	mov	sl, r4
 80017cc:	469b      	mov	fp, r3
 80017ce:	4681      	mov	r9, r0
 80017d0:	9602      	str	r6, [sp, #8]
 80017d2:	e7bf      	b.n	8001754 <__aeabi_dmul+0x10c>
 80017d4:	0023      	movs	r3, r4
 80017d6:	4333      	orrs	r3, r6
 80017d8:	d100      	bne.n	80017dc <__aeabi_dmul+0x194>
 80017da:	e07f      	b.n	80018dc <__aeabi_dmul+0x294>
 80017dc:	2c00      	cmp	r4, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x19a>
 80017e0:	e1ad      	b.n	8001b3e <__aeabi_dmul+0x4f6>
 80017e2:	0020      	movs	r0, r4
 80017e4:	f7fe fe60 	bl	80004a8 <__clzsi2>
 80017e8:	0002      	movs	r2, r0
 80017ea:	0003      	movs	r3, r0
 80017ec:	3a0b      	subs	r2, #11
 80017ee:	201d      	movs	r0, #29
 80017f0:	0019      	movs	r1, r3
 80017f2:	1a82      	subs	r2, r0, r2
 80017f4:	0030      	movs	r0, r6
 80017f6:	3908      	subs	r1, #8
 80017f8:	40d0      	lsrs	r0, r2
 80017fa:	408c      	lsls	r4, r1
 80017fc:	4304      	orrs	r4, r0
 80017fe:	0030      	movs	r0, r6
 8001800:	4088      	lsls	r0, r1
 8001802:	4a5b      	ldr	r2, [pc, #364]	@ (8001970 <__aeabi_dmul+0x328>)
 8001804:	1aeb      	subs	r3, r5, r3
 8001806:	4694      	mov	ip, r2
 8001808:	4463      	add	r3, ip
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	4642      	mov	r2, r8
 8001810:	2600      	movs	r6, #0
 8001812:	2a0a      	cmp	r2, #10
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dmul+0x1d0>
 8001816:	e75a      	b.n	80016ce <__aeabi_dmul+0x86>
 8001818:	e79c      	b.n	8001754 <__aeabi_dmul+0x10c>
 800181a:	4653      	mov	r3, sl
 800181c:	4303      	orrs	r3, r0
 800181e:	4699      	mov	r9, r3
 8001820:	d054      	beq.n	80018cc <__aeabi_dmul+0x284>
 8001822:	4653      	mov	r3, sl
 8001824:	2b00      	cmp	r3, #0
 8001826:	d100      	bne.n	800182a <__aeabi_dmul+0x1e2>
 8001828:	e177      	b.n	8001b1a <__aeabi_dmul+0x4d2>
 800182a:	4650      	mov	r0, sl
 800182c:	f7fe fe3c 	bl	80004a8 <__clzsi2>
 8001830:	230b      	movs	r3, #11
 8001832:	425b      	negs	r3, r3
 8001834:	469c      	mov	ip, r3
 8001836:	0002      	movs	r2, r0
 8001838:	4484      	add	ip, r0
 800183a:	0011      	movs	r1, r2
 800183c:	4650      	mov	r0, sl
 800183e:	3908      	subs	r1, #8
 8001840:	4088      	lsls	r0, r1
 8001842:	231d      	movs	r3, #29
 8001844:	4680      	mov	r8, r0
 8001846:	4660      	mov	r0, ip
 8001848:	1a1b      	subs	r3, r3, r0
 800184a:	0020      	movs	r0, r4
 800184c:	40d8      	lsrs	r0, r3
 800184e:	0003      	movs	r3, r0
 8001850:	4640      	mov	r0, r8
 8001852:	4303      	orrs	r3, r0
 8001854:	469a      	mov	sl, r3
 8001856:	0023      	movs	r3, r4
 8001858:	408b      	lsls	r3, r1
 800185a:	4699      	mov	r9, r3
 800185c:	2300      	movs	r3, #0
 800185e:	4d44      	ldr	r5, [pc, #272]	@ (8001970 <__aeabi_dmul+0x328>)
 8001860:	4698      	mov	r8, r3
 8001862:	1aad      	subs	r5, r5, r2
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	e715      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001868:	4652      	mov	r2, sl
 800186a:	4302      	orrs	r2, r0
 800186c:	4691      	mov	r9, r2
 800186e:	d126      	bne.n	80018be <__aeabi_dmul+0x276>
 8001870:	2200      	movs	r2, #0
 8001872:	001d      	movs	r5, r3
 8001874:	2302      	movs	r3, #2
 8001876:	4692      	mov	sl, r2
 8001878:	3208      	adds	r2, #8
 800187a:	4690      	mov	r8, r2
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	e709      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001880:	2400      	movs	r4, #0
 8001882:	2200      	movs	r2, #0
 8001884:	4b35      	ldr	r3, [pc, #212]	@ (800195c <__aeabi_dmul+0x314>)
 8001886:	e735      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001888:	2300      	movs	r3, #0
 800188a:	2480      	movs	r4, #128	@ 0x80
 800188c:	469b      	mov	fp, r3
 800188e:	0324      	lsls	r4, r4, #12
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <__aeabi_dmul+0x314>)
 8001892:	e72f      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001894:	2202      	movs	r2, #2
 8001896:	4641      	mov	r1, r8
 8001898:	4311      	orrs	r1, r2
 800189a:	2280      	movs	r2, #128	@ 0x80
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	4694      	mov	ip, r2
 80018a0:	002a      	movs	r2, r5
 80018a2:	4462      	add	r2, ip
 80018a4:	4688      	mov	r8, r1
 80018a6:	9201      	str	r2, [sp, #4]
 80018a8:	290a      	cmp	r1, #10
 80018aa:	dd00      	ble.n	80018ae <__aeabi_dmul+0x266>
 80018ac:	e752      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018ae:	465a      	mov	r2, fp
 80018b0:	2000      	movs	r0, #0
 80018b2:	9900      	ldr	r1, [sp, #0]
 80018b4:	0004      	movs	r4, r0
 80018b6:	404a      	eors	r2, r1
 80018b8:	4693      	mov	fp, r2
 80018ba:	2602      	movs	r6, #2
 80018bc:	e70b      	b.n	80016d6 <__aeabi_dmul+0x8e>
 80018be:	220c      	movs	r2, #12
 80018c0:	001d      	movs	r5, r3
 80018c2:	2303      	movs	r3, #3
 80018c4:	4681      	mov	r9, r0
 80018c6:	4690      	mov	r8, r2
 80018c8:	9302      	str	r3, [sp, #8]
 80018ca:	e6e3      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018cc:	2300      	movs	r3, #0
 80018ce:	469a      	mov	sl, r3
 80018d0:	3304      	adds	r3, #4
 80018d2:	4698      	mov	r8, r3
 80018d4:	3b03      	subs	r3, #3
 80018d6:	2500      	movs	r5, #0
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	e6db      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018dc:	4642      	mov	r2, r8
 80018de:	3301      	adds	r3, #1
 80018e0:	431a      	orrs	r2, r3
 80018e2:	002b      	movs	r3, r5
 80018e4:	4690      	mov	r8, r2
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	9201      	str	r2, [sp, #4]
 80018ea:	4642      	mov	r2, r8
 80018ec:	2400      	movs	r4, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	2601      	movs	r6, #1
 80018f2:	2a0a      	cmp	r2, #10
 80018f4:	dc00      	bgt.n	80018f8 <__aeabi_dmul+0x2b0>
 80018f6:	e6ea      	b.n	80016ce <__aeabi_dmul+0x86>
 80018f8:	e72c      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018fa:	2201      	movs	r2, #1
 80018fc:	1ad2      	subs	r2, r2, r3
 80018fe:	2a38      	cmp	r2, #56	@ 0x38
 8001900:	dd00      	ble.n	8001904 <__aeabi_dmul+0x2bc>
 8001902:	e6f4      	b.n	80016ee <__aeabi_dmul+0xa6>
 8001904:	2a1f      	cmp	r2, #31
 8001906:	dc00      	bgt.n	800190a <__aeabi_dmul+0x2c2>
 8001908:	e12a      	b.n	8001b60 <__aeabi_dmul+0x518>
 800190a:	211f      	movs	r1, #31
 800190c:	4249      	negs	r1, r1
 800190e:	1acb      	subs	r3, r1, r3
 8001910:	0021      	movs	r1, r4
 8001912:	40d9      	lsrs	r1, r3
 8001914:	000b      	movs	r3, r1
 8001916:	2a20      	cmp	r2, #32
 8001918:	d005      	beq.n	8001926 <__aeabi_dmul+0x2de>
 800191a:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <__aeabi_dmul+0x32c>)
 800191c:	9d01      	ldr	r5, [sp, #4]
 800191e:	4694      	mov	ip, r2
 8001920:	4465      	add	r5, ip
 8001922:	40ac      	lsls	r4, r5
 8001924:	4320      	orrs	r0, r4
 8001926:	1e42      	subs	r2, r0, #1
 8001928:	4190      	sbcs	r0, r2
 800192a:	4318      	orrs	r0, r3
 800192c:	2307      	movs	r3, #7
 800192e:	0019      	movs	r1, r3
 8001930:	2400      	movs	r4, #0
 8001932:	4001      	ands	r1, r0
 8001934:	4203      	tst	r3, r0
 8001936:	d00c      	beq.n	8001952 <__aeabi_dmul+0x30a>
 8001938:	230f      	movs	r3, #15
 800193a:	4003      	ands	r3, r0
 800193c:	2b04      	cmp	r3, #4
 800193e:	d100      	bne.n	8001942 <__aeabi_dmul+0x2fa>
 8001940:	e140      	b.n	8001bc4 <__aeabi_dmul+0x57c>
 8001942:	1d03      	adds	r3, r0, #4
 8001944:	4283      	cmp	r3, r0
 8001946:	41a4      	sbcs	r4, r4
 8001948:	0018      	movs	r0, r3
 800194a:	4264      	negs	r4, r4
 800194c:	0761      	lsls	r1, r4, #29
 800194e:	0264      	lsls	r4, r4, #9
 8001950:	0b24      	lsrs	r4, r4, #12
 8001952:	08c2      	lsrs	r2, r0, #3
 8001954:	2300      	movs	r3, #0
 8001956:	430a      	orrs	r2, r1
 8001958:	e6cc      	b.n	80016f4 <__aeabi_dmul+0xac>
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff
 8001960:	fffffc01 	.word	0xfffffc01
 8001964:	000003ff 	.word	0x000003ff
 8001968:	feffffff 	.word	0xfeffffff
 800196c:	000007fe 	.word	0x000007fe
 8001970:	fffffc0d 	.word	0xfffffc0d
 8001974:	0000043e 	.word	0x0000043e
 8001978:	4649      	mov	r1, r9
 800197a:	464a      	mov	r2, r9
 800197c:	0409      	lsls	r1, r1, #16
 800197e:	0c09      	lsrs	r1, r1, #16
 8001980:	000d      	movs	r5, r1
 8001982:	0c16      	lsrs	r6, r2, #16
 8001984:	0c02      	lsrs	r2, r0, #16
 8001986:	0400      	lsls	r0, r0, #16
 8001988:	0c00      	lsrs	r0, r0, #16
 800198a:	4345      	muls	r5, r0
 800198c:	46ac      	mov	ip, r5
 800198e:	0005      	movs	r5, r0
 8001990:	4375      	muls	r5, r6
 8001992:	46a8      	mov	r8, r5
 8001994:	0015      	movs	r5, r2
 8001996:	000f      	movs	r7, r1
 8001998:	4375      	muls	r5, r6
 800199a:	9200      	str	r2, [sp, #0]
 800199c:	9502      	str	r5, [sp, #8]
 800199e:	002a      	movs	r2, r5
 80019a0:	9d00      	ldr	r5, [sp, #0]
 80019a2:	436f      	muls	r7, r5
 80019a4:	4665      	mov	r5, ip
 80019a6:	0c2d      	lsrs	r5, r5, #16
 80019a8:	46a9      	mov	r9, r5
 80019aa:	4447      	add	r7, r8
 80019ac:	444f      	add	r7, r9
 80019ae:	45b8      	cmp	r8, r7
 80019b0:	d905      	bls.n	80019be <__aeabi_dmul+0x376>
 80019b2:	0015      	movs	r5, r2
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0252      	lsls	r2, r2, #9
 80019b8:	4690      	mov	r8, r2
 80019ba:	4445      	add	r5, r8
 80019bc:	9502      	str	r5, [sp, #8]
 80019be:	0c3d      	lsrs	r5, r7, #16
 80019c0:	9503      	str	r5, [sp, #12]
 80019c2:	4665      	mov	r5, ip
 80019c4:	042d      	lsls	r5, r5, #16
 80019c6:	043f      	lsls	r7, r7, #16
 80019c8:	0c2d      	lsrs	r5, r5, #16
 80019ca:	46ac      	mov	ip, r5
 80019cc:	003d      	movs	r5, r7
 80019ce:	4465      	add	r5, ip
 80019d0:	9504      	str	r5, [sp, #16]
 80019d2:	0c25      	lsrs	r5, r4, #16
 80019d4:	0424      	lsls	r4, r4, #16
 80019d6:	0c24      	lsrs	r4, r4, #16
 80019d8:	46ac      	mov	ip, r5
 80019da:	0025      	movs	r5, r4
 80019dc:	4375      	muls	r5, r6
 80019de:	46a8      	mov	r8, r5
 80019e0:	4665      	mov	r5, ip
 80019e2:	000f      	movs	r7, r1
 80019e4:	4369      	muls	r1, r5
 80019e6:	4441      	add	r1, r8
 80019e8:	4689      	mov	r9, r1
 80019ea:	4367      	muls	r7, r4
 80019ec:	0c39      	lsrs	r1, r7, #16
 80019ee:	4449      	add	r1, r9
 80019f0:	436e      	muls	r6, r5
 80019f2:	4588      	cmp	r8, r1
 80019f4:	d903      	bls.n	80019fe <__aeabi_dmul+0x3b6>
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0252      	lsls	r2, r2, #9
 80019fa:	4690      	mov	r8, r2
 80019fc:	4446      	add	r6, r8
 80019fe:	0c0d      	lsrs	r5, r1, #16
 8001a00:	46a8      	mov	r8, r5
 8001a02:	0035      	movs	r5, r6
 8001a04:	4445      	add	r5, r8
 8001a06:	9505      	str	r5, [sp, #20]
 8001a08:	9d03      	ldr	r5, [sp, #12]
 8001a0a:	043f      	lsls	r7, r7, #16
 8001a0c:	46a8      	mov	r8, r5
 8001a0e:	0c3f      	lsrs	r7, r7, #16
 8001a10:	0409      	lsls	r1, r1, #16
 8001a12:	19c9      	adds	r1, r1, r7
 8001a14:	4488      	add	r8, r1
 8001a16:	4645      	mov	r5, r8
 8001a18:	9503      	str	r5, [sp, #12]
 8001a1a:	4655      	mov	r5, sl
 8001a1c:	042e      	lsls	r6, r5, #16
 8001a1e:	0c36      	lsrs	r6, r6, #16
 8001a20:	0c2f      	lsrs	r7, r5, #16
 8001a22:	0035      	movs	r5, r6
 8001a24:	4345      	muls	r5, r0
 8001a26:	4378      	muls	r0, r7
 8001a28:	4681      	mov	r9, r0
 8001a2a:	0038      	movs	r0, r7
 8001a2c:	46a8      	mov	r8, r5
 8001a2e:	0c2d      	lsrs	r5, r5, #16
 8001a30:	46aa      	mov	sl, r5
 8001a32:	9a00      	ldr	r2, [sp, #0]
 8001a34:	4350      	muls	r0, r2
 8001a36:	4372      	muls	r2, r6
 8001a38:	444a      	add	r2, r9
 8001a3a:	4452      	add	r2, sl
 8001a3c:	4591      	cmp	r9, r2
 8001a3e:	d903      	bls.n	8001a48 <__aeabi_dmul+0x400>
 8001a40:	2580      	movs	r5, #128	@ 0x80
 8001a42:	026d      	lsls	r5, r5, #9
 8001a44:	46a9      	mov	r9, r5
 8001a46:	4448      	add	r0, r9
 8001a48:	0c15      	lsrs	r5, r2, #16
 8001a4a:	46a9      	mov	r9, r5
 8001a4c:	4645      	mov	r5, r8
 8001a4e:	042d      	lsls	r5, r5, #16
 8001a50:	0c2d      	lsrs	r5, r5, #16
 8001a52:	46a8      	mov	r8, r5
 8001a54:	4665      	mov	r5, ip
 8001a56:	437d      	muls	r5, r7
 8001a58:	0412      	lsls	r2, r2, #16
 8001a5a:	4448      	add	r0, r9
 8001a5c:	4490      	add	r8, r2
 8001a5e:	46a9      	mov	r9, r5
 8001a60:	0032      	movs	r2, r6
 8001a62:	4665      	mov	r5, ip
 8001a64:	4362      	muls	r2, r4
 8001a66:	436e      	muls	r6, r5
 8001a68:	437c      	muls	r4, r7
 8001a6a:	0c17      	lsrs	r7, r2, #16
 8001a6c:	1936      	adds	r6, r6, r4
 8001a6e:	19bf      	adds	r7, r7, r6
 8001a70:	42bc      	cmp	r4, r7
 8001a72:	d903      	bls.n	8001a7c <__aeabi_dmul+0x434>
 8001a74:	2480      	movs	r4, #128	@ 0x80
 8001a76:	0264      	lsls	r4, r4, #9
 8001a78:	46a4      	mov	ip, r4
 8001a7a:	44e1      	add	r9, ip
 8001a7c:	9c02      	ldr	r4, [sp, #8]
 8001a7e:	9e03      	ldr	r6, [sp, #12]
 8001a80:	46a4      	mov	ip, r4
 8001a82:	9d05      	ldr	r5, [sp, #20]
 8001a84:	4466      	add	r6, ip
 8001a86:	428e      	cmp	r6, r1
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	46ac      	mov	ip, r5
 8001a8c:	0412      	lsls	r2, r2, #16
 8001a8e:	043c      	lsls	r4, r7, #16
 8001a90:	0c12      	lsrs	r2, r2, #16
 8001a92:	18a2      	adds	r2, r4, r2
 8001a94:	4462      	add	r2, ip
 8001a96:	4249      	negs	r1, r1
 8001a98:	1854      	adds	r4, r2, r1
 8001a9a:	4446      	add	r6, r8
 8001a9c:	46a4      	mov	ip, r4
 8001a9e:	4546      	cmp	r6, r8
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4682      	mov	sl, r0
 8001aa4:	4264      	negs	r4, r4
 8001aa6:	46a0      	mov	r8, r4
 8001aa8:	42aa      	cmp	r2, r5
 8001aaa:	4192      	sbcs	r2, r2
 8001aac:	458c      	cmp	ip, r1
 8001aae:	4189      	sbcs	r1, r1
 8001ab0:	44e2      	add	sl, ip
 8001ab2:	44d0      	add	r8, sl
 8001ab4:	4249      	negs	r1, r1
 8001ab6:	4252      	negs	r2, r2
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	45a0      	cmp	r8, r4
 8001abc:	41a4      	sbcs	r4, r4
 8001abe:	4582      	cmp	sl, r0
 8001ac0:	4189      	sbcs	r1, r1
 8001ac2:	4264      	negs	r4, r4
 8001ac4:	4249      	negs	r1, r1
 8001ac6:	430c      	orrs	r4, r1
 8001ac8:	4641      	mov	r1, r8
 8001aca:	0c3f      	lsrs	r7, r7, #16
 8001acc:	19d2      	adds	r2, r2, r7
 8001ace:	1912      	adds	r2, r2, r4
 8001ad0:	0dcc      	lsrs	r4, r1, #23
 8001ad2:	9904      	ldr	r1, [sp, #16]
 8001ad4:	0270      	lsls	r0, r6, #9
 8001ad6:	4308      	orrs	r0, r1
 8001ad8:	1e41      	subs	r1, r0, #1
 8001ada:	4188      	sbcs	r0, r1
 8001adc:	4641      	mov	r1, r8
 8001ade:	444a      	add	r2, r9
 8001ae0:	0df6      	lsrs	r6, r6, #23
 8001ae2:	0252      	lsls	r2, r2, #9
 8001ae4:	4330      	orrs	r0, r6
 8001ae6:	0249      	lsls	r1, r1, #9
 8001ae8:	4314      	orrs	r4, r2
 8001aea:	4308      	orrs	r0, r1
 8001aec:	01d2      	lsls	r2, r2, #7
 8001aee:	d535      	bpl.n	8001b5c <__aeabi_dmul+0x514>
 8001af0:	2201      	movs	r2, #1
 8001af2:	0843      	lsrs	r3, r0, #1
 8001af4:	4002      	ands	r2, r0
 8001af6:	4313      	orrs	r3, r2
 8001af8:	07e0      	lsls	r0, r4, #31
 8001afa:	4318      	orrs	r0, r3
 8001afc:	0864      	lsrs	r4, r4, #1
 8001afe:	e634      	b.n	800176a <__aeabi_dmul+0x122>
 8001b00:	9b00      	ldr	r3, [sp, #0]
 8001b02:	46a2      	mov	sl, r4
 8001b04:	469b      	mov	fp, r3
 8001b06:	4681      	mov	r9, r0
 8001b08:	2480      	movs	r4, #128	@ 0x80
 8001b0a:	4653      	mov	r3, sl
 8001b0c:	0324      	lsls	r4, r4, #12
 8001b0e:	431c      	orrs	r4, r3
 8001b10:	0324      	lsls	r4, r4, #12
 8001b12:	464a      	mov	r2, r9
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	e5ec      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001b1a:	f7fe fcc5 	bl	80004a8 <__clzsi2>
 8001b1e:	2315      	movs	r3, #21
 8001b20:	469c      	mov	ip, r3
 8001b22:	4484      	add	ip, r0
 8001b24:	0002      	movs	r2, r0
 8001b26:	4663      	mov	r3, ip
 8001b28:	3220      	adds	r2, #32
 8001b2a:	2b1c      	cmp	r3, #28
 8001b2c:	dc00      	bgt.n	8001b30 <__aeabi_dmul+0x4e8>
 8001b2e:	e684      	b.n	800183a <__aeabi_dmul+0x1f2>
 8001b30:	2300      	movs	r3, #0
 8001b32:	4699      	mov	r9, r3
 8001b34:	0023      	movs	r3, r4
 8001b36:	3808      	subs	r0, #8
 8001b38:	4083      	lsls	r3, r0
 8001b3a:	469a      	mov	sl, r3
 8001b3c:	e68e      	b.n	800185c <__aeabi_dmul+0x214>
 8001b3e:	f7fe fcb3 	bl	80004a8 <__clzsi2>
 8001b42:	0002      	movs	r2, r0
 8001b44:	0003      	movs	r3, r0
 8001b46:	3215      	adds	r2, #21
 8001b48:	3320      	adds	r3, #32
 8001b4a:	2a1c      	cmp	r2, #28
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_dmul+0x508>
 8001b4e:	e64e      	b.n	80017ee <__aeabi_dmul+0x1a6>
 8001b50:	0002      	movs	r2, r0
 8001b52:	0034      	movs	r4, r6
 8001b54:	3a08      	subs	r2, #8
 8001b56:	2000      	movs	r0, #0
 8001b58:	4094      	lsls	r4, r2
 8001b5a:	e652      	b.n	8001802 <__aeabi_dmul+0x1ba>
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	e604      	b.n	800176a <__aeabi_dmul+0x122>
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <__aeabi_dmul+0x58c>)
 8001b62:	0021      	movs	r1, r4
 8001b64:	469c      	mov	ip, r3
 8001b66:	0003      	movs	r3, r0
 8001b68:	9d01      	ldr	r5, [sp, #4]
 8001b6a:	40d3      	lsrs	r3, r2
 8001b6c:	4465      	add	r5, ip
 8001b6e:	40a9      	lsls	r1, r5
 8001b70:	4319      	orrs	r1, r3
 8001b72:	0003      	movs	r3, r0
 8001b74:	40ab      	lsls	r3, r5
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	4183      	sbcs	r3, r0
 8001b7a:	4319      	orrs	r1, r3
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	40d4      	lsrs	r4, r2
 8001b80:	074b      	lsls	r3, r1, #29
 8001b82:	d009      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b84:	230f      	movs	r3, #15
 8001b86:	400b      	ands	r3, r1
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d005      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b8c:	1d0b      	adds	r3, r1, #4
 8001b8e:	428b      	cmp	r3, r1
 8001b90:	4180      	sbcs	r0, r0
 8001b92:	4240      	negs	r0, r0
 8001b94:	1824      	adds	r4, r4, r0
 8001b96:	0018      	movs	r0, r3
 8001b98:	0223      	lsls	r3, r4, #8
 8001b9a:	d400      	bmi.n	8001b9e <__aeabi_dmul+0x556>
 8001b9c:	e6d6      	b.n	800194c <__aeabi_dmul+0x304>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	e5a6      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001ba6:	290f      	cmp	r1, #15
 8001ba8:	d1aa      	bne.n	8001b00 <__aeabi_dmul+0x4b8>
 8001baa:	2380      	movs	r3, #128	@ 0x80
 8001bac:	4652      	mov	r2, sl
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	421a      	tst	r2, r3
 8001bb2:	d0a9      	beq.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb4:	421c      	tst	r4, r3
 8001bb6:	d1a7      	bne.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb8:	431c      	orrs	r4, r3
 8001bba:	9b00      	ldr	r3, [sp, #0]
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bc2:	e597      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bc4:	2400      	movs	r4, #0
 8001bc6:	e6c1      	b.n	800194c <__aeabi_dmul+0x304>
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4b01      	ldr	r3, [pc, #4]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bcc:	0022      	movs	r2, r4
 8001bce:	e591      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bd0:	000007ff 	.word	0x000007ff
 8001bd4:	0000041e 	.word	0x0000041e

08001bd8 <__aeabi_dsub>:
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	464e      	mov	r6, r9
 8001bdc:	4645      	mov	r5, r8
 8001bde:	46de      	mov	lr, fp
 8001be0:	4657      	mov	r7, sl
 8001be2:	b5e0      	push	{r5, r6, r7, lr}
 8001be4:	b085      	sub	sp, #20
 8001be6:	9000      	str	r0, [sp, #0]
 8001be8:	9101      	str	r1, [sp, #4]
 8001bea:	030c      	lsls	r4, r1, #12
 8001bec:	004f      	lsls	r7, r1, #1
 8001bee:	0fce      	lsrs	r6, r1, #31
 8001bf0:	0a61      	lsrs	r1, r4, #9
 8001bf2:	9c00      	ldr	r4, [sp, #0]
 8001bf4:	46b0      	mov	r8, r6
 8001bf6:	0f64      	lsrs	r4, r4, #29
 8001bf8:	430c      	orrs	r4, r1
 8001bfa:	9900      	ldr	r1, [sp, #0]
 8001bfc:	0d7f      	lsrs	r7, r7, #21
 8001bfe:	00c8      	lsls	r0, r1, #3
 8001c00:	0011      	movs	r1, r2
 8001c02:	001a      	movs	r2, r3
 8001c04:	031b      	lsls	r3, r3, #12
 8001c06:	469c      	mov	ip, r3
 8001c08:	9100      	str	r1, [sp, #0]
 8001c0a:	9201      	str	r2, [sp, #4]
 8001c0c:	0051      	lsls	r1, r2, #1
 8001c0e:	0d4b      	lsrs	r3, r1, #21
 8001c10:	4699      	mov	r9, r3
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	9d00      	ldr	r5, [sp, #0]
 8001c16:	0fd9      	lsrs	r1, r3, #31
 8001c18:	4663      	mov	r3, ip
 8001c1a:	0f6a      	lsrs	r2, r5, #29
 8001c1c:	0a5b      	lsrs	r3, r3, #9
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	00ea      	lsls	r2, r5, #3
 8001c22:	4694      	mov	ip, r2
 8001c24:	4693      	mov	fp, r2
 8001c26:	4ac1      	ldr	r2, [pc, #772]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001c28:	9003      	str	r0, [sp, #12]
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	4591      	cmp	r9, r2
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x5a>
 8001c30:	e0cd      	b.n	8001dce <__aeabi_dsub+0x1f6>
 8001c32:	2501      	movs	r5, #1
 8001c34:	4069      	eors	r1, r5
 8001c36:	464d      	mov	r5, r9
 8001c38:	1b7d      	subs	r5, r7, r5
 8001c3a:	46aa      	mov	sl, r5
 8001c3c:	428e      	cmp	r6, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x6a>
 8001c40:	e080      	b.n	8001d44 <__aeabi_dsub+0x16c>
 8001c42:	2d00      	cmp	r5, #0
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_dsub+0x70>
 8001c46:	e335      	b.n	80022b4 <__aeabi_dsub+0x6dc>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	2900      	cmp	r1, #0
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dsub+0x78>
 8001c4e:	e0df      	b.n	8001e10 <__aeabi_dsub+0x238>
 8001c50:	4297      	cmp	r7, r2
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x7e>
 8001c54:	e194      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001c56:	4652      	mov	r2, sl
 8001c58:	2501      	movs	r5, #1
 8001c5a:	2a38      	cmp	r2, #56	@ 0x38
 8001c5c:	dc19      	bgt.n	8001c92 <__aeabi_dsub+0xba>
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	9b02      	ldr	r3, [sp, #8]
 8001c62:	0412      	lsls	r2, r2, #16
 8001c64:	4313      	orrs	r3, r2
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	4652      	mov	r2, sl
 8001c6a:	2a1f      	cmp	r2, #31
 8001c6c:	dd00      	ble.n	8001c70 <__aeabi_dsub+0x98>
 8001c6e:	e1e3      	b.n	8002038 <__aeabi_dsub+0x460>
 8001c70:	4653      	mov	r3, sl
 8001c72:	2220      	movs	r2, #32
 8001c74:	4661      	mov	r1, ip
 8001c76:	9d02      	ldr	r5, [sp, #8]
 8001c78:	1ad2      	subs	r2, r2, r3
 8001c7a:	4095      	lsls	r5, r2
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	430d      	orrs	r5, r1
 8001c80:	4661      	mov	r1, ip
 8001c82:	4091      	lsls	r1, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	1e51      	subs	r1, r2, #1
 8001c88:	418a      	sbcs	r2, r1
 8001c8a:	4315      	orrs	r5, r2
 8001c8c:	9a02      	ldr	r2, [sp, #8]
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	1aa4      	subs	r4, r4, r2
 8001c92:	1b45      	subs	r5, r0, r5
 8001c94:	42a8      	cmp	r0, r5
 8001c96:	4180      	sbcs	r0, r0
 8001c98:	4240      	negs	r0, r0
 8001c9a:	1a24      	subs	r4, r4, r0
 8001c9c:	0223      	lsls	r3, r4, #8
 8001c9e:	d400      	bmi.n	8001ca2 <__aeabi_dsub+0xca>
 8001ca0:	e13d      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001ca2:	0264      	lsls	r4, r4, #9
 8001ca4:	0a64      	lsrs	r4, r4, #9
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0xd4>
 8001caa:	e147      	b.n	8001f3c <__aeabi_dsub+0x364>
 8001cac:	0020      	movs	r0, r4
 8001cae:	f7fe fbfb 	bl	80004a8 <__clzsi2>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	3b08      	subs	r3, #8
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	0028      	movs	r0, r5
 8001cba:	1aca      	subs	r2, r1, r3
 8001cbc:	40d0      	lsrs	r0, r2
 8001cbe:	409c      	lsls	r4, r3
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	409d      	lsls	r5, r3
 8001cc4:	4322      	orrs	r2, r4
 8001cc6:	429f      	cmp	r7, r3
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0xf4>
 8001cca:	e177      	b.n	8001fbc <__aeabi_dsub+0x3e4>
 8001ccc:	1bd8      	subs	r0, r3, r7
 8001cce:	3001      	adds	r0, #1
 8001cd0:	1a09      	subs	r1, r1, r0
 8001cd2:	002c      	movs	r4, r5
 8001cd4:	408d      	lsls	r5, r1
 8001cd6:	40c4      	lsrs	r4, r0
 8001cd8:	1e6b      	subs	r3, r5, #1
 8001cda:	419d      	sbcs	r5, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	40c2      	lsrs	r2, r0
 8001ce0:	408b      	lsls	r3, r1
 8001ce2:	4325      	orrs	r5, r4
 8001ce4:	2700      	movs	r7, #0
 8001ce6:	0014      	movs	r4, r2
 8001ce8:	431d      	orrs	r5, r3
 8001cea:	076b      	lsls	r3, r5, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	402b      	ands	r3, r5
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cf6:	1d2b      	adds	r3, r5, #4
 8001cf8:	42ab      	cmp	r3, r5
 8001cfa:	41ad      	sbcs	r5, r5
 8001cfc:	426d      	negs	r5, r5
 8001cfe:	1964      	adds	r4, r4, r5
 8001d00:	001d      	movs	r5, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d400      	bmi.n	8001d08 <__aeabi_dsub+0x130>
 8001d06:	e140      	b.n	8001f8a <__aeabi_dsub+0x3b2>
 8001d08:	4a88      	ldr	r2, [pc, #544]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001d0a:	3701      	adds	r7, #1
 8001d0c:	4297      	cmp	r7, r2
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x13a>
 8001d10:	e101      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001d12:	2601      	movs	r6, #1
 8001d14:	4643      	mov	r3, r8
 8001d16:	4986      	ldr	r1, [pc, #536]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001d18:	08ed      	lsrs	r5, r5, #3
 8001d1a:	4021      	ands	r1, r4
 8001d1c:	074a      	lsls	r2, r1, #29
 8001d1e:	432a      	orrs	r2, r5
 8001d20:	057c      	lsls	r4, r7, #21
 8001d22:	024d      	lsls	r5, r1, #9
 8001d24:	0b2d      	lsrs	r5, r5, #12
 8001d26:	0d64      	lsrs	r4, r4, #21
 8001d28:	401e      	ands	r6, r3
 8001d2a:	0524      	lsls	r4, r4, #20
 8001d2c:	432c      	orrs	r4, r5
 8001d2e:	07f6      	lsls	r6, r6, #31
 8001d30:	4334      	orrs	r4, r6
 8001d32:	0010      	movs	r0, r2
 8001d34:	0021      	movs	r1, r4
 8001d36:	b005      	add	sp, #20
 8001d38:	bcf0      	pop	{r4, r5, r6, r7}
 8001d3a:	46bb      	mov	fp, r7
 8001d3c:	46b2      	mov	sl, r6
 8001d3e:	46a9      	mov	r9, r5
 8001d40:	46a0      	mov	r8, r4
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	2d00      	cmp	r5, #0
 8001d46:	dc00      	bgt.n	8001d4a <__aeabi_dsub+0x172>
 8001d48:	e2d0      	b.n	80022ec <__aeabi_dsub+0x714>
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	2900      	cmp	r1, #0
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dsub+0x17a>
 8001d50:	e0d4      	b.n	8001efc <__aeabi_dsub+0x324>
 8001d52:	4661      	mov	r1, ip
 8001d54:	9b02      	ldr	r3, [sp, #8]
 8001d56:	4319      	orrs	r1, r3
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x184>
 8001d5a:	e12b      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001d5c:	1e69      	subs	r1, r5, #1
 8001d5e:	2d01      	cmp	r5, #1
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x18c>
 8001d62:	e1d9      	b.n	8002118 <__aeabi_dsub+0x540>
 8001d64:	4295      	cmp	r5, r2
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x192>
 8001d68:	e10a      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001d6a:	2501      	movs	r5, #1
 8001d6c:	2938      	cmp	r1, #56	@ 0x38
 8001d6e:	dc17      	bgt.n	8001da0 <__aeabi_dsub+0x1c8>
 8001d70:	468a      	mov	sl, r1
 8001d72:	4653      	mov	r3, sl
 8001d74:	2b1f      	cmp	r3, #31
 8001d76:	dd00      	ble.n	8001d7a <__aeabi_dsub+0x1a2>
 8001d78:	e1e7      	b.n	800214a <__aeabi_dsub+0x572>
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	1ad2      	subs	r2, r2, r3
 8001d7e:	9b02      	ldr	r3, [sp, #8]
 8001d80:	4661      	mov	r1, ip
 8001d82:	4093      	lsls	r3, r2
 8001d84:	001d      	movs	r5, r3
 8001d86:	4653      	mov	r3, sl
 8001d88:	40d9      	lsrs	r1, r3
 8001d8a:	4663      	mov	r3, ip
 8001d8c:	4093      	lsls	r3, r2
 8001d8e:	001a      	movs	r2, r3
 8001d90:	430d      	orrs	r5, r1
 8001d92:	1e51      	subs	r1, r2, #1
 8001d94:	418a      	sbcs	r2, r1
 8001d96:	4653      	mov	r3, sl
 8001d98:	4315      	orrs	r5, r2
 8001d9a:	9a02      	ldr	r2, [sp, #8]
 8001d9c:	40da      	lsrs	r2, r3
 8001d9e:	18a4      	adds	r4, r4, r2
 8001da0:	182d      	adds	r5, r5, r0
 8001da2:	4285      	cmp	r5, r0
 8001da4:	4180      	sbcs	r0, r0
 8001da6:	4240      	negs	r0, r0
 8001da8:	1824      	adds	r4, r4, r0
 8001daa:	0223      	lsls	r3, r4, #8
 8001dac:	d400      	bmi.n	8001db0 <__aeabi_dsub+0x1d8>
 8001dae:	e0b6      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001db0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001db2:	3701      	adds	r7, #1
 8001db4:	429f      	cmp	r7, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x1e2>
 8001db8:	e0ad      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001dba:	2101      	movs	r1, #1
 8001dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001dbe:	086a      	lsrs	r2, r5, #1
 8001dc0:	401c      	ands	r4, r3
 8001dc2:	4029      	ands	r1, r5
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	07e5      	lsls	r5, r4, #31
 8001dc8:	4315      	orrs	r5, r2
 8001dca:	0864      	lsrs	r4, r4, #1
 8001dcc:	e78d      	b.n	8001cea <__aeabi_dsub+0x112>
 8001dce:	4a59      	ldr	r2, [pc, #356]	@ (8001f34 <__aeabi_dsub+0x35c>)
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4692      	mov	sl, r2
 8001dd4:	4662      	mov	r2, ip
 8001dd6:	44ba      	add	sl, r7
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	d02c      	beq.n	8001e36 <__aeabi_dsub+0x25e>
 8001ddc:	428e      	cmp	r6, r1
 8001dde:	d02e      	beq.n	8001e3e <__aeabi_dsub+0x266>
 8001de0:	4652      	mov	r2, sl
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d060      	beq.n	8001ea8 <__aeabi_dsub+0x2d0>
 8001de6:	2f00      	cmp	r7, #0
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x214>
 8001dea:	e0db      	b.n	8001fa4 <__aeabi_dsub+0x3cc>
 8001dec:	4663      	mov	r3, ip
 8001dee:	000e      	movs	r6, r1
 8001df0:	9c02      	ldr	r4, [sp, #8]
 8001df2:	08d8      	lsrs	r0, r3, #3
 8001df4:	0762      	lsls	r2, r4, #29
 8001df6:	4302      	orrs	r2, r0
 8001df8:	08e4      	lsrs	r4, r4, #3
 8001dfa:	0013      	movs	r3, r2
 8001dfc:	4323      	orrs	r3, r4
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_dsub+0x22a>
 8001e00:	e254      	b.n	80022ac <__aeabi_dsub+0x6d4>
 8001e02:	2580      	movs	r5, #128	@ 0x80
 8001e04:	032d      	lsls	r5, r5, #12
 8001e06:	4325      	orrs	r5, r4
 8001e08:	032d      	lsls	r5, r5, #12
 8001e0a:	4c48      	ldr	r4, [pc, #288]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e0c:	0b2d      	lsrs	r5, r5, #12
 8001e0e:	e78c      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001e10:	4661      	mov	r1, ip
 8001e12:	9b02      	ldr	r3, [sp, #8]
 8001e14:	4319      	orrs	r1, r3
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x242>
 8001e18:	e0cc      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001e1a:	0029      	movs	r1, r5
 8001e1c:	3901      	subs	r1, #1
 8001e1e:	2d01      	cmp	r5, #1
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x24c>
 8001e22:	e188      	b.n	8002136 <__aeabi_dsub+0x55e>
 8001e24:	4295      	cmp	r5, r2
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x252>
 8001e28:	e0aa      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001e2a:	2501      	movs	r5, #1
 8001e2c:	2938      	cmp	r1, #56	@ 0x38
 8001e2e:	dd00      	ble.n	8001e32 <__aeabi_dsub+0x25a>
 8001e30:	e72f      	b.n	8001c92 <__aeabi_dsub+0xba>
 8001e32:	468a      	mov	sl, r1
 8001e34:	e718      	b.n	8001c68 <__aeabi_dsub+0x90>
 8001e36:	2201      	movs	r2, #1
 8001e38:	4051      	eors	r1, r2
 8001e3a:	428e      	cmp	r6, r1
 8001e3c:	d1d0      	bne.n	8001de0 <__aeabi_dsub+0x208>
 8001e3e:	4653      	mov	r3, sl
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d100      	bne.n	8001e46 <__aeabi_dsub+0x26e>
 8001e44:	e0be      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 8001e46:	2f00      	cmp	r7, #0
 8001e48:	d000      	beq.n	8001e4c <__aeabi_dsub+0x274>
 8001e4a:	e138      	b.n	80020be <__aeabi_dsub+0x4e6>
 8001e4c:	46ca      	mov	sl, r9
 8001e4e:	0022      	movs	r2, r4
 8001e50:	4302      	orrs	r2, r0
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x27e>
 8001e54:	e1e2      	b.n	800221c <__aeabi_dsub+0x644>
 8001e56:	4653      	mov	r3, sl
 8001e58:	1e59      	subs	r1, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x288>
 8001e5e:	e20d      	b.n	800227c <__aeabi_dsub+0x6a4>
 8001e60:	4a32      	ldr	r2, [pc, #200]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e62:	4592      	cmp	sl, r2
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x290>
 8001e66:	e1d2      	b.n	800220e <__aeabi_dsub+0x636>
 8001e68:	2701      	movs	r7, #1
 8001e6a:	2938      	cmp	r1, #56	@ 0x38
 8001e6c:	dc13      	bgt.n	8001e96 <__aeabi_dsub+0x2be>
 8001e6e:	291f      	cmp	r1, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0x29c>
 8001e72:	e1ee      	b.n	8002252 <__aeabi_dsub+0x67a>
 8001e74:	2220      	movs	r2, #32
 8001e76:	9b02      	ldr	r3, [sp, #8]
 8001e78:	1a52      	subs	r2, r2, r1
 8001e7a:	0025      	movs	r5, r4
 8001e7c:	0007      	movs	r7, r0
 8001e7e:	469a      	mov	sl, r3
 8001e80:	40cc      	lsrs	r4, r1
 8001e82:	4090      	lsls	r0, r2
 8001e84:	4095      	lsls	r5, r2
 8001e86:	40cf      	lsrs	r7, r1
 8001e88:	44a2      	add	sl, r4
 8001e8a:	1e42      	subs	r2, r0, #1
 8001e8c:	4190      	sbcs	r0, r2
 8001e8e:	4653      	mov	r3, sl
 8001e90:	432f      	orrs	r7, r5
 8001e92:	4307      	orrs	r7, r0
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	003d      	movs	r5, r7
 8001e98:	4465      	add	r5, ip
 8001e9a:	4565      	cmp	r5, ip
 8001e9c:	4192      	sbcs	r2, r2
 8001e9e:	9b02      	ldr	r3, [sp, #8]
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	464f      	mov	r7, r9
 8001ea4:	18d4      	adds	r4, r2, r3
 8001ea6:	e780      	b.n	8001daa <__aeabi_dsub+0x1d2>
 8001ea8:	4a23      	ldr	r2, [pc, #140]	@ (8001f38 <__aeabi_dsub+0x360>)
 8001eaa:	1c7d      	adds	r5, r7, #1
 8001eac:	4215      	tst	r5, r2
 8001eae:	d000      	beq.n	8001eb2 <__aeabi_dsub+0x2da>
 8001eb0:	e0aa      	b.n	8002008 <__aeabi_dsub+0x430>
 8001eb2:	4662      	mov	r2, ip
 8001eb4:	0025      	movs	r5, r4
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4305      	orrs	r5, r0
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	2f00      	cmp	r7, #0
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_dsub+0x2ea>
 8001ec0:	e0f5      	b.n	80020ae <__aeabi_dsub+0x4d6>
 8001ec2:	2d00      	cmp	r5, #0
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x2f0>
 8001ec6:	e16b      	b.n	80021a0 <__aeabi_dsub+0x5c8>
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x2f6>
 8001ecc:	e152      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001ece:	4663      	mov	r3, ip
 8001ed0:	1ac5      	subs	r5, r0, r3
 8001ed2:	9b02      	ldr	r3, [sp, #8]
 8001ed4:	1ae2      	subs	r2, r4, r3
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	419b      	sbcs	r3, r3
 8001eda:	425b      	negs	r3, r3
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	021a      	lsls	r2, r3, #8
 8001ee0:	d400      	bmi.n	8001ee4 <__aeabi_dsub+0x30c>
 8001ee2:	e1d5      	b.n	8002290 <__aeabi_dsub+0x6b8>
 8001ee4:	4663      	mov	r3, ip
 8001ee6:	1a1d      	subs	r5, r3, r0
 8001ee8:	45ac      	cmp	ip, r5
 8001eea:	4192      	sbcs	r2, r2
 8001eec:	2601      	movs	r6, #1
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	1b1c      	subs	r4, r3, r4
 8001ef4:	4688      	mov	r8, r1
 8001ef6:	1aa4      	subs	r4, r4, r2
 8001ef8:	400e      	ands	r6, r1
 8001efa:	e6f6      	b.n	8001cea <__aeabi_dsub+0x112>
 8001efc:	4297      	cmp	r7, r2
 8001efe:	d03f      	beq.n	8001f80 <__aeabi_dsub+0x3a8>
 8001f00:	4652      	mov	r2, sl
 8001f02:	2501      	movs	r5, #1
 8001f04:	2a38      	cmp	r2, #56	@ 0x38
 8001f06:	dd00      	ble.n	8001f0a <__aeabi_dsub+0x332>
 8001f08:	e74a      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8001f0a:	2280      	movs	r2, #128	@ 0x80
 8001f0c:	9b02      	ldr	r3, [sp, #8]
 8001f0e:	0412      	lsls	r2, r2, #16
 8001f10:	4313      	orrs	r3, r2
 8001f12:	9302      	str	r3, [sp, #8]
 8001f14:	e72d      	b.n	8001d72 <__aeabi_dsub+0x19a>
 8001f16:	003c      	movs	r4, r7
 8001f18:	2500      	movs	r5, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	e705      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	402b      	ands	r3, r5
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d000      	beq.n	8001f28 <__aeabi_dsub+0x350>
 8001f26:	e6e2      	b.n	8001cee <__aeabi_dsub+0x116>
 8001f28:	e06b      	b.n	8002002 <__aeabi_dsub+0x42a>
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	ff7fffff 	.word	0xff7fffff
 8001f34:	fffff801 	.word	0xfffff801
 8001f38:	000007fe 	.word	0x000007fe
 8001f3c:	0028      	movs	r0, r5
 8001f3e:	f7fe fab3 	bl	80004a8 <__clzsi2>
 8001f42:	0003      	movs	r3, r0
 8001f44:	3318      	adds	r3, #24
 8001f46:	2b1f      	cmp	r3, #31
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x374>
 8001f4a:	e6b4      	b.n	8001cb6 <__aeabi_dsub+0xde>
 8001f4c:	002a      	movs	r2, r5
 8001f4e:	3808      	subs	r0, #8
 8001f50:	4082      	lsls	r2, r0
 8001f52:	429f      	cmp	r7, r3
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x380>
 8001f56:	e0b9      	b.n	80020cc <__aeabi_dsub+0x4f4>
 8001f58:	1bdb      	subs	r3, r3, r7
 8001f5a:	1c58      	adds	r0, r3, #1
 8001f5c:	281f      	cmp	r0, #31
 8001f5e:	dc00      	bgt.n	8001f62 <__aeabi_dsub+0x38a>
 8001f60:	e1a0      	b.n	80022a4 <__aeabi_dsub+0x6cc>
 8001f62:	0015      	movs	r5, r2
 8001f64:	3b1f      	subs	r3, #31
 8001f66:	40dd      	lsrs	r5, r3
 8001f68:	2820      	cmp	r0, #32
 8001f6a:	d005      	beq.n	8001f78 <__aeabi_dsub+0x3a0>
 8001f6c:	2340      	movs	r3, #64	@ 0x40
 8001f6e:	1a1b      	subs	r3, r3, r0
 8001f70:	409a      	lsls	r2, r3
 8001f72:	1e53      	subs	r3, r2, #1
 8001f74:	419a      	sbcs	r2, r3
 8001f76:	4315      	orrs	r5, r2
 8001f78:	2307      	movs	r3, #7
 8001f7a:	2700      	movs	r7, #0
 8001f7c:	402b      	ands	r3, r5
 8001f7e:	e7d0      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8001f80:	08c0      	lsrs	r0, r0, #3
 8001f82:	0762      	lsls	r2, r4, #29
 8001f84:	4302      	orrs	r2, r0
 8001f86:	08e4      	lsrs	r4, r4, #3
 8001f88:	e737      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f8a:	08ea      	lsrs	r2, r5, #3
 8001f8c:	0763      	lsls	r3, r4, #29
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	4bd3      	ldr	r3, [pc, #844]	@ (80022e0 <__aeabi_dsub+0x708>)
 8001f92:	08e4      	lsrs	r4, r4, #3
 8001f94:	429f      	cmp	r7, r3
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x3c2>
 8001f98:	e72f      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f9a:	0324      	lsls	r4, r4, #12
 8001f9c:	0b25      	lsrs	r5, r4, #12
 8001f9e:	057c      	lsls	r4, r7, #21
 8001fa0:	0d64      	lsrs	r4, r4, #21
 8001fa2:	e6c2      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001fa4:	46ca      	mov	sl, r9
 8001fa6:	0022      	movs	r2, r4
 8001fa8:	4302      	orrs	r2, r0
 8001faa:	d158      	bne.n	800205e <__aeabi_dsub+0x486>
 8001fac:	4663      	mov	r3, ip
 8001fae:	000e      	movs	r6, r1
 8001fb0:	9c02      	ldr	r4, [sp, #8]
 8001fb2:	9303      	str	r3, [sp, #12]
 8001fb4:	9b03      	ldr	r3, [sp, #12]
 8001fb6:	4657      	mov	r7, sl
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	e7e7      	b.n	8001f8c <__aeabi_dsub+0x3b4>
 8001fbc:	4cc9      	ldr	r4, [pc, #804]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001fbe:	1aff      	subs	r7, r7, r3
 8001fc0:	4014      	ands	r4, r2
 8001fc2:	e692      	b.n	8001cea <__aeabi_dsub+0x112>
 8001fc4:	4dc8      	ldr	r5, [pc, #800]	@ (80022e8 <__aeabi_dsub+0x710>)
 8001fc6:	1c7a      	adds	r2, r7, #1
 8001fc8:	422a      	tst	r2, r5
 8001fca:	d000      	beq.n	8001fce <__aeabi_dsub+0x3f6>
 8001fcc:	e084      	b.n	80020d8 <__aeabi_dsub+0x500>
 8001fce:	0022      	movs	r2, r4
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	2f00      	cmp	r7, #0
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x400>
 8001fd6:	e0ef      	b.n	80021b8 <__aeabi_dsub+0x5e0>
 8001fd8:	2a00      	cmp	r2, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x406>
 8001fdc:	e0e5      	b.n	80021aa <__aeabi_dsub+0x5d2>
 8001fde:	4662      	mov	r2, ip
 8001fe0:	9902      	ldr	r1, [sp, #8]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x410>
 8001fe6:	e0c5      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001fe8:	4663      	mov	r3, ip
 8001fea:	18c5      	adds	r5, r0, r3
 8001fec:	468c      	mov	ip, r1
 8001fee:	4285      	cmp	r5, r0
 8001ff0:	4180      	sbcs	r0, r0
 8001ff2:	4464      	add	r4, ip
 8001ff4:	4240      	negs	r0, r0
 8001ff6:	1824      	adds	r4, r4, r0
 8001ff8:	0223      	lsls	r3, r4, #8
 8001ffa:	d502      	bpl.n	8002002 <__aeabi_dsub+0x42a>
 8001ffc:	4bb9      	ldr	r3, [pc, #740]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001ffe:	3701      	adds	r7, #1
 8002000:	401c      	ands	r4, r3
 8002002:	46ba      	mov	sl, r7
 8002004:	9503      	str	r5, [sp, #12]
 8002006:	e7d5      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002008:	4662      	mov	r2, ip
 800200a:	1a85      	subs	r5, r0, r2
 800200c:	42a8      	cmp	r0, r5
 800200e:	4192      	sbcs	r2, r2
 8002010:	4252      	negs	r2, r2
 8002012:	4691      	mov	r9, r2
 8002014:	9b02      	ldr	r3, [sp, #8]
 8002016:	1ae3      	subs	r3, r4, r3
 8002018:	001a      	movs	r2, r3
 800201a:	464b      	mov	r3, r9
 800201c:	1ad2      	subs	r2, r2, r3
 800201e:	0013      	movs	r3, r2
 8002020:	4691      	mov	r9, r2
 8002022:	021a      	lsls	r2, r3, #8
 8002024:	d46c      	bmi.n	8002100 <__aeabi_dsub+0x528>
 8002026:	464a      	mov	r2, r9
 8002028:	464c      	mov	r4, r9
 800202a:	432a      	orrs	r2, r5
 800202c:	d000      	beq.n	8002030 <__aeabi_dsub+0x458>
 800202e:	e63a      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002030:	2600      	movs	r6, #0
 8002032:	2400      	movs	r4, #0
 8002034:	2500      	movs	r5, #0
 8002036:	e678      	b.n	8001d2a <__aeabi_dsub+0x152>
 8002038:	9902      	ldr	r1, [sp, #8]
 800203a:	4653      	mov	r3, sl
 800203c:	000d      	movs	r5, r1
 800203e:	3a20      	subs	r2, #32
 8002040:	40d5      	lsrs	r5, r2
 8002042:	2b20      	cmp	r3, #32
 8002044:	d006      	beq.n	8002054 <__aeabi_dsub+0x47c>
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	1ad2      	subs	r2, r2, r3
 800204a:	000b      	movs	r3, r1
 800204c:	4093      	lsls	r3, r2
 800204e:	4662      	mov	r2, ip
 8002050:	431a      	orrs	r2, r3
 8002052:	4693      	mov	fp, r2
 8002054:	465b      	mov	r3, fp
 8002056:	1e5a      	subs	r2, r3, #1
 8002058:	4193      	sbcs	r3, r2
 800205a:	431d      	orrs	r5, r3
 800205c:	e619      	b.n	8001c92 <__aeabi_dsub+0xba>
 800205e:	4653      	mov	r3, sl
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d100      	bne.n	8002068 <__aeabi_dsub+0x490>
 8002066:	e0c6      	b.n	80021f6 <__aeabi_dsub+0x61e>
 8002068:	4e9d      	ldr	r6, [pc, #628]	@ (80022e0 <__aeabi_dsub+0x708>)
 800206a:	45b2      	cmp	sl, r6
 800206c:	d100      	bne.n	8002070 <__aeabi_dsub+0x498>
 800206e:	e6bd      	b.n	8001dec <__aeabi_dsub+0x214>
 8002070:	4688      	mov	r8, r1
 8002072:	000e      	movs	r6, r1
 8002074:	2501      	movs	r5, #1
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc10      	bgt.n	800209c <__aeabi_dsub+0x4c4>
 800207a:	2a1f      	cmp	r2, #31
 800207c:	dc7f      	bgt.n	800217e <__aeabi_dsub+0x5a6>
 800207e:	2120      	movs	r1, #32
 8002080:	0025      	movs	r5, r4
 8002082:	1a89      	subs	r1, r1, r2
 8002084:	0007      	movs	r7, r0
 8002086:	4088      	lsls	r0, r1
 8002088:	408d      	lsls	r5, r1
 800208a:	40d7      	lsrs	r7, r2
 800208c:	40d4      	lsrs	r4, r2
 800208e:	1e41      	subs	r1, r0, #1
 8002090:	4188      	sbcs	r0, r1
 8002092:	9b02      	ldr	r3, [sp, #8]
 8002094:	433d      	orrs	r5, r7
 8002096:	1b1b      	subs	r3, r3, r4
 8002098:	4305      	orrs	r5, r0
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	4662      	mov	r2, ip
 800209e:	1b55      	subs	r5, r2, r5
 80020a0:	45ac      	cmp	ip, r5
 80020a2:	4192      	sbcs	r2, r2
 80020a4:	9b02      	ldr	r3, [sp, #8]
 80020a6:	4252      	negs	r2, r2
 80020a8:	464f      	mov	r7, r9
 80020aa:	1a9c      	subs	r4, r3, r2
 80020ac:	e5f6      	b.n	8001c9c <__aeabi_dsub+0xc4>
 80020ae:	2d00      	cmp	r5, #0
 80020b0:	d000      	beq.n	80020b4 <__aeabi_dsub+0x4dc>
 80020b2:	e0b7      	b.n	8002224 <__aeabi_dsub+0x64c>
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d100      	bne.n	80020ba <__aeabi_dsub+0x4e2>
 80020b8:	e0f0      	b.n	800229c <__aeabi_dsub+0x6c4>
 80020ba:	2601      	movs	r6, #1
 80020bc:	400e      	ands	r6, r1
 80020be:	4663      	mov	r3, ip
 80020c0:	9802      	ldr	r0, [sp, #8]
 80020c2:	08d9      	lsrs	r1, r3, #3
 80020c4:	0742      	lsls	r2, r0, #29
 80020c6:	430a      	orrs	r2, r1
 80020c8:	08c4      	lsrs	r4, r0, #3
 80020ca:	e696      	b.n	8001dfa <__aeabi_dsub+0x222>
 80020cc:	4c85      	ldr	r4, [pc, #532]	@ (80022e4 <__aeabi_dsub+0x70c>)
 80020ce:	1aff      	subs	r7, r7, r3
 80020d0:	4014      	ands	r4, r2
 80020d2:	0762      	lsls	r2, r4, #29
 80020d4:	08e4      	lsrs	r4, r4, #3
 80020d6:	e760      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80020d8:	4981      	ldr	r1, [pc, #516]	@ (80022e0 <__aeabi_dsub+0x708>)
 80020da:	428a      	cmp	r2, r1
 80020dc:	d100      	bne.n	80020e0 <__aeabi_dsub+0x508>
 80020de:	e0c9      	b.n	8002274 <__aeabi_dsub+0x69c>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c1      	adds	r1, r0, r3
 80020e4:	4281      	cmp	r1, r0
 80020e6:	4180      	sbcs	r0, r0
 80020e8:	9b02      	ldr	r3, [sp, #8]
 80020ea:	4240      	negs	r0, r0
 80020ec:	18e3      	adds	r3, r4, r3
 80020ee:	181b      	adds	r3, r3, r0
 80020f0:	07dd      	lsls	r5, r3, #31
 80020f2:	085c      	lsrs	r4, r3, #1
 80020f4:	2307      	movs	r3, #7
 80020f6:	0849      	lsrs	r1, r1, #1
 80020f8:	430d      	orrs	r5, r1
 80020fa:	0017      	movs	r7, r2
 80020fc:	402b      	ands	r3, r5
 80020fe:	e710      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8002100:	4663      	mov	r3, ip
 8002102:	1a1d      	subs	r5, r3, r0
 8002104:	45ac      	cmp	ip, r5
 8002106:	4192      	sbcs	r2, r2
 8002108:	2601      	movs	r6, #1
 800210a:	9b02      	ldr	r3, [sp, #8]
 800210c:	4252      	negs	r2, r2
 800210e:	1b1c      	subs	r4, r3, r4
 8002110:	4688      	mov	r8, r1
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	400e      	ands	r6, r1
 8002116:	e5c6      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002118:	4663      	mov	r3, ip
 800211a:	18c5      	adds	r5, r0, r3
 800211c:	9b02      	ldr	r3, [sp, #8]
 800211e:	4285      	cmp	r5, r0
 8002120:	4180      	sbcs	r0, r0
 8002122:	469c      	mov	ip, r3
 8002124:	4240      	negs	r0, r0
 8002126:	4464      	add	r4, ip
 8002128:	1824      	adds	r4, r4, r0
 800212a:	2701      	movs	r7, #1
 800212c:	0223      	lsls	r3, r4, #8
 800212e:	d400      	bmi.n	8002132 <__aeabi_dsub+0x55a>
 8002130:	e6f5      	b.n	8001f1e <__aeabi_dsub+0x346>
 8002132:	2702      	movs	r7, #2
 8002134:	e641      	b.n	8001dba <__aeabi_dsub+0x1e2>
 8002136:	4663      	mov	r3, ip
 8002138:	1ac5      	subs	r5, r0, r3
 800213a:	42a8      	cmp	r0, r5
 800213c:	4180      	sbcs	r0, r0
 800213e:	9b02      	ldr	r3, [sp, #8]
 8002140:	4240      	negs	r0, r0
 8002142:	1ae4      	subs	r4, r4, r3
 8002144:	2701      	movs	r7, #1
 8002146:	1a24      	subs	r4, r4, r0
 8002148:	e5a8      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800214a:	9d02      	ldr	r5, [sp, #8]
 800214c:	4652      	mov	r2, sl
 800214e:	002b      	movs	r3, r5
 8002150:	3a20      	subs	r2, #32
 8002152:	40d3      	lsrs	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	4653      	mov	r3, sl
 8002158:	2b20      	cmp	r3, #32
 800215a:	d006      	beq.n	800216a <__aeabi_dsub+0x592>
 800215c:	2240      	movs	r2, #64	@ 0x40
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	002b      	movs	r3, r5
 8002162:	4093      	lsls	r3, r2
 8002164:	4662      	mov	r2, ip
 8002166:	431a      	orrs	r2, r3
 8002168:	4693      	mov	fp, r2
 800216a:	465d      	mov	r5, fp
 800216c:	1e6b      	subs	r3, r5, #1
 800216e:	419d      	sbcs	r5, r3
 8002170:	430d      	orrs	r5, r1
 8002172:	e615      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8002174:	0762      	lsls	r2, r4, #29
 8002176:	08c0      	lsrs	r0, r0, #3
 8002178:	4302      	orrs	r2, r0
 800217a:	08e4      	lsrs	r4, r4, #3
 800217c:	e70d      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 800217e:	0011      	movs	r1, r2
 8002180:	0027      	movs	r7, r4
 8002182:	3920      	subs	r1, #32
 8002184:	40cf      	lsrs	r7, r1
 8002186:	2a20      	cmp	r2, #32
 8002188:	d005      	beq.n	8002196 <__aeabi_dsub+0x5be>
 800218a:	2140      	movs	r1, #64	@ 0x40
 800218c:	1a8a      	subs	r2, r1, r2
 800218e:	4094      	lsls	r4, r2
 8002190:	0025      	movs	r5, r4
 8002192:	4305      	orrs	r5, r0
 8002194:	9503      	str	r5, [sp, #12]
 8002196:	9d03      	ldr	r5, [sp, #12]
 8002198:	1e6a      	subs	r2, r5, #1
 800219a:	4195      	sbcs	r5, r2
 800219c:	433d      	orrs	r5, r7
 800219e:	e77d      	b.n	800209c <__aeabi_dsub+0x4c4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x5ce>
 80021a4:	e744      	b.n	8002030 <__aeabi_dsub+0x458>
 80021a6:	2601      	movs	r6, #1
 80021a8:	400e      	ands	r6, r1
 80021aa:	4663      	mov	r3, ip
 80021ac:	08d9      	lsrs	r1, r3, #3
 80021ae:	9b02      	ldr	r3, [sp, #8]
 80021b0:	075a      	lsls	r2, r3, #29
 80021b2:	430a      	orrs	r2, r1
 80021b4:	08dc      	lsrs	r4, r3, #3
 80021b6:	e6f0      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80021b8:	2a00      	cmp	r2, #0
 80021ba:	d028      	beq.n	800220e <__aeabi_dsub+0x636>
 80021bc:	4662      	mov	r2, ip
 80021be:	9f02      	ldr	r7, [sp, #8]
 80021c0:	08c0      	lsrs	r0, r0, #3
 80021c2:	433a      	orrs	r2, r7
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dsub+0x5f0>
 80021c6:	e6dc      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 80021c8:	0762      	lsls	r2, r4, #29
 80021ca:	4310      	orrs	r0, r2
 80021cc:	2280      	movs	r2, #128	@ 0x80
 80021ce:	08e4      	lsrs	r4, r4, #3
 80021d0:	0312      	lsls	r2, r2, #12
 80021d2:	4214      	tst	r4, r2
 80021d4:	d009      	beq.n	80021ea <__aeabi_dsub+0x612>
 80021d6:	08fd      	lsrs	r5, r7, #3
 80021d8:	4215      	tst	r5, r2
 80021da:	d106      	bne.n	80021ea <__aeabi_dsub+0x612>
 80021dc:	4663      	mov	r3, ip
 80021de:	2601      	movs	r6, #1
 80021e0:	002c      	movs	r4, r5
 80021e2:	08d8      	lsrs	r0, r3, #3
 80021e4:	077b      	lsls	r3, r7, #29
 80021e6:	4318      	orrs	r0, r3
 80021e8:	400e      	ands	r6, r1
 80021ea:	0f42      	lsrs	r2, r0, #29
 80021ec:	00c0      	lsls	r0, r0, #3
 80021ee:	08c0      	lsrs	r0, r0, #3
 80021f0:	0752      	lsls	r2, r2, #29
 80021f2:	4302      	orrs	r2, r0
 80021f4:	e601      	b.n	8001dfa <__aeabi_dsub+0x222>
 80021f6:	4663      	mov	r3, ip
 80021f8:	1a1d      	subs	r5, r3, r0
 80021fa:	45ac      	cmp	ip, r5
 80021fc:	4192      	sbcs	r2, r2
 80021fe:	9b02      	ldr	r3, [sp, #8]
 8002200:	4252      	negs	r2, r2
 8002202:	1b1c      	subs	r4, r3, r4
 8002204:	000e      	movs	r6, r1
 8002206:	4688      	mov	r8, r1
 8002208:	2701      	movs	r7, #1
 800220a:	1aa4      	subs	r4, r4, r2
 800220c:	e546      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800220e:	4663      	mov	r3, ip
 8002210:	08d9      	lsrs	r1, r3, #3
 8002212:	9b02      	ldr	r3, [sp, #8]
 8002214:	075a      	lsls	r2, r3, #29
 8002216:	430a      	orrs	r2, r1
 8002218:	08dc      	lsrs	r4, r3, #3
 800221a:	e5ee      	b.n	8001dfa <__aeabi_dsub+0x222>
 800221c:	4663      	mov	r3, ip
 800221e:	9c02      	ldr	r4, [sp, #8]
 8002220:	9303      	str	r3, [sp, #12]
 8002222:	e6c7      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	2a00      	cmp	r2, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x654>
 800222a:	e6aa      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 800222c:	0762      	lsls	r2, r4, #29
 800222e:	4310      	orrs	r0, r2
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	08e4      	lsrs	r4, r4, #3
 8002234:	0312      	lsls	r2, r2, #12
 8002236:	4214      	tst	r4, r2
 8002238:	d0d7      	beq.n	80021ea <__aeabi_dsub+0x612>
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08fd      	lsrs	r5, r7, #3
 800223e:	4215      	tst	r5, r2
 8002240:	d1d3      	bne.n	80021ea <__aeabi_dsub+0x612>
 8002242:	4663      	mov	r3, ip
 8002244:	2601      	movs	r6, #1
 8002246:	08d8      	lsrs	r0, r3, #3
 8002248:	077b      	lsls	r3, r7, #29
 800224a:	002c      	movs	r4, r5
 800224c:	4318      	orrs	r0, r3
 800224e:	400e      	ands	r6, r1
 8002250:	e7cb      	b.n	80021ea <__aeabi_dsub+0x612>
 8002252:	000a      	movs	r2, r1
 8002254:	0027      	movs	r7, r4
 8002256:	3a20      	subs	r2, #32
 8002258:	40d7      	lsrs	r7, r2
 800225a:	2920      	cmp	r1, #32
 800225c:	d005      	beq.n	800226a <__aeabi_dsub+0x692>
 800225e:	2240      	movs	r2, #64	@ 0x40
 8002260:	1a52      	subs	r2, r2, r1
 8002262:	4094      	lsls	r4, r2
 8002264:	0025      	movs	r5, r4
 8002266:	4305      	orrs	r5, r0
 8002268:	9503      	str	r5, [sp, #12]
 800226a:	9d03      	ldr	r5, [sp, #12]
 800226c:	1e6a      	subs	r2, r5, #1
 800226e:	4195      	sbcs	r5, r2
 8002270:	432f      	orrs	r7, r5
 8002272:	e610      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002274:	0014      	movs	r4, r2
 8002276:	2500      	movs	r5, #0
 8002278:	2200      	movs	r2, #0
 800227a:	e556      	b.n	8001d2a <__aeabi_dsub+0x152>
 800227c:	9b02      	ldr	r3, [sp, #8]
 800227e:	4460      	add	r0, ip
 8002280:	4699      	mov	r9, r3
 8002282:	4560      	cmp	r0, ip
 8002284:	4192      	sbcs	r2, r2
 8002286:	444c      	add	r4, r9
 8002288:	4252      	negs	r2, r2
 800228a:	0005      	movs	r5, r0
 800228c:	18a4      	adds	r4, r4, r2
 800228e:	e74c      	b.n	800212a <__aeabi_dsub+0x552>
 8002290:	001a      	movs	r2, r3
 8002292:	001c      	movs	r4, r3
 8002294:	432a      	orrs	r2, r5
 8002296:	d000      	beq.n	800229a <__aeabi_dsub+0x6c2>
 8002298:	e6b3      	b.n	8002002 <__aeabi_dsub+0x42a>
 800229a:	e6c9      	b.n	8002030 <__aeabi_dsub+0x458>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	2600      	movs	r6, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e5ae      	b.n	8001e02 <__aeabi_dsub+0x22a>
 80022a4:	2120      	movs	r1, #32
 80022a6:	2500      	movs	r5, #0
 80022a8:	1a09      	subs	r1, r1, r0
 80022aa:	e517      	b.n	8001cdc <__aeabi_dsub+0x104>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2500      	movs	r5, #0
 80022b0:	4c0b      	ldr	r4, [pc, #44]	@ (80022e0 <__aeabi_dsub+0x708>)
 80022b2:	e53a      	b.n	8001d2a <__aeabi_dsub+0x152>
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x6e2>
 80022b8:	e5f6      	b.n	8001ea8 <__aeabi_dsub+0x2d0>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bda      	subs	r2, r3, r7
 80022be:	4692      	mov	sl, r2
 80022c0:	2f00      	cmp	r7, #0
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x6ee>
 80022c4:	e66f      	b.n	8001fa6 <__aeabi_dsub+0x3ce>
 80022c6:	2a38      	cmp	r2, #56	@ 0x38
 80022c8:	dc05      	bgt.n	80022d6 <__aeabi_dsub+0x6fe>
 80022ca:	2680      	movs	r6, #128	@ 0x80
 80022cc:	0436      	lsls	r6, r6, #16
 80022ce:	4334      	orrs	r4, r6
 80022d0:	4688      	mov	r8, r1
 80022d2:	000e      	movs	r6, r1
 80022d4:	e6d1      	b.n	800207a <__aeabi_dsub+0x4a2>
 80022d6:	4688      	mov	r8, r1
 80022d8:	000e      	movs	r6, r1
 80022da:	2501      	movs	r5, #1
 80022dc:	e6de      	b.n	800209c <__aeabi_dsub+0x4c4>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2d00      	cmp	r5, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x71a>
 80022f0:	e668      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1bd9      	subs	r1, r3, r7
 80022f6:	2f00      	cmp	r7, #0
 80022f8:	d101      	bne.n	80022fe <__aeabi_dsub+0x726>
 80022fa:	468a      	mov	sl, r1
 80022fc:	e5a7      	b.n	8001e4e <__aeabi_dsub+0x276>
 80022fe:	2701      	movs	r7, #1
 8002300:	2938      	cmp	r1, #56	@ 0x38
 8002302:	dd00      	ble.n	8002306 <__aeabi_dsub+0x72e>
 8002304:	e5c7      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002306:	2280      	movs	r2, #128	@ 0x80
 8002308:	0412      	lsls	r2, r2, #16
 800230a:	4314      	orrs	r4, r2
 800230c:	e5af      	b.n	8001e6e <__aeabi_dsub+0x296>
 800230e:	46c0      	nop			@ (mov r8, r8)

08002310 <__aeabi_dcmpun>:
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	46c6      	mov	lr, r8
 8002314:	031e      	lsls	r6, r3, #12
 8002316:	0b36      	lsrs	r6, r6, #12
 8002318:	46b0      	mov	r8, r6
 800231a:	4e0d      	ldr	r6, [pc, #52]	@ (8002350 <__aeabi_dcmpun+0x40>)
 800231c:	030c      	lsls	r4, r1, #12
 800231e:	004d      	lsls	r5, r1, #1
 8002320:	005f      	lsls	r7, r3, #1
 8002322:	b500      	push	{lr}
 8002324:	0b24      	lsrs	r4, r4, #12
 8002326:	0d6d      	lsrs	r5, r5, #21
 8002328:	0d7f      	lsrs	r7, r7, #21
 800232a:	42b5      	cmp	r5, r6
 800232c:	d00b      	beq.n	8002346 <__aeabi_dcmpun+0x36>
 800232e:	4908      	ldr	r1, [pc, #32]	@ (8002350 <__aeabi_dcmpun+0x40>)
 8002330:	2000      	movs	r0, #0
 8002332:	428f      	cmp	r7, r1
 8002334:	d104      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 8002336:	4646      	mov	r6, r8
 8002338:	4316      	orrs	r6, r2
 800233a:	0030      	movs	r0, r6
 800233c:	1e43      	subs	r3, r0, #1
 800233e:	4198      	sbcs	r0, r3
 8002340:	bc80      	pop	{r7}
 8002342:	46b8      	mov	r8, r7
 8002344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002346:	4304      	orrs	r4, r0
 8002348:	2001      	movs	r0, #1
 800234a:	2c00      	cmp	r4, #0
 800234c:	d1f8      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 800234e:	e7ee      	b.n	800232e <__aeabi_dcmpun+0x1e>
 8002350:	000007ff 	.word	0x000007ff

08002354 <__aeabi_d2iz>:
 8002354:	000b      	movs	r3, r1
 8002356:	0002      	movs	r2, r0
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4d16      	ldr	r5, [pc, #88]	@ (80023b4 <__aeabi_d2iz+0x60>)
 800235c:	030c      	lsls	r4, r1, #12
 800235e:	b082      	sub	sp, #8
 8002360:	0049      	lsls	r1, r1, #1
 8002362:	2000      	movs	r0, #0
 8002364:	9200      	str	r2, [sp, #0]
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	0b24      	lsrs	r4, r4, #12
 800236a:	0d49      	lsrs	r1, r1, #21
 800236c:	0fde      	lsrs	r6, r3, #31
 800236e:	42a9      	cmp	r1, r5
 8002370:	dd04      	ble.n	800237c <__aeabi_d2iz+0x28>
 8002372:	4811      	ldr	r0, [pc, #68]	@ (80023b8 <__aeabi_d2iz+0x64>)
 8002374:	4281      	cmp	r1, r0
 8002376:	dd03      	ble.n	8002380 <__aeabi_d2iz+0x2c>
 8002378:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <__aeabi_d2iz+0x68>)
 800237a:	18f0      	adds	r0, r6, r3
 800237c:	b002      	add	sp, #8
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	2080      	movs	r0, #128	@ 0x80
 8002382:	0340      	lsls	r0, r0, #13
 8002384:	4320      	orrs	r0, r4
 8002386:	4c0e      	ldr	r4, [pc, #56]	@ (80023c0 <__aeabi_d2iz+0x6c>)
 8002388:	1a64      	subs	r4, r4, r1
 800238a:	2c1f      	cmp	r4, #31
 800238c:	dd08      	ble.n	80023a0 <__aeabi_d2iz+0x4c>
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <__aeabi_d2iz+0x70>)
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	40d8      	lsrs	r0, r3
 8002394:	0003      	movs	r3, r0
 8002396:	4258      	negs	r0, r3
 8002398:	2e00      	cmp	r6, #0
 800239a:	d1ef      	bne.n	800237c <__aeabi_d2iz+0x28>
 800239c:	0018      	movs	r0, r3
 800239e:	e7ed      	b.n	800237c <__aeabi_d2iz+0x28>
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <__aeabi_d2iz+0x74>)
 80023a2:	9a00      	ldr	r2, [sp, #0]
 80023a4:	469c      	mov	ip, r3
 80023a6:	0003      	movs	r3, r0
 80023a8:	4461      	add	r1, ip
 80023aa:	408b      	lsls	r3, r1
 80023ac:	40e2      	lsrs	r2, r4
 80023ae:	4313      	orrs	r3, r2
 80023b0:	e7f1      	b.n	8002396 <__aeabi_d2iz+0x42>
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	000003fe 	.word	0x000003fe
 80023b8:	0000041d 	.word	0x0000041d
 80023bc:	7fffffff 	.word	0x7fffffff
 80023c0:	00000433 	.word	0x00000433
 80023c4:	00000413 	.word	0x00000413
 80023c8:	fffffbed 	.word	0xfffffbed

080023cc <__aeabi_i2d>:
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d016      	beq.n	8002400 <__aeabi_i2d+0x34>
 80023d2:	17c3      	asrs	r3, r0, #31
 80023d4:	18c5      	adds	r5, r0, r3
 80023d6:	405d      	eors	r5, r3
 80023d8:	0fc4      	lsrs	r4, r0, #31
 80023da:	0028      	movs	r0, r5
 80023dc:	f7fe f864 	bl	80004a8 <__clzsi2>
 80023e0:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <__aeabi_i2d+0x58>)
 80023e2:	1a1b      	subs	r3, r3, r0
 80023e4:	055b      	lsls	r3, r3, #21
 80023e6:	0d5b      	lsrs	r3, r3, #21
 80023e8:	280a      	cmp	r0, #10
 80023ea:	dc14      	bgt.n	8002416 <__aeabi_i2d+0x4a>
 80023ec:	0002      	movs	r2, r0
 80023ee:	002e      	movs	r6, r5
 80023f0:	3215      	adds	r2, #21
 80023f2:	4096      	lsls	r6, r2
 80023f4:	220b      	movs	r2, #11
 80023f6:	1a12      	subs	r2, r2, r0
 80023f8:	40d5      	lsrs	r5, r2
 80023fa:	032d      	lsls	r5, r5, #12
 80023fc:	0b2d      	lsrs	r5, r5, #12
 80023fe:	e003      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002400:	2400      	movs	r4, #0
 8002402:	2300      	movs	r3, #0
 8002404:	2500      	movs	r5, #0
 8002406:	2600      	movs	r6, #0
 8002408:	051b      	lsls	r3, r3, #20
 800240a:	432b      	orrs	r3, r5
 800240c:	07e4      	lsls	r4, r4, #31
 800240e:	4323      	orrs	r3, r4
 8002410:	0030      	movs	r0, r6
 8002412:	0019      	movs	r1, r3
 8002414:	bd70      	pop	{r4, r5, r6, pc}
 8002416:	380b      	subs	r0, #11
 8002418:	4085      	lsls	r5, r0
 800241a:	032d      	lsls	r5, r5, #12
 800241c:	2600      	movs	r6, #0
 800241e:	0b2d      	lsrs	r5, r5, #12
 8002420:	e7f2      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	0000041e 	.word	0x0000041e

08002428 <__aeabi_ui2d>:
 8002428:	b510      	push	{r4, lr}
 800242a:	1e04      	subs	r4, r0, #0
 800242c:	d010      	beq.n	8002450 <__aeabi_ui2d+0x28>
 800242e:	f7fe f83b 	bl	80004a8 <__clzsi2>
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <__aeabi_ui2d+0x44>)
 8002434:	1a1b      	subs	r3, r3, r0
 8002436:	055b      	lsls	r3, r3, #21
 8002438:	0d5b      	lsrs	r3, r3, #21
 800243a:	280a      	cmp	r0, #10
 800243c:	dc0f      	bgt.n	800245e <__aeabi_ui2d+0x36>
 800243e:	220b      	movs	r2, #11
 8002440:	0021      	movs	r1, r4
 8002442:	1a12      	subs	r2, r2, r0
 8002444:	40d1      	lsrs	r1, r2
 8002446:	3015      	adds	r0, #21
 8002448:	030a      	lsls	r2, r1, #12
 800244a:	4084      	lsls	r4, r0
 800244c:	0b12      	lsrs	r2, r2, #12
 800244e:	e001      	b.n	8002454 <__aeabi_ui2d+0x2c>
 8002450:	2300      	movs	r3, #0
 8002452:	2200      	movs	r2, #0
 8002454:	051b      	lsls	r3, r3, #20
 8002456:	4313      	orrs	r3, r2
 8002458:	0020      	movs	r0, r4
 800245a:	0019      	movs	r1, r3
 800245c:	bd10      	pop	{r4, pc}
 800245e:	0022      	movs	r2, r4
 8002460:	380b      	subs	r0, #11
 8002462:	4082      	lsls	r2, r0
 8002464:	0312      	lsls	r2, r2, #12
 8002466:	2400      	movs	r4, #0
 8002468:	0b12      	lsrs	r2, r2, #12
 800246a:	e7f3      	b.n	8002454 <__aeabi_ui2d+0x2c>
 800246c:	0000041e 	.word	0x0000041e

08002470 <__clzdi2>:
 8002470:	b510      	push	{r4, lr}
 8002472:	2900      	cmp	r1, #0
 8002474:	d103      	bne.n	800247e <__clzdi2+0xe>
 8002476:	f7fe f817 	bl	80004a8 <__clzsi2>
 800247a:	3020      	adds	r0, #32
 800247c:	e002      	b.n	8002484 <__clzdi2+0x14>
 800247e:	0008      	movs	r0, r1
 8002480:	f7fe f812 	bl	80004a8 <__clzsi2>
 8002484:	bd10      	pop	{r4, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)

08002488 <resetConfig>:

    return (value & REG_OSC_STATUS_OMODE) != 0;
}

bool resetConfig(uint32_t flags)
{
 8002488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248a:	46ce      	mov	lr, r9
 800248c:	0005      	movs	r5, r0
 800248e:	4647      	mov	r7, r8
    printf("resetConfig(0x%08lx)\n", flags);
 8002490:	0029      	movs	r1, r5
{
 8002492:	b580      	push	{r7, lr}
    printf("resetConfig(0x%08lx)\n", flags);
 8002494:	48d1      	ldr	r0, [pc, #836]	@ (80027dc <resetConfig+0x354>)
 8002496:	f004 fca1 	bl	8006ddc <printf_>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800249a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800249e:	b672      	cpsid	i
{
    // uint8_t address = AB1815_SPI_WRITE(offset);
    uint8_t address = offset | 0x80;
    uint32_t primask_bit = utils_enter_critical_section();

    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80024a0:	2240      	movs	r2, #64	@ 0x40
 80024a2:	4bcf      	ldr	r3, [pc, #828]	@ (80027e0 <resetConfig+0x358>)
 80024a4:	6819      	ldr	r1, [r3, #0]
 80024a6:	420a      	tst	r2, r1
 80024a8:	d102      	bne.n	80024b0 <resetConfig+0x28>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 80024aa:	6819      	ldr	r1, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]
        RTC_L();
 80024b0:	2280      	movs	r2, #128	@ 0x80
 80024b2:	4bcc      	ldr	r3, [pc, #816]	@ (80027e4 <resetConfig+0x35c>)
 80024b4:	05d2      	lsls	r2, r2, #23
 80024b6:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80024b8:	f004 ff42 	bl	8007340 <HAL_GetTick>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024bc:	2302      	movs	r3, #2
 80024be:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80024c0:	23fa      	movs	r3, #250	@ 0xfa
 80024c2:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80024c4:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80024c6:	4699      	mov	r9, r3
 80024c8:	4cc5      	ldr	r4, [pc, #788]	@ (80027e0 <resetConfig+0x358>)
 80024ca:	4642      	mov	r2, r8
 80024cc:	68a3      	ldr	r3, [r4, #8]
 80024ce:	421a      	tst	r2, r3
 80024d0:	d018      	beq.n	8002504 <resetConfig+0x7c>
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 80024d2:	238f      	movs	r3, #143	@ 0x8f
 80024d4:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80024d6:	f004 ff33 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80024da:	2301      	movs	r3, #1
 80024dc:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80024de:	23fa      	movs	r3, #250	@ 0xfa
 80024e0:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80024e2:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80024e4:	4699      	mov	r9, r3
 80024e6:	4cbe      	ldr	r4, [pc, #760]	@ (80027e0 <resetConfig+0x358>)
 80024e8:	4642      	mov	r2, r8
 80024ea:	68a3      	ldr	r3, [r4, #8]
 80024ec:	421a      	tst	r2, r3
 80024ee:	d113      	bne.n	8002518 <resetConfig+0x90>
 80024f0:	f004 ff26 	bl	8007340 <HAL_GetTick>
 80024f4:	1b80      	subs	r0, r0, r6
 80024f6:	4548      	cmp	r0, r9
 80024f8:	d9f6      	bls.n	80024e8 <resetConfig+0x60>
            print_error(__func__, __LINE__);
 80024fa:	48bb      	ldr	r0, [pc, #748]	@ (80027e8 <resetConfig+0x360>)
 80024fc:	49bb      	ldr	r1, [pc, #748]	@ (80027ec <resetConfig+0x364>)
 80024fe:	f002 fef7 	bl	80052f0 <print_error>
 8002502:	e7f1      	b.n	80024e8 <resetConfig+0x60>
        if ((HAL_GetTick() - start_time) > 1000)
 8002504:	f004 ff1c 	bl	8007340 <HAL_GetTick>
 8002508:	1b80      	subs	r0, r0, r6
 800250a:	4548      	cmp	r0, r9
 800250c:	d9dd      	bls.n	80024ca <resetConfig+0x42>
            print_error(__func__, __LINE__); // Timeout
 800250e:	48b6      	ldr	r0, [pc, #728]	@ (80027e8 <resetConfig+0x360>)
 8002510:	49b7      	ldr	r1, [pc, #732]	@ (80027f0 <resetConfig+0x368>)
 8002512:	f002 feed 	bl	80052f0 <print_error>
 8002516:	e7d8      	b.n	80024ca <resetConfig+0x42>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002518:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800251a:	f004 ff11 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800251e:	2302      	movs	r3, #2
 8002520:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002522:	23fa      	movs	r3, #250	@ 0xfa
 8002524:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002526:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002528:	4699      	mov	r9, r3
 800252a:	4cad      	ldr	r4, [pc, #692]	@ (80027e0 <resetConfig+0x358>)
 800252c:	4642      	mov	r2, r8
 800252e:	68a3      	ldr	r3, [r4, #8]
 8002530:	421a      	tst	r2, r3
 8002532:	d018      	beq.n	8002566 <resetConfig+0xde>
  *spidr = TxData;
 8002534:	2300      	movs	r3, #0
 8002536:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002538:	f004 ff02 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800253c:	2301      	movs	r3, #1
 800253e:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002540:	23fa      	movs	r3, #250	@ 0xfa
 8002542:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002544:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002546:	4699      	mov	r9, r3
 8002548:	4ca5      	ldr	r4, [pc, #660]	@ (80027e0 <resetConfig+0x358>)
 800254a:	4642      	mov	r2, r8
 800254c:	68a3      	ldr	r3, [r4, #8]
 800254e:	421a      	tst	r2, r3
 8002550:	d113      	bne.n	800257a <resetConfig+0xf2>
 8002552:	f004 fef5 	bl	8007340 <HAL_GetTick>
 8002556:	1b80      	subs	r0, r0, r6
 8002558:	4548      	cmp	r0, r9
 800255a:	d9f6      	bls.n	800254a <resetConfig+0xc2>
            print_error(__func__, __LINE__);
 800255c:	48a2      	ldr	r0, [pc, #648]	@ (80027e8 <resetConfig+0x360>)
 800255e:	49a3      	ldr	r1, [pc, #652]	@ (80027ec <resetConfig+0x364>)
 8002560:	f002 fec6 	bl	80052f0 <print_error>
 8002564:	e7f1      	b.n	800254a <resetConfig+0xc2>
        if ((HAL_GetTick() - start_time) > 1000)
 8002566:	f004 feeb 	bl	8007340 <HAL_GetTick>
 800256a:	1b80      	subs	r0, r0, r6
 800256c:	4548      	cmp	r0, r9
 800256e:	d9dd      	bls.n	800252c <resetConfig+0xa4>
            print_error(__func__, __LINE__); // Timeout
 8002570:	489d      	ldr	r0, [pc, #628]	@ (80027e8 <resetConfig+0x360>)
 8002572:	499f      	ldr	r1, [pc, #636]	@ (80027f0 <resetConfig+0x368>)
 8002574:	f002 febc 	bl	80052f0 <print_error>
 8002578:	e7d8      	b.n	800252c <resetConfig+0xa4>
        RTC_H();
 800257a:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 800257c:	7b23      	ldrb	r3, [r4, #12]
 800257e:	4b99      	ldr	r3, [pc, #612]	@ (80027e4 <resetConfig+0x35c>)
 8002580:	01d2      	lsls	r2, r2, #7
 8002582:	619a      	str	r2, [r3, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002584:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002588:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800258c:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800258e:	2340      	movs	r3, #64	@ 0x40
 8002590:	6822      	ldr	r2, [r4, #0]
 8002592:	4213      	tst	r3, r2
 8002594:	d102      	bne.n	800259c <resetConfig+0x114>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002596:	6822      	ldr	r2, [r4, #0]
 8002598:	4313      	orrs	r3, r2
 800259a:	6023      	str	r3, [r4, #0]
        RTC_L();
 800259c:	2280      	movs	r2, #128	@ 0x80
 800259e:	4b91      	ldr	r3, [pc, #580]	@ (80027e4 <resetConfig+0x35c>)
 80025a0:	05d2      	lsls	r2, r2, #23
 80025a2:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80025a4:	f004 fecc 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80025a8:	2302      	movs	r3, #2
 80025aa:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80025ac:	23fa      	movs	r3, #250	@ 0xfa
 80025ae:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80025b0:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80025b2:	4699      	mov	r9, r3
 80025b4:	4c8a      	ldr	r4, [pc, #552]	@ (80027e0 <resetConfig+0x358>)
 80025b6:	4642      	mov	r2, r8
 80025b8:	68a3      	ldr	r3, [r4, #8]
 80025ba:	421a      	tst	r2, r3
 80025bc:	d018      	beq.n	80025f0 <resetConfig+0x168>
  *spidr = TxData;
 80025be:	2390      	movs	r3, #144	@ 0x90
 80025c0:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80025c2:	f004 febd 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80025c6:	2301      	movs	r3, #1
 80025c8:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80025ca:	23fa      	movs	r3, #250	@ 0xfa
 80025cc:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80025ce:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80025d0:	4699      	mov	r9, r3
 80025d2:	4c83      	ldr	r4, [pc, #524]	@ (80027e0 <resetConfig+0x358>)
 80025d4:	4642      	mov	r2, r8
 80025d6:	68a3      	ldr	r3, [r4, #8]
 80025d8:	421a      	tst	r2, r3
 80025da:	d113      	bne.n	8002604 <resetConfig+0x17c>
 80025dc:	f004 feb0 	bl	8007340 <HAL_GetTick>
 80025e0:	1b80      	subs	r0, r0, r6
 80025e2:	4548      	cmp	r0, r9
 80025e4:	d9f6      	bls.n	80025d4 <resetConfig+0x14c>
            print_error(__func__, __LINE__);
 80025e6:	4880      	ldr	r0, [pc, #512]	@ (80027e8 <resetConfig+0x360>)
 80025e8:	4980      	ldr	r1, [pc, #512]	@ (80027ec <resetConfig+0x364>)
 80025ea:	f002 fe81 	bl	80052f0 <print_error>
 80025ee:	e7f1      	b.n	80025d4 <resetConfig+0x14c>
        if ((HAL_GetTick() - start_time) > 1000)
 80025f0:	f004 fea6 	bl	8007340 <HAL_GetTick>
 80025f4:	1b80      	subs	r0, r0, r6
 80025f6:	4548      	cmp	r0, r9
 80025f8:	d9dd      	bls.n	80025b6 <resetConfig+0x12e>
            print_error(__func__, __LINE__); // Timeout
 80025fa:	487b      	ldr	r0, [pc, #492]	@ (80027e8 <resetConfig+0x360>)
 80025fc:	497c      	ldr	r1, [pc, #496]	@ (80027f0 <resetConfig+0x368>)
 80025fe:	f002 fe77 	bl	80052f0 <print_error>
 8002602:	e7d8      	b.n	80025b6 <resetConfig+0x12e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002604:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002606:	f004 fe9b 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800260a:	2302      	movs	r3, #2
 800260c:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 800260e:	23fa      	movs	r3, #250	@ 0xfa
 8002610:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002612:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002614:	4699      	mov	r9, r3
 8002616:	4c72      	ldr	r4, [pc, #456]	@ (80027e0 <resetConfig+0x358>)
 8002618:	4642      	mov	r2, r8
 800261a:	68a3      	ldr	r3, [r4, #8]
 800261c:	421a      	tst	r2, r3
 800261e:	d018      	beq.n	8002652 <resetConfig+0x1ca>
  *spidr = TxData;
 8002620:	2312      	movs	r3, #18
 8002622:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002624:	f004 fe8c 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002628:	2301      	movs	r3, #1
 800262a:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 800262c:	23fa      	movs	r3, #250	@ 0xfa
 800262e:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002630:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002632:	4699      	mov	r9, r3
 8002634:	4c6a      	ldr	r4, [pc, #424]	@ (80027e0 <resetConfig+0x358>)
 8002636:	4642      	mov	r2, r8
 8002638:	68a3      	ldr	r3, [r4, #8]
 800263a:	421a      	tst	r2, r3
 800263c:	d113      	bne.n	8002666 <resetConfig+0x1de>
 800263e:	f004 fe7f 	bl	8007340 <HAL_GetTick>
 8002642:	1b80      	subs	r0, r0, r6
 8002644:	4548      	cmp	r0, r9
 8002646:	d9f6      	bls.n	8002636 <resetConfig+0x1ae>
            print_error(__func__, __LINE__);
 8002648:	4867      	ldr	r0, [pc, #412]	@ (80027e8 <resetConfig+0x360>)
 800264a:	4968      	ldr	r1, [pc, #416]	@ (80027ec <resetConfig+0x364>)
 800264c:	f002 fe50 	bl	80052f0 <print_error>
 8002650:	e7f1      	b.n	8002636 <resetConfig+0x1ae>
        if ((HAL_GetTick() - start_time) > 1000)
 8002652:	f004 fe75 	bl	8007340 <HAL_GetTick>
 8002656:	1b80      	subs	r0, r0, r6
 8002658:	4548      	cmp	r0, r9
 800265a:	d9dd      	bls.n	8002618 <resetConfig+0x190>
            print_error(__func__, __LINE__); // Timeout
 800265c:	4862      	ldr	r0, [pc, #392]	@ (80027e8 <resetConfig+0x360>)
 800265e:	4964      	ldr	r1, [pc, #400]	@ (80027f0 <resetConfig+0x368>)
 8002660:	f002 fe46 	bl	80052f0 <print_error>
 8002664:	e7d8      	b.n	8002618 <resetConfig+0x190>
        RTC_H();
 8002666:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002668:	7b23      	ldrb	r3, [r4, #12]
 800266a:	4b5e      	ldr	r3, [pc, #376]	@ (80027e4 <resetConfig+0x35c>)
 800266c:	01d2      	lsls	r2, r2, #7
 800266e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002670:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002674:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002678:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800267a:	2340      	movs	r3, #64	@ 0x40
 800267c:	6822      	ldr	r2, [r4, #0]
 800267e:	4213      	tst	r3, r2
 8002680:	d102      	bne.n	8002688 <resetConfig+0x200>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002682:	6822      	ldr	r2, [r4, #0]
 8002684:	4313      	orrs	r3, r2
 8002686:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002688:	2280      	movs	r2, #128	@ 0x80
 800268a:	4b56      	ldr	r3, [pc, #344]	@ (80027e4 <resetConfig+0x35c>)
 800268c:	05d2      	lsls	r2, r2, #23
 800268e:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002690:	f004 fe56 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002694:	2302      	movs	r3, #2
 8002696:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002698:	23fa      	movs	r3, #250	@ 0xfa
 800269a:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800269c:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800269e:	4699      	mov	r9, r3
 80026a0:	4c4f      	ldr	r4, [pc, #316]	@ (80027e0 <resetConfig+0x358>)
 80026a2:	4642      	mov	r2, r8
 80026a4:	68a3      	ldr	r3, [r4, #8]
 80026a6:	421a      	tst	r2, r3
 80026a8:	d018      	beq.n	80026dc <resetConfig+0x254>
  *spidr = TxData;
 80026aa:	2391      	movs	r3, #145	@ 0x91
 80026ac:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80026ae:	f004 fe47 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80026b2:	2301      	movs	r3, #1
 80026b4:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80026b6:	23fa      	movs	r3, #250	@ 0xfa
 80026b8:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80026ba:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80026bc:	4699      	mov	r9, r3
 80026be:	4c48      	ldr	r4, [pc, #288]	@ (80027e0 <resetConfig+0x358>)
 80026c0:	4642      	mov	r2, r8
 80026c2:	68a3      	ldr	r3, [r4, #8]
 80026c4:	421a      	tst	r2, r3
 80026c6:	d113      	bne.n	80026f0 <resetConfig+0x268>
 80026c8:	f004 fe3a 	bl	8007340 <HAL_GetTick>
 80026cc:	1b80      	subs	r0, r0, r6
 80026ce:	4548      	cmp	r0, r9
 80026d0:	d9f6      	bls.n	80026c0 <resetConfig+0x238>
            print_error(__func__, __LINE__);
 80026d2:	4845      	ldr	r0, [pc, #276]	@ (80027e8 <resetConfig+0x360>)
 80026d4:	4945      	ldr	r1, [pc, #276]	@ (80027ec <resetConfig+0x364>)
 80026d6:	f002 fe0b 	bl	80052f0 <print_error>
 80026da:	e7f1      	b.n	80026c0 <resetConfig+0x238>
        if ((HAL_GetTick() - start_time) > 1000)
 80026dc:	f004 fe30 	bl	8007340 <HAL_GetTick>
 80026e0:	1b80      	subs	r0, r0, r6
 80026e2:	4548      	cmp	r0, r9
 80026e4:	d9dd      	bls.n	80026a2 <resetConfig+0x21a>
            print_error(__func__, __LINE__); // Timeout
 80026e6:	4840      	ldr	r0, [pc, #256]	@ (80027e8 <resetConfig+0x360>)
 80026e8:	4941      	ldr	r1, [pc, #260]	@ (80027f0 <resetConfig+0x368>)
 80026ea:	f002 fe01 	bl	80052f0 <print_error>
 80026ee:	e7d8      	b.n	80026a2 <resetConfig+0x21a>
  return (*((__IO uint8_t *)&SPIx->DR));
 80026f0:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80026f2:	f004 fe25 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80026f6:	2302      	movs	r3, #2
 80026f8:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80026fa:	23fa      	movs	r3, #250	@ 0xfa
 80026fc:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80026fe:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002700:	4699      	mov	r9, r3
 8002702:	4c37      	ldr	r4, [pc, #220]	@ (80027e0 <resetConfig+0x358>)
 8002704:	4642      	mov	r2, r8
 8002706:	68a3      	ldr	r3, [r4, #8]
 8002708:	421a      	tst	r2, r3
 800270a:	d018      	beq.n	800273e <resetConfig+0x2b6>
  *spidr = TxData;
 800270c:	233c      	movs	r3, #60	@ 0x3c
 800270e:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002710:	f004 fe16 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002714:	2301      	movs	r3, #1
 8002716:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002718:	23fa      	movs	r3, #250	@ 0xfa
 800271a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800271c:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800271e:	4699      	mov	r9, r3
 8002720:	4c2f      	ldr	r4, [pc, #188]	@ (80027e0 <resetConfig+0x358>)
 8002722:	4642      	mov	r2, r8
 8002724:	68a3      	ldr	r3, [r4, #8]
 8002726:	421a      	tst	r2, r3
 8002728:	d113      	bne.n	8002752 <resetConfig+0x2ca>
 800272a:	f004 fe09 	bl	8007340 <HAL_GetTick>
 800272e:	1b80      	subs	r0, r0, r6
 8002730:	4548      	cmp	r0, r9
 8002732:	d9f6      	bls.n	8002722 <resetConfig+0x29a>
            print_error(__func__, __LINE__);
 8002734:	482c      	ldr	r0, [pc, #176]	@ (80027e8 <resetConfig+0x360>)
 8002736:	492d      	ldr	r1, [pc, #180]	@ (80027ec <resetConfig+0x364>)
 8002738:	f002 fdda 	bl	80052f0 <print_error>
 800273c:	e7f1      	b.n	8002722 <resetConfig+0x29a>
        if ((HAL_GetTick() - start_time) > 1000)
 800273e:	f004 fdff 	bl	8007340 <HAL_GetTick>
 8002742:	1b80      	subs	r0, r0, r6
 8002744:	4548      	cmp	r0, r9
 8002746:	d9dd      	bls.n	8002704 <resetConfig+0x27c>
            print_error(__func__, __LINE__); // Timeout
 8002748:	4827      	ldr	r0, [pc, #156]	@ (80027e8 <resetConfig+0x360>)
 800274a:	4929      	ldr	r1, [pc, #164]	@ (80027f0 <resetConfig+0x368>)
 800274c:	f002 fdd0 	bl	80052f0 <print_error>
 8002750:	e7d8      	b.n	8002704 <resetConfig+0x27c>
        RTC_H();
 8002752:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002754:	7b23      	ldrb	r3, [r4, #12]
 8002756:	4b23      	ldr	r3, [pc, #140]	@ (80027e4 <resetConfig+0x35c>)
 8002758:	01d2      	lsls	r2, r2, #7
 800275a:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800275c:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002760:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002764:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002766:	2340      	movs	r3, #64	@ 0x40
 8002768:	6822      	ldr	r2, [r4, #0]
 800276a:	4213      	tst	r3, r2
 800276c:	d102      	bne.n	8002774 <resetConfig+0x2ec>
        SPI1->CR1 |= SPI_CR1_SPE;
 800276e:	6822      	ldr	r2, [r4, #0]
 8002770:	4313      	orrs	r3, r2
 8002772:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002774:	2280      	movs	r2, #128	@ 0x80
 8002776:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <resetConfig+0x35c>)
 8002778:	05d2      	lsls	r2, r2, #23
 800277a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 800277c:	f004 fde0 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002780:	2302      	movs	r3, #2
 8002782:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002784:	23fa      	movs	r3, #250	@ 0xfa
 8002786:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002788:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800278a:	4699      	mov	r9, r3
 800278c:	4c14      	ldr	r4, [pc, #80]	@ (80027e0 <resetConfig+0x358>)
 800278e:	4642      	mov	r2, r8
 8002790:	68a3      	ldr	r3, [r4, #8]
 8002792:	421a      	tst	r2, r3
 8002794:	d018      	beq.n	80027c8 <resetConfig+0x340>
  *spidr = TxData;
 8002796:	2392      	movs	r3, #146	@ 0x92
 8002798:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800279a:	f004 fdd1 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800279e:	2301      	movs	r3, #1
 80027a0:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80027a2:	23fa      	movs	r3, #250	@ 0xfa
 80027a4:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80027a6:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80027a8:	4699      	mov	r9, r3
 80027aa:	4c0d      	ldr	r4, [pc, #52]	@ (80027e0 <resetConfig+0x358>)
 80027ac:	4642      	mov	r2, r8
 80027ae:	68a3      	ldr	r3, [r4, #8]
 80027b0:	421a      	tst	r2, r3
 80027b2:	d11f      	bne.n	80027f4 <resetConfig+0x36c>
 80027b4:	f004 fdc4 	bl	8007340 <HAL_GetTick>
 80027b8:	1b80      	subs	r0, r0, r6
 80027ba:	4548      	cmp	r0, r9
 80027bc:	d9f6      	bls.n	80027ac <resetConfig+0x324>
            print_error(__func__, __LINE__);
 80027be:	480a      	ldr	r0, [pc, #40]	@ (80027e8 <resetConfig+0x360>)
 80027c0:	490a      	ldr	r1, [pc, #40]	@ (80027ec <resetConfig+0x364>)
 80027c2:	f002 fd95 	bl	80052f0 <print_error>
 80027c6:	e7f1      	b.n	80027ac <resetConfig+0x324>
        if ((HAL_GetTick() - start_time) > 1000)
 80027c8:	f004 fdba 	bl	8007340 <HAL_GetTick>
 80027cc:	1b80      	subs	r0, r0, r6
 80027ce:	4548      	cmp	r0, r9
 80027d0:	d9dd      	bls.n	800278e <resetConfig+0x306>
            print_error(__func__, __LINE__); // Timeout
 80027d2:	4805      	ldr	r0, [pc, #20]	@ (80027e8 <resetConfig+0x360>)
 80027d4:	4906      	ldr	r1, [pc, #24]	@ (80027f0 <resetConfig+0x368>)
 80027d6:	f002 fd8b 	bl	80052f0 <print_error>
 80027da:	e7d8      	b.n	800278e <resetConfig+0x306>
 80027dc:	0800ea00 	.word	0x0800ea00
 80027e0:	40013000 	.word	0x40013000
 80027e4:	50000400 	.word	0x50000400
 80027e8:	0800eaa0 	.word	0x0800eaa0
 80027ec:	00000285 	.word	0x00000285
 80027f0:	0000027a 	.word	0x0000027a
  return (*((__IO uint8_t *)&SPIx->DR));
 80027f4:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80027f6:	f004 fda3 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80027fa:	2302      	movs	r3, #2
 80027fc:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80027fe:	23fa      	movs	r3, #250	@ 0xfa
 8002800:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002802:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002804:	4699      	mov	r9, r3
 8002806:	4cce      	ldr	r4, [pc, #824]	@ (8002b40 <resetConfig+0x6b8>)
 8002808:	4642      	mov	r2, r8
 800280a:	68a3      	ldr	r3, [r4, #8]
 800280c:	421a      	tst	r2, r3
 800280e:	d018      	beq.n	8002842 <resetConfig+0x3ba>
  *spidr = TxData;
 8002810:	23e0      	movs	r3, #224	@ 0xe0
 8002812:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002814:	f004 fd94 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002818:	2301      	movs	r3, #1
 800281a:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 800281c:	23fa      	movs	r3, #250	@ 0xfa
 800281e:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002820:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002822:	4699      	mov	r9, r3
 8002824:	4cc6      	ldr	r4, [pc, #792]	@ (8002b40 <resetConfig+0x6b8>)
 8002826:	4642      	mov	r2, r8
 8002828:	68a3      	ldr	r3, [r4, #8]
 800282a:	421a      	tst	r2, r3
 800282c:	d113      	bne.n	8002856 <resetConfig+0x3ce>
 800282e:	f004 fd87 	bl	8007340 <HAL_GetTick>
 8002832:	1b80      	subs	r0, r0, r6
 8002834:	4548      	cmp	r0, r9
 8002836:	d9f6      	bls.n	8002826 <resetConfig+0x39e>
            print_error(__func__, __LINE__);
 8002838:	48c2      	ldr	r0, [pc, #776]	@ (8002b44 <resetConfig+0x6bc>)
 800283a:	49c3      	ldr	r1, [pc, #780]	@ (8002b48 <resetConfig+0x6c0>)
 800283c:	f002 fd58 	bl	80052f0 <print_error>
 8002840:	e7f1      	b.n	8002826 <resetConfig+0x39e>
        if ((HAL_GetTick() - start_time) > 1000)
 8002842:	f004 fd7d 	bl	8007340 <HAL_GetTick>
 8002846:	1b80      	subs	r0, r0, r6
 8002848:	4548      	cmp	r0, r9
 800284a:	d9dd      	bls.n	8002808 <resetConfig+0x380>
            print_error(__func__, __LINE__); // Timeout
 800284c:	48bd      	ldr	r0, [pc, #756]	@ (8002b44 <resetConfig+0x6bc>)
 800284e:	49bf      	ldr	r1, [pc, #764]	@ (8002b4c <resetConfig+0x6c4>)
 8002850:	f002 fd4e 	bl	80052f0 <print_error>
 8002854:	e7d8      	b.n	8002808 <resetConfig+0x380>
        RTC_H();
 8002856:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002858:	7b23      	ldrb	r3, [r4, #12]
 800285a:	4bbd      	ldr	r3, [pc, #756]	@ (8002b50 <resetConfig+0x6c8>)
 800285c:	01d2      	lsls	r2, r2, #7
 800285e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002860:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002864:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002868:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800286a:	2340      	movs	r3, #64	@ 0x40
 800286c:	6822      	ldr	r2, [r4, #0]
 800286e:	4213      	tst	r3, r2
 8002870:	d102      	bne.n	8002878 <resetConfig+0x3f0>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002872:	6822      	ldr	r2, [r4, #0]
 8002874:	4313      	orrs	r3, r2
 8002876:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002878:	2280      	movs	r2, #128	@ 0x80
 800287a:	4bb5      	ldr	r3, [pc, #724]	@ (8002b50 <resetConfig+0x6c8>)
 800287c:	05d2      	lsls	r2, r2, #23
 800287e:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002880:	f004 fd5e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002884:	2302      	movs	r3, #2
 8002886:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002888:	23fa      	movs	r3, #250	@ 0xfa
 800288a:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800288c:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800288e:	4699      	mov	r9, r3
 8002890:	4cab      	ldr	r4, [pc, #684]	@ (8002b40 <resetConfig+0x6b8>)
 8002892:	4642      	mov	r2, r8
 8002894:	68a3      	ldr	r3, [r4, #8]
 8002896:	421a      	tst	r2, r3
 8002898:	d018      	beq.n	80028cc <resetConfig+0x444>
  *spidr = TxData;
 800289a:	2393      	movs	r3, #147	@ 0x93
 800289c:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800289e:	f004 fd4f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80028a2:	2301      	movs	r3, #1
 80028a4:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80028a6:	23fa      	movs	r3, #250	@ 0xfa
 80028a8:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80028aa:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80028ac:	4699      	mov	r9, r3
 80028ae:	4ca4      	ldr	r4, [pc, #656]	@ (8002b40 <resetConfig+0x6b8>)
 80028b0:	4642      	mov	r2, r8
 80028b2:	68a3      	ldr	r3, [r4, #8]
 80028b4:	421a      	tst	r2, r3
 80028b6:	d113      	bne.n	80028e0 <resetConfig+0x458>
 80028b8:	f004 fd42 	bl	8007340 <HAL_GetTick>
 80028bc:	1b80      	subs	r0, r0, r6
 80028be:	4548      	cmp	r0, r9
 80028c0:	d9f6      	bls.n	80028b0 <resetConfig+0x428>
            print_error(__func__, __LINE__);
 80028c2:	48a0      	ldr	r0, [pc, #640]	@ (8002b44 <resetConfig+0x6bc>)
 80028c4:	49a0      	ldr	r1, [pc, #640]	@ (8002b48 <resetConfig+0x6c0>)
 80028c6:	f002 fd13 	bl	80052f0 <print_error>
 80028ca:	e7f1      	b.n	80028b0 <resetConfig+0x428>
        if ((HAL_GetTick() - start_time) > 1000)
 80028cc:	f004 fd38 	bl	8007340 <HAL_GetTick>
 80028d0:	1b80      	subs	r0, r0, r6
 80028d2:	4548      	cmp	r0, r9
 80028d4:	d9dd      	bls.n	8002892 <resetConfig+0x40a>
            print_error(__func__, __LINE__); // Timeout
 80028d6:	489b      	ldr	r0, [pc, #620]	@ (8002b44 <resetConfig+0x6bc>)
 80028d8:	499c      	ldr	r1, [pc, #624]	@ (8002b4c <resetConfig+0x6c4>)
 80028da:	f002 fd09 	bl	80052f0 <print_error>
 80028de:	e7d8      	b.n	8002892 <resetConfig+0x40a>
  return (*((__IO uint8_t *)&SPIx->DR));
 80028e0:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80028e2:	f004 fd2d 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80028e6:	2302      	movs	r3, #2
 80028e8:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80028ea:	23fa      	movs	r3, #250	@ 0xfa
 80028ec:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80028ee:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80028f0:	4699      	mov	r9, r3
 80028f2:	4c93      	ldr	r4, [pc, #588]	@ (8002b40 <resetConfig+0x6b8>)
 80028f4:	4642      	mov	r2, r8
 80028f6:	68a3      	ldr	r3, [r4, #8]
 80028f8:	421a      	tst	r2, r3
 80028fa:	d018      	beq.n	800292e <resetConfig+0x4a6>
  *spidr = TxData;
 80028fc:	2326      	movs	r3, #38	@ 0x26
 80028fe:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002900:	f004 fd1e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002904:	2301      	movs	r3, #1
 8002906:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002908:	23fa      	movs	r3, #250	@ 0xfa
 800290a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800290c:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800290e:	4699      	mov	r9, r3
 8002910:	4c8b      	ldr	r4, [pc, #556]	@ (8002b40 <resetConfig+0x6b8>)
 8002912:	4642      	mov	r2, r8
 8002914:	68a3      	ldr	r3, [r4, #8]
 8002916:	421a      	tst	r2, r3
 8002918:	d113      	bne.n	8002942 <resetConfig+0x4ba>
 800291a:	f004 fd11 	bl	8007340 <HAL_GetTick>
 800291e:	1b80      	subs	r0, r0, r6
 8002920:	4548      	cmp	r0, r9
 8002922:	d9f6      	bls.n	8002912 <resetConfig+0x48a>
            print_error(__func__, __LINE__);
 8002924:	4887      	ldr	r0, [pc, #540]	@ (8002b44 <resetConfig+0x6bc>)
 8002926:	4988      	ldr	r1, [pc, #544]	@ (8002b48 <resetConfig+0x6c0>)
 8002928:	f002 fce2 	bl	80052f0 <print_error>
 800292c:	e7f1      	b.n	8002912 <resetConfig+0x48a>
        if ((HAL_GetTick() - start_time) > 1000)
 800292e:	f004 fd07 	bl	8007340 <HAL_GetTick>
 8002932:	1b80      	subs	r0, r0, r6
 8002934:	4548      	cmp	r0, r9
 8002936:	d9dd      	bls.n	80028f4 <resetConfig+0x46c>
            print_error(__func__, __LINE__); // Timeout
 8002938:	4882      	ldr	r0, [pc, #520]	@ (8002b44 <resetConfig+0x6bc>)
 800293a:	4984      	ldr	r1, [pc, #528]	@ (8002b4c <resetConfig+0x6c4>)
 800293c:	f002 fcd8 	bl	80052f0 <print_error>
 8002940:	e7d8      	b.n	80028f4 <resetConfig+0x46c>
        RTC_H();
 8002942:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002944:	7b23      	ldrb	r3, [r4, #12]
 8002946:	4b82      	ldr	r3, [pc, #520]	@ (8002b50 <resetConfig+0x6c8>)
 8002948:	01d2      	lsls	r2, r2, #7
 800294a:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800294c:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002950:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002954:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002956:	2340      	movs	r3, #64	@ 0x40
 8002958:	6822      	ldr	r2, [r4, #0]
 800295a:	4213      	tst	r3, r2
 800295c:	d102      	bne.n	8002964 <resetConfig+0x4dc>
        SPI1->CR1 |= SPI_CR1_SPE;
 800295e:	6822      	ldr	r2, [r4, #0]
 8002960:	4313      	orrs	r3, r2
 8002962:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002964:	2280      	movs	r2, #128	@ 0x80
 8002966:	4b7a      	ldr	r3, [pc, #488]	@ (8002b50 <resetConfig+0x6c8>)
 8002968:	05d2      	lsls	r2, r2, #23
 800296a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 800296c:	f004 fce8 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002970:	23fa      	movs	r3, #250	@ 0xfa
 8002972:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002974:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002976:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002978:	4699      	mov	r9, r3
 800297a:	4c71      	ldr	r4, [pc, #452]	@ (8002b40 <resetConfig+0x6b8>)
 800297c:	68a3      	ldr	r3, [r4, #8]
 800297e:	421f      	tst	r7, r3
 8002980:	d016      	beq.n	80029b0 <resetConfig+0x528>
  *spidr = TxData;
 8002982:	2397      	movs	r3, #151	@ 0x97
 8002984:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8002986:	f004 fcdb 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 800298a:	23fa      	movs	r3, #250	@ 0xfa
 800298c:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800298e:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002990:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002992:	4699      	mov	r9, r3
 8002994:	4c6a      	ldr	r4, [pc, #424]	@ (8002b40 <resetConfig+0x6b8>)
 8002996:	68a3      	ldr	r3, [r4, #8]
 8002998:	421f      	tst	r7, r3
 800299a:	d113      	bne.n	80029c4 <resetConfig+0x53c>
 800299c:	f004 fcd0 	bl	8007340 <HAL_GetTick>
 80029a0:	1b80      	subs	r0, r0, r6
 80029a2:	4548      	cmp	r0, r9
 80029a4:	d9f7      	bls.n	8002996 <resetConfig+0x50e>
            print_error(__func__, __LINE__);
 80029a6:	4867      	ldr	r0, [pc, #412]	@ (8002b44 <resetConfig+0x6bc>)
 80029a8:	4967      	ldr	r1, [pc, #412]	@ (8002b48 <resetConfig+0x6c0>)
 80029aa:	f002 fca1 	bl	80052f0 <print_error>
 80029ae:	e7f2      	b.n	8002996 <resetConfig+0x50e>
        if ((HAL_GetTick() - start_time) > 1000)
 80029b0:	f004 fcc6 	bl	8007340 <HAL_GetTick>
 80029b4:	1b80      	subs	r0, r0, r6
 80029b6:	4548      	cmp	r0, r9
 80029b8:	d9e0      	bls.n	800297c <resetConfig+0x4f4>
            print_error(__func__, __LINE__); // Timeout
 80029ba:	4862      	ldr	r0, [pc, #392]	@ (8002b44 <resetConfig+0x6bc>)
 80029bc:	4963      	ldr	r1, [pc, #396]	@ (8002b4c <resetConfig+0x6c4>)
 80029be:	f002 fc97 	bl	80052f0 <print_error>
 80029c2:	e7db      	b.n	800297c <resetConfig+0x4f4>
  return (*((__IO uint8_t *)&SPIx->DR));
 80029c4:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80029c6:	f004 fcbb 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80029ca:	23fa      	movs	r3, #250	@ 0xfa
 80029cc:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80029ce:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80029d0:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 80029d2:	4699      	mov	r9, r3
 80029d4:	4c5a      	ldr	r4, [pc, #360]	@ (8002b40 <resetConfig+0x6b8>)
 80029d6:	68a3      	ldr	r3, [r4, #8]
 80029d8:	421f      	tst	r7, r3
 80029da:	d016      	beq.n	8002a0a <resetConfig+0x582>
  *spidr = TxData;
 80029dc:	2300      	movs	r3, #0
 80029de:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80029e0:	f004 fcae 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80029e4:	23fa      	movs	r3, #250	@ 0xfa
 80029e6:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80029e8:	0007      	movs	r7, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80029ea:	2601      	movs	r6, #1
        if ((HAL_GetTick() - start_time) > 1000)
 80029ec:	4699      	mov	r9, r3
 80029ee:	4c54      	ldr	r4, [pc, #336]	@ (8002b40 <resetConfig+0x6b8>)
 80029f0:	68a3      	ldr	r3, [r4, #8]
 80029f2:	421e      	tst	r6, r3
 80029f4:	d113      	bne.n	8002a1e <resetConfig+0x596>
 80029f6:	f004 fca3 	bl	8007340 <HAL_GetTick>
 80029fa:	1bc0      	subs	r0, r0, r7
 80029fc:	4548      	cmp	r0, r9
 80029fe:	d9f7      	bls.n	80029f0 <resetConfig+0x568>
            print_error(__func__, __LINE__);
 8002a00:	4850      	ldr	r0, [pc, #320]	@ (8002b44 <resetConfig+0x6bc>)
 8002a02:	4951      	ldr	r1, [pc, #324]	@ (8002b48 <resetConfig+0x6c0>)
 8002a04:	f002 fc74 	bl	80052f0 <print_error>
 8002a08:	e7f2      	b.n	80029f0 <resetConfig+0x568>
        if ((HAL_GetTick() - start_time) > 1000)
 8002a0a:	f004 fc99 	bl	8007340 <HAL_GetTick>
 8002a0e:	1b80      	subs	r0, r0, r6
 8002a10:	4548      	cmp	r0, r9
 8002a12:	d9e0      	bls.n	80029d6 <resetConfig+0x54e>
            print_error(__func__, __LINE__); // Timeout
 8002a14:	484b      	ldr	r0, [pc, #300]	@ (8002b44 <resetConfig+0x6bc>)
 8002a16:	494d      	ldr	r1, [pc, #308]	@ (8002b4c <resetConfig+0x6c4>)
 8002a18:	f002 fc6a 	bl	80052f0 <print_error>
 8002a1c:	e7db      	b.n	80029d6 <resetConfig+0x54e>
        RTC_H();
 8002a1e:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002a20:	7b23      	ldrb	r3, [r4, #12]
 8002a22:	4b4b      	ldr	r3, [pc, #300]	@ (8002b50 <resetConfig+0x6c8>)
 8002a24:	01d2      	lsls	r2, r2, #7
 8002a26:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a28:	f388 8810 	msr	PRIMASK, r8
    if ((flags & RESET_PRESERVE_REPEATING_TIMER) != 0)
 8002a2c:	422e      	tst	r6, r5
 8002a2e:	d055      	beq.n	8002adc <resetConfig+0x654>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a30:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002a34:	b672      	cpsid	i
    RTC_L();
 8002a36:	2280      	movs	r2, #128	@ 0x80
 8002a38:	05d2      	lsls	r2, r2, #23
 8002a3a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002a3c:	f004 fc80 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002a40:	23fa      	movs	r3, #250	@ 0xfa
 8002a42:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002a44:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002a46:	2502      	movs	r5, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002a48:	4698      	mov	r8, r3
 8002a4a:	4f3d      	ldr	r7, [pc, #244]	@ (8002b40 <resetConfig+0x6b8>)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	421d      	tst	r5, r3
 8002a50:	d016      	beq.n	8002a80 <resetConfig+0x5f8>
  *spidr = TxData;
 8002a52:	2318      	movs	r3, #24
 8002a54:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8002a56:	f004 fc73 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002a5a:	23fa      	movs	r3, #250	@ 0xfa
 8002a5c:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002a5e:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002a60:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002a62:	4698      	mov	r8, r3
 8002a64:	4c36      	ldr	r4, [pc, #216]	@ (8002b40 <resetConfig+0x6b8>)
 8002a66:	68a3      	ldr	r3, [r4, #8]
 8002a68:	421f      	tst	r7, r3
 8002a6a:	d113      	bne.n	8002a94 <resetConfig+0x60c>
 8002a6c:	f004 fc68 	bl	8007340 <HAL_GetTick>
 8002a70:	1b40      	subs	r0, r0, r5
 8002a72:	4540      	cmp	r0, r8
 8002a74:	d9f7      	bls.n	8002a66 <resetConfig+0x5de>
            print_error(__func__, __LINE__);
 8002a76:	4833      	ldr	r0, [pc, #204]	@ (8002b44 <resetConfig+0x6bc>)
 8002a78:	4933      	ldr	r1, [pc, #204]	@ (8002b48 <resetConfig+0x6c0>)
 8002a7a:	f002 fc39 	bl	80052f0 <print_error>
 8002a7e:	e7f2      	b.n	8002a66 <resetConfig+0x5de>
        if ((HAL_GetTick() - start_time) > 1000)
 8002a80:	f004 fc5e 	bl	8007340 <HAL_GetTick>
 8002a84:	1b00      	subs	r0, r0, r4
 8002a86:	4540      	cmp	r0, r8
 8002a88:	d9e0      	bls.n	8002a4c <resetConfig+0x5c4>
            print_error(__func__, __LINE__); // Timeout
 8002a8a:	482e      	ldr	r0, [pc, #184]	@ (8002b44 <resetConfig+0x6bc>)
 8002a8c:	492f      	ldr	r1, [pc, #188]	@ (8002b4c <resetConfig+0x6c4>)
 8002a8e:	f002 fc2f 	bl	80052f0 <print_error>
 8002a92:	e7db      	b.n	8002a4c <resetConfig+0x5c4>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002a94:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002a96:	f004 fc53 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002a9a:	23fa      	movs	r3, #250	@ 0xfa
 8002a9c:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002a9e:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002aa0:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002aa2:	4698      	mov	r8, r3
 8002aa4:	4d26      	ldr	r5, [pc, #152]	@ (8002b40 <resetConfig+0x6b8>)
 8002aa6:	68ab      	ldr	r3, [r5, #8]
 8002aa8:	421f      	tst	r7, r3
 8002aaa:	d100      	bne.n	8002aae <resetConfig+0x626>
 8002aac:	e092      	b.n	8002bd4 <resetConfig+0x74c>
  *spidr = TxData;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002ab2:	f004 fc45 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002ab6:	23fa      	movs	r3, #250	@ 0xfa
 8002ab8:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002aba:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002abc:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002abe:	4698      	mov	r8, r3
 8002ac0:	4d1f      	ldr	r5, [pc, #124]	@ (8002b40 <resetConfig+0x6b8>)
 8002ac2:	68ab      	ldr	r3, [r5, #8]
 8002ac4:	421f      	tst	r7, r3
 8002ac6:	d145      	bne.n	8002b54 <resetConfig+0x6cc>
 8002ac8:	f004 fc3a 	bl	8007340 <HAL_GetTick>
 8002acc:	1b00      	subs	r0, r0, r4
 8002ace:	4540      	cmp	r0, r8
 8002ad0:	d9f7      	bls.n	8002ac2 <resetConfig+0x63a>
            print_error(__func__, __LINE__);
 8002ad2:	481c      	ldr	r0, [pc, #112]	@ (8002b44 <resetConfig+0x6bc>)
 8002ad4:	491c      	ldr	r1, [pc, #112]	@ (8002b48 <resetConfig+0x6c0>)
 8002ad6:	f002 fc0b 	bl	80052f0 <print_error>
 8002ada:	e7f2      	b.n	8002ac2 <resetConfig+0x63a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002adc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002ae0:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002ae2:	2340      	movs	r3, #64	@ 0x40
 8002ae4:	6822      	ldr	r2, [r4, #0]
 8002ae6:	4213      	tst	r3, r2
 8002ae8:	d102      	bne.n	8002af0 <resetConfig+0x668>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002aea:	6822      	ldr	r2, [r4, #0]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002af0:	2280      	movs	r2, #128	@ 0x80
 8002af2:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <resetConfig+0x6c8>)
 8002af4:	05d2      	lsls	r2, r2, #23
 8002af6:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002af8:	f004 fc22 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002afc:	23fa      	movs	r3, #250	@ 0xfa
 8002afe:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002b00:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002b02:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002b04:	4698      	mov	r8, r3
 8002b06:	4d0e      	ldr	r5, [pc, #56]	@ (8002b40 <resetConfig+0x6b8>)
 8002b08:	68ab      	ldr	r3, [r5, #8]
 8002b0a:	421f      	tst	r7, r3
 8002b0c:	d100      	bne.n	8002b10 <resetConfig+0x688>
 8002b0e:	e37e      	b.n	800320e <resetConfig+0xd86>
  *spidr = TxData;
 8002b10:	2398      	movs	r3, #152	@ 0x98
 8002b12:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002b14:	f004 fc14 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002b18:	23fa      	movs	r3, #250	@ 0xfa
 8002b1a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002b1c:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002b1e:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002b20:	4698      	mov	r8, r3
 8002b22:	4c07      	ldr	r4, [pc, #28]	@ (8002b40 <resetConfig+0x6b8>)
 8002b24:	68a3      	ldr	r3, [r4, #8]
 8002b26:	421f      	tst	r7, r3
 8002b28:	d000      	beq.n	8002b2c <resetConfig+0x6a4>
 8002b2a:	e34d      	b.n	80031c8 <resetConfig+0xd40>
 8002b2c:	f004 fc08 	bl	8007340 <HAL_GetTick>
 8002b30:	1b40      	subs	r0, r0, r5
 8002b32:	4540      	cmp	r0, r8
 8002b34:	d9f6      	bls.n	8002b24 <resetConfig+0x69c>
            print_error(__func__, __LINE__);
 8002b36:	4803      	ldr	r0, [pc, #12]	@ (8002b44 <resetConfig+0x6bc>)
 8002b38:	4903      	ldr	r1, [pc, #12]	@ (8002b48 <resetConfig+0x6c0>)
 8002b3a:	f002 fbd9 	bl	80052f0 <print_error>
 8002b3e:	e7f1      	b.n	8002b24 <resetConfig+0x69c>
 8002b40:	40013000 	.word	0x40013000
 8002b44:	0800eaa0 	.word	0x0800eaa0
 8002b48:	00000285 	.word	0x00000285
 8002b4c:	0000027a 	.word	0x0000027a
 8002b50:	50000400 	.word	0x50000400
    RTC_H();
 8002b54:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002b56:	7b2b      	ldrb	r3, [r5, #12]
 8002b58:	4aca      	ldr	r2, [pc, #808]	@ (8002e84 <resetConfig+0x9fc>)
 8002b5a:	01c9      	lsls	r1, r1, #7
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b60:	f386 8810 	msr	PRIMASK, r6
    uint8_t newValue = (value & andValue) | orValue;
 8002b64:	221c      	movs	r2, #28
 8002b66:	2423      	movs	r4, #35	@ 0x23
 8002b68:	4393      	bics	r3, r2
 8002b6a:	431c      	orrs	r4, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002b6c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002b70:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002b72:	2340      	movs	r3, #64	@ 0x40
 8002b74:	682a      	ldr	r2, [r5, #0]
 8002b76:	4213      	tst	r3, r2
 8002b78:	d102      	bne.n	8002b80 <resetConfig+0x6f8>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002b7a:	682a      	ldr	r2, [r5, #0]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	602b      	str	r3, [r5, #0]
        RTC_L();
 8002b80:	2280      	movs	r2, #128	@ 0x80
 8002b82:	4bc0      	ldr	r3, [pc, #768]	@ (8002e84 <resetConfig+0x9fc>)
 8002b84:	05d2      	lsls	r2, r2, #23
 8002b86:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002b88:	f004 fbda 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002b90:	23fa      	movs	r3, #250	@ 0xfa
 8002b92:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002b94:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002b96:	4699      	mov	r9, r3
 8002b98:	4dbb      	ldr	r5, [pc, #748]	@ (8002e88 <resetConfig+0xa00>)
 8002b9a:	4642      	mov	r2, r8
 8002b9c:	68ab      	ldr	r3, [r5, #8]
 8002b9e:	421a      	tst	r2, r3
 8002ba0:	d048      	beq.n	8002c34 <resetConfig+0x7ac>
  *spidr = TxData;
 8002ba2:	2398      	movs	r3, #152	@ 0x98
 8002ba4:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002ba6:	f004 fbcb 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002baa:	2301      	movs	r3, #1
 8002bac:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002bae:	23fa      	movs	r3, #250	@ 0xfa
 8002bb0:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002bb2:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002bb4:	4699      	mov	r9, r3
 8002bb6:	4db4      	ldr	r5, [pc, #720]	@ (8002e88 <resetConfig+0xa00>)
 8002bb8:	4642      	mov	r2, r8
 8002bba:	68ab      	ldr	r3, [r5, #8]
 8002bbc:	421a      	tst	r2, r3
 8002bbe:	d114      	bne.n	8002bea <resetConfig+0x762>
 8002bc0:	f004 fbbe 	bl	8007340 <HAL_GetTick>
 8002bc4:	1b80      	subs	r0, r0, r6
 8002bc6:	4548      	cmp	r0, r9
 8002bc8:	d9f6      	bls.n	8002bb8 <resetConfig+0x730>
            print_error(__func__, __LINE__);
 8002bca:	48b0      	ldr	r0, [pc, #704]	@ (8002e8c <resetConfig+0xa04>)
 8002bcc:	49b0      	ldr	r1, [pc, #704]	@ (8002e90 <resetConfig+0xa08>)
 8002bce:	f002 fb8f 	bl	80052f0 <print_error>
 8002bd2:	e7f1      	b.n	8002bb8 <resetConfig+0x730>
        if ((HAL_GetTick() - start_time) > 1000)
 8002bd4:	f004 fbb4 	bl	8007340 <HAL_GetTick>
 8002bd8:	1b00      	subs	r0, r0, r4
 8002bda:	4540      	cmp	r0, r8
 8002bdc:	d800      	bhi.n	8002be0 <resetConfig+0x758>
 8002bde:	e762      	b.n	8002aa6 <resetConfig+0x61e>
            print_error(__func__, __LINE__); // Timeout
 8002be0:	48aa      	ldr	r0, [pc, #680]	@ (8002e8c <resetConfig+0xa04>)
 8002be2:	49ac      	ldr	r1, [pc, #688]	@ (8002e94 <resetConfig+0xa0c>)
 8002be4:	f002 fb84 	bl	80052f0 <print_error>
 8002be8:	e75d      	b.n	8002aa6 <resetConfig+0x61e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002bea:	7b2b      	ldrb	r3, [r5, #12]
    uint32_t start_time = HAL_GetTick();
 8002bec:	f004 fba8 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8002bf4:	23fa      	movs	r3, #250	@ 0xfa
 8002bf6:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002bf8:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8002bfa:	4699      	mov	r9, r3
 8002bfc:	4da2      	ldr	r5, [pc, #648]	@ (8002e88 <resetConfig+0xa00>)
 8002bfe:	4642      	mov	r2, r8
 8002c00:	68ab      	ldr	r3, [r5, #8]
 8002c02:	421a      	tst	r2, r3
 8002c04:	d100      	bne.n	8002c08 <resetConfig+0x780>
 8002c06:	e2ca      	b.n	800319e <resetConfig+0xd16>
  *spidr = TxData;
 8002c08:	732c      	strb	r4, [r5, #12]
    start_time = HAL_GetTick();
 8002c0a:	f004 fb99 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002c0e:	23fa      	movs	r3, #250	@ 0xfa
 8002c10:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002c12:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002c14:	2601      	movs	r6, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002c16:	4698      	mov	r8, r3
 8002c18:	4c9b      	ldr	r4, [pc, #620]	@ (8002e88 <resetConfig+0xa00>)
 8002c1a:	68a3      	ldr	r3, [r4, #8]
 8002c1c:	421e      	tst	r6, r3
 8002c1e:	d113      	bne.n	8002c48 <resetConfig+0x7c0>
 8002c20:	f004 fb8e 	bl	8007340 <HAL_GetTick>
 8002c24:	1b40      	subs	r0, r0, r5
 8002c26:	4540      	cmp	r0, r8
 8002c28:	d9f7      	bls.n	8002c1a <resetConfig+0x792>
            print_error(__func__, __LINE__);
 8002c2a:	4898      	ldr	r0, [pc, #608]	@ (8002e8c <resetConfig+0xa04>)
 8002c2c:	4998      	ldr	r1, [pc, #608]	@ (8002e90 <resetConfig+0xa08>)
 8002c2e:	f002 fb5f 	bl	80052f0 <print_error>
 8002c32:	e7f2      	b.n	8002c1a <resetConfig+0x792>
        if ((HAL_GetTick() - start_time) > 1000)
 8002c34:	f004 fb84 	bl	8007340 <HAL_GetTick>
 8002c38:	1b80      	subs	r0, r0, r6
 8002c3a:	4548      	cmp	r0, r9
 8002c3c:	d9ad      	bls.n	8002b9a <resetConfig+0x712>
            print_error(__func__, __LINE__); // Timeout
 8002c3e:	4893      	ldr	r0, [pc, #588]	@ (8002e8c <resetConfig+0xa04>)
 8002c40:	4994      	ldr	r1, [pc, #592]	@ (8002e94 <resetConfig+0xa0c>)
 8002c42:	f002 fb55 	bl	80052f0 <print_error>
 8002c46:	e7a8      	b.n	8002b9a <resetConfig+0x712>
        RTC_H();
 8002c48:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002c4a:	7b23      	ldrb	r3, [r4, #12]
 8002c4c:	4b8d      	ldr	r3, [pc, #564]	@ (8002e84 <resetConfig+0x9fc>)
 8002c4e:	01d2      	lsls	r2, r2, #7
 8002c50:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c52:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002c56:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002c5a:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002c5c:	2240      	movs	r2, #64	@ 0x40
 8002c5e:	4b8a      	ldr	r3, [pc, #552]	@ (8002e88 <resetConfig+0xa00>)
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	420a      	tst	r2, r1
 8002c64:	d102      	bne.n	8002c6c <resetConfig+0x7e4>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002c66:	6819      	ldr	r1, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]
        RTC_L();
 8002c6c:	2280      	movs	r2, #128	@ 0x80
 8002c6e:	4b85      	ldr	r3, [pc, #532]	@ (8002e84 <resetConfig+0x9fc>)
 8002c70:	05d2      	lsls	r2, r2, #23
 8002c72:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002c74:	f004 fb64 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002c78:	23fa      	movs	r3, #250	@ 0xfa
 8002c7a:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002c7c:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002c7e:	2502      	movs	r5, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002c80:	4698      	mov	r8, r3
 8002c82:	4f81      	ldr	r7, [pc, #516]	@ (8002e88 <resetConfig+0xa00>)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	421d      	tst	r5, r3
 8002c88:	d016      	beq.n	8002cb8 <resetConfig+0x830>
  *spidr = TxData;
 8002c8a:	2399      	movs	r3, #153	@ 0x99
 8002c8c:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8002c8e:	f004 fb57 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002c92:	23fa      	movs	r3, #250	@ 0xfa
 8002c94:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002c96:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002c98:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002c9a:	4698      	mov	r8, r3
 8002c9c:	4c7a      	ldr	r4, [pc, #488]	@ (8002e88 <resetConfig+0xa00>)
 8002c9e:	68a3      	ldr	r3, [r4, #8]
 8002ca0:	421f      	tst	r7, r3
 8002ca2:	d113      	bne.n	8002ccc <resetConfig+0x844>
 8002ca4:	f004 fb4c 	bl	8007340 <HAL_GetTick>
 8002ca8:	1b40      	subs	r0, r0, r5
 8002caa:	4540      	cmp	r0, r8
 8002cac:	d9f7      	bls.n	8002c9e <resetConfig+0x816>
            print_error(__func__, __LINE__);
 8002cae:	4877      	ldr	r0, [pc, #476]	@ (8002e8c <resetConfig+0xa04>)
 8002cb0:	4977      	ldr	r1, [pc, #476]	@ (8002e90 <resetConfig+0xa08>)
 8002cb2:	f002 fb1d 	bl	80052f0 <print_error>
 8002cb6:	e7f2      	b.n	8002c9e <resetConfig+0x816>
        if ((HAL_GetTick() - start_time) > 1000)
 8002cb8:	f004 fb42 	bl	8007340 <HAL_GetTick>
 8002cbc:	1b00      	subs	r0, r0, r4
 8002cbe:	4540      	cmp	r0, r8
 8002cc0:	d9e0      	bls.n	8002c84 <resetConfig+0x7fc>
            print_error(__func__, __LINE__); // Timeout
 8002cc2:	4872      	ldr	r0, [pc, #456]	@ (8002e8c <resetConfig+0xa04>)
 8002cc4:	4973      	ldr	r1, [pc, #460]	@ (8002e94 <resetConfig+0xa0c>)
 8002cc6:	f002 fb13 	bl	80052f0 <print_error>
 8002cca:	e7db      	b.n	8002c84 <resetConfig+0x7fc>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002ccc:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002cce:	f004 fb37 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002cd2:	23fa      	movs	r3, #250	@ 0xfa
 8002cd4:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002cd6:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002cd8:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002cda:	4698      	mov	r8, r3
 8002cdc:	4d6a      	ldr	r5, [pc, #424]	@ (8002e88 <resetConfig+0xa00>)
 8002cde:	68ab      	ldr	r3, [r5, #8]
 8002ce0:	421f      	tst	r7, r3
 8002ce2:	d016      	beq.n	8002d12 <resetConfig+0x88a>
  *spidr = TxData;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002ce8:	f004 fb2a 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002cec:	23fa      	movs	r3, #250	@ 0xfa
 8002cee:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002cf0:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002cf2:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002cf4:	4698      	mov	r8, r3
 8002cf6:	4c64      	ldr	r4, [pc, #400]	@ (8002e88 <resetConfig+0xa00>)
 8002cf8:	68a3      	ldr	r3, [r4, #8]
 8002cfa:	421f      	tst	r7, r3
 8002cfc:	d113      	bne.n	8002d26 <resetConfig+0x89e>
 8002cfe:	f004 fb1f 	bl	8007340 <HAL_GetTick>
 8002d02:	1b40      	subs	r0, r0, r5
 8002d04:	4540      	cmp	r0, r8
 8002d06:	d9f7      	bls.n	8002cf8 <resetConfig+0x870>
            print_error(__func__, __LINE__);
 8002d08:	4860      	ldr	r0, [pc, #384]	@ (8002e8c <resetConfig+0xa04>)
 8002d0a:	4961      	ldr	r1, [pc, #388]	@ (8002e90 <resetConfig+0xa08>)
 8002d0c:	f002 faf0 	bl	80052f0 <print_error>
 8002d10:	e7f2      	b.n	8002cf8 <resetConfig+0x870>
        if ((HAL_GetTick() - start_time) > 1000)
 8002d12:	f004 fb15 	bl	8007340 <HAL_GetTick>
 8002d16:	1b00      	subs	r0, r0, r4
 8002d18:	4540      	cmp	r0, r8
 8002d1a:	d9e0      	bls.n	8002cde <resetConfig+0x856>
            print_error(__func__, __LINE__); // Timeout
 8002d1c:	485b      	ldr	r0, [pc, #364]	@ (8002e8c <resetConfig+0xa04>)
 8002d1e:	495d      	ldr	r1, [pc, #372]	@ (8002e94 <resetConfig+0xa0c>)
 8002d20:	f002 fae6 	bl	80052f0 <print_error>
 8002d24:	e7db      	b.n	8002cde <resetConfig+0x856>
        RTC_H();
 8002d26:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002d28:	7b23      	ldrb	r3, [r4, #12]
 8002d2a:	4b56      	ldr	r3, [pc, #344]	@ (8002e84 <resetConfig+0x9fc>)
 8002d2c:	01d2      	lsls	r2, r2, #7
 8002d2e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d30:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d34:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002d38:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002d3a:	2340      	movs	r3, #64	@ 0x40
 8002d3c:	6822      	ldr	r2, [r4, #0]
 8002d3e:	4213      	tst	r3, r2
 8002d40:	d102      	bne.n	8002d48 <resetConfig+0x8c0>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002d42:	6822      	ldr	r2, [r4, #0]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002d48:	2280      	movs	r2, #128	@ 0x80
 8002d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e84 <resetConfig+0x9fc>)
 8002d4c:	05d2      	lsls	r2, r2, #23
 8002d4e:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002d50:	f004 faf6 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002d54:	23fa      	movs	r3, #250	@ 0xfa
 8002d56:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002d58:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002d5a:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002d5c:	4698      	mov	r8, r3
 8002d5e:	4d4a      	ldr	r5, [pc, #296]	@ (8002e88 <resetConfig+0xa00>)
 8002d60:	68ab      	ldr	r3, [r5, #8]
 8002d62:	421f      	tst	r7, r3
 8002d64:	d016      	beq.n	8002d94 <resetConfig+0x90c>
  *spidr = TxData;
 8002d66:	239a      	movs	r3, #154	@ 0x9a
 8002d68:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002d6a:	f004 fae9 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002d6e:	23fa      	movs	r3, #250	@ 0xfa
 8002d70:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002d72:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002d74:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002d76:	4698      	mov	r8, r3
 8002d78:	4c43      	ldr	r4, [pc, #268]	@ (8002e88 <resetConfig+0xa00>)
 8002d7a:	68a3      	ldr	r3, [r4, #8]
 8002d7c:	421f      	tst	r7, r3
 8002d7e:	d113      	bne.n	8002da8 <resetConfig+0x920>
 8002d80:	f004 fade 	bl	8007340 <HAL_GetTick>
 8002d84:	1b40      	subs	r0, r0, r5
 8002d86:	4540      	cmp	r0, r8
 8002d88:	d9f7      	bls.n	8002d7a <resetConfig+0x8f2>
            print_error(__func__, __LINE__);
 8002d8a:	4840      	ldr	r0, [pc, #256]	@ (8002e8c <resetConfig+0xa04>)
 8002d8c:	4940      	ldr	r1, [pc, #256]	@ (8002e90 <resetConfig+0xa08>)
 8002d8e:	f002 faaf 	bl	80052f0 <print_error>
 8002d92:	e7f2      	b.n	8002d7a <resetConfig+0x8f2>
        if ((HAL_GetTick() - start_time) > 1000)
 8002d94:	f004 fad4 	bl	8007340 <HAL_GetTick>
 8002d98:	1b00      	subs	r0, r0, r4
 8002d9a:	4540      	cmp	r0, r8
 8002d9c:	d9e0      	bls.n	8002d60 <resetConfig+0x8d8>
            print_error(__func__, __LINE__); // Timeout
 8002d9e:	483b      	ldr	r0, [pc, #236]	@ (8002e8c <resetConfig+0xa04>)
 8002da0:	493c      	ldr	r1, [pc, #240]	@ (8002e94 <resetConfig+0xa0c>)
 8002da2:	f002 faa5 	bl	80052f0 <print_error>
 8002da6:	e7db      	b.n	8002d60 <resetConfig+0x8d8>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002da8:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002daa:	f004 fac9 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002dae:	23fa      	movs	r3, #250	@ 0xfa
 8002db0:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002db2:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002db4:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002db6:	4698      	mov	r8, r3
 8002db8:	4d33      	ldr	r5, [pc, #204]	@ (8002e88 <resetConfig+0xa00>)
 8002dba:	68ab      	ldr	r3, [r5, #8]
 8002dbc:	421f      	tst	r7, r3
 8002dbe:	d016      	beq.n	8002dee <resetConfig+0x966>
  *spidr = TxData;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002dc4:	f004 fabc 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002dc8:	23fa      	movs	r3, #250	@ 0xfa
 8002dca:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002dcc:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002dce:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002dd0:	4698      	mov	r8, r3
 8002dd2:	4c2d      	ldr	r4, [pc, #180]	@ (8002e88 <resetConfig+0xa00>)
 8002dd4:	68a3      	ldr	r3, [r4, #8]
 8002dd6:	421f      	tst	r7, r3
 8002dd8:	d113      	bne.n	8002e02 <resetConfig+0x97a>
 8002dda:	f004 fab1 	bl	8007340 <HAL_GetTick>
 8002dde:	1b40      	subs	r0, r0, r5
 8002de0:	4540      	cmp	r0, r8
 8002de2:	d9f7      	bls.n	8002dd4 <resetConfig+0x94c>
            print_error(__func__, __LINE__);
 8002de4:	4829      	ldr	r0, [pc, #164]	@ (8002e8c <resetConfig+0xa04>)
 8002de6:	492a      	ldr	r1, [pc, #168]	@ (8002e90 <resetConfig+0xa08>)
 8002de8:	f002 fa82 	bl	80052f0 <print_error>
 8002dec:	e7f2      	b.n	8002dd4 <resetConfig+0x94c>
        if ((HAL_GetTick() - start_time) > 1000)
 8002dee:	f004 faa7 	bl	8007340 <HAL_GetTick>
 8002df2:	1b00      	subs	r0, r0, r4
 8002df4:	4540      	cmp	r0, r8
 8002df6:	d9e0      	bls.n	8002dba <resetConfig+0x932>
            print_error(__func__, __LINE__); // Timeout
 8002df8:	4824      	ldr	r0, [pc, #144]	@ (8002e8c <resetConfig+0xa04>)
 8002dfa:	4926      	ldr	r1, [pc, #152]	@ (8002e94 <resetConfig+0xa0c>)
 8002dfc:	f002 fa78 	bl	80052f0 <print_error>
 8002e00:	e7db      	b.n	8002dba <resetConfig+0x932>
        RTC_H();
 8002e02:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002e04:	7b23      	ldrb	r3, [r4, #12]
 8002e06:	4b1f      	ldr	r3, [pc, #124]	@ (8002e84 <resetConfig+0x9fc>)
 8002e08:	01d2      	lsls	r2, r2, #7
 8002e0a:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002e10:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002e14:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002e16:	2340      	movs	r3, #64	@ 0x40
 8002e18:	6822      	ldr	r2, [r4, #0]
 8002e1a:	4213      	tst	r3, r2
 8002e1c:	d102      	bne.n	8002e24 <resetConfig+0x99c>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002e1e:	6822      	ldr	r2, [r4, #0]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002e24:	2280      	movs	r2, #128	@ 0x80
 8002e26:	4b17      	ldr	r3, [pc, #92]	@ (8002e84 <resetConfig+0x9fc>)
 8002e28:	05d2      	lsls	r2, r2, #23
 8002e2a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002e2c:	f004 fa88 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002e30:	23fa      	movs	r3, #250	@ 0xfa
 8002e32:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002e34:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002e36:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002e38:	4698      	mov	r8, r3
 8002e3a:	4d13      	ldr	r5, [pc, #76]	@ (8002e88 <resetConfig+0xa00>)
 8002e3c:	68ab      	ldr	r3, [r5, #8]
 8002e3e:	421f      	tst	r7, r3
 8002e40:	d016      	beq.n	8002e70 <resetConfig+0x9e8>
  *spidr = TxData;
 8002e42:	239b      	movs	r3, #155	@ 0x9b
 8002e44:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002e46:	f004 fa7b 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002e4a:	23fa      	movs	r3, #250	@ 0xfa
 8002e4c:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002e4e:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002e50:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002e52:	4698      	mov	r8, r3
 8002e54:	4c0c      	ldr	r4, [pc, #48]	@ (8002e88 <resetConfig+0xa00>)
 8002e56:	68a3      	ldr	r3, [r4, #8]
 8002e58:	421f      	tst	r7, r3
 8002e5a:	d11d      	bne.n	8002e98 <resetConfig+0xa10>
 8002e5c:	f004 fa70 	bl	8007340 <HAL_GetTick>
 8002e60:	1b40      	subs	r0, r0, r5
 8002e62:	4540      	cmp	r0, r8
 8002e64:	d9f7      	bls.n	8002e56 <resetConfig+0x9ce>
            print_error(__func__, __LINE__);
 8002e66:	4809      	ldr	r0, [pc, #36]	@ (8002e8c <resetConfig+0xa04>)
 8002e68:	4909      	ldr	r1, [pc, #36]	@ (8002e90 <resetConfig+0xa08>)
 8002e6a:	f002 fa41 	bl	80052f0 <print_error>
 8002e6e:	e7f2      	b.n	8002e56 <resetConfig+0x9ce>
        if ((HAL_GetTick() - start_time) > 1000)
 8002e70:	f004 fa66 	bl	8007340 <HAL_GetTick>
 8002e74:	1b00      	subs	r0, r0, r4
 8002e76:	4540      	cmp	r0, r8
 8002e78:	d9e0      	bls.n	8002e3c <resetConfig+0x9b4>
            print_error(__func__, __LINE__); // Timeout
 8002e7a:	4804      	ldr	r0, [pc, #16]	@ (8002e8c <resetConfig+0xa04>)
 8002e7c:	4905      	ldr	r1, [pc, #20]	@ (8002e94 <resetConfig+0xa0c>)
 8002e7e:	f002 fa37 	bl	80052f0 <print_error>
 8002e82:	e7db      	b.n	8002e3c <resetConfig+0x9b4>
 8002e84:	50000400 	.word	0x50000400
 8002e88:	40013000 	.word	0x40013000
 8002e8c:	0800eaa0 	.word	0x0800eaa0
 8002e90:	00000285 	.word	0x00000285
 8002e94:	0000027a 	.word	0x0000027a
  return (*((__IO uint8_t *)&SPIx->DR));
 8002e98:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002e9a:	f004 fa51 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002e9e:	23fa      	movs	r3, #250	@ 0xfa
 8002ea0:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002ea2:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002ea4:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002ea6:	4698      	mov	r8, r3
 8002ea8:	4dc2      	ldr	r5, [pc, #776]	@ (80031b4 <resetConfig+0xd2c>)
 8002eaa:	68ab      	ldr	r3, [r5, #8]
 8002eac:	421f      	tst	r7, r3
 8002eae:	d016      	beq.n	8002ede <resetConfig+0xa56>
  *spidr = TxData;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002eb4:	f004 fa44 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002eb8:	23fa      	movs	r3, #250	@ 0xfa
 8002eba:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002ebc:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002ebe:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002ec0:	4698      	mov	r8, r3
 8002ec2:	4cbc      	ldr	r4, [pc, #752]	@ (80031b4 <resetConfig+0xd2c>)
 8002ec4:	68a3      	ldr	r3, [r4, #8]
 8002ec6:	421f      	tst	r7, r3
 8002ec8:	d113      	bne.n	8002ef2 <resetConfig+0xa6a>
 8002eca:	f004 fa39 	bl	8007340 <HAL_GetTick>
 8002ece:	1b40      	subs	r0, r0, r5
 8002ed0:	4540      	cmp	r0, r8
 8002ed2:	d9f7      	bls.n	8002ec4 <resetConfig+0xa3c>
            print_error(__func__, __LINE__);
 8002ed4:	48b8      	ldr	r0, [pc, #736]	@ (80031b8 <resetConfig+0xd30>)
 8002ed6:	49b9      	ldr	r1, [pc, #740]	@ (80031bc <resetConfig+0xd34>)
 8002ed8:	f002 fa0a 	bl	80052f0 <print_error>
 8002edc:	e7f2      	b.n	8002ec4 <resetConfig+0xa3c>
        if ((HAL_GetTick() - start_time) > 1000)
 8002ede:	f004 fa2f 	bl	8007340 <HAL_GetTick>
 8002ee2:	1b00      	subs	r0, r0, r4
 8002ee4:	4540      	cmp	r0, r8
 8002ee6:	d9e0      	bls.n	8002eaa <resetConfig+0xa22>
            print_error(__func__, __LINE__); // Timeout
 8002ee8:	48b3      	ldr	r0, [pc, #716]	@ (80031b8 <resetConfig+0xd30>)
 8002eea:	49b5      	ldr	r1, [pc, #724]	@ (80031c0 <resetConfig+0xd38>)
 8002eec:	f002 fa00 	bl	80052f0 <print_error>
 8002ef0:	e7db      	b.n	8002eaa <resetConfig+0xa22>
        RTC_H();
 8002ef2:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002ef4:	7b23      	ldrb	r3, [r4, #12]
 8002ef6:	4bb3      	ldr	r3, [pc, #716]	@ (80031c4 <resetConfig+0xd3c>)
 8002ef8:	01d2      	lsls	r2, r2, #7
 8002efa:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efc:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f00:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002f04:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002f06:	2340      	movs	r3, #64	@ 0x40
 8002f08:	6822      	ldr	r2, [r4, #0]
 8002f0a:	4213      	tst	r3, r2
 8002f0c:	d102      	bne.n	8002f14 <resetConfig+0xa8c>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002f0e:	6822      	ldr	r2, [r4, #0]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002f14:	2280      	movs	r2, #128	@ 0x80
 8002f16:	4bab      	ldr	r3, [pc, #684]	@ (80031c4 <resetConfig+0xd3c>)
 8002f18:	05d2      	lsls	r2, r2, #23
 8002f1a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002f1c:	f004 fa10 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002f20:	23fa      	movs	r3, #250	@ 0xfa
 8002f22:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002f24:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002f26:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002f28:	4698      	mov	r8, r3
 8002f2a:	4da2      	ldr	r5, [pc, #648]	@ (80031b4 <resetConfig+0xd2c>)
 8002f2c:	68ab      	ldr	r3, [r5, #8]
 8002f2e:	421f      	tst	r7, r3
 8002f30:	d016      	beq.n	8002f60 <resetConfig+0xad8>
  *spidr = TxData;
 8002f32:	23a1      	movs	r3, #161	@ 0xa1
 8002f34:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002f36:	f004 fa03 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002f3a:	23fa      	movs	r3, #250	@ 0xfa
 8002f3c:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002f3e:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002f40:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002f42:	4698      	mov	r8, r3
 8002f44:	4c9b      	ldr	r4, [pc, #620]	@ (80031b4 <resetConfig+0xd2c>)
 8002f46:	68a3      	ldr	r3, [r4, #8]
 8002f48:	421f      	tst	r7, r3
 8002f4a:	d113      	bne.n	8002f74 <resetConfig+0xaec>
 8002f4c:	f004 f9f8 	bl	8007340 <HAL_GetTick>
 8002f50:	1b40      	subs	r0, r0, r5
 8002f52:	4540      	cmp	r0, r8
 8002f54:	d9f7      	bls.n	8002f46 <resetConfig+0xabe>
            print_error(__func__, __LINE__);
 8002f56:	4898      	ldr	r0, [pc, #608]	@ (80031b8 <resetConfig+0xd30>)
 8002f58:	4998      	ldr	r1, [pc, #608]	@ (80031bc <resetConfig+0xd34>)
 8002f5a:	f002 f9c9 	bl	80052f0 <print_error>
 8002f5e:	e7f2      	b.n	8002f46 <resetConfig+0xabe>
        if ((HAL_GetTick() - start_time) > 1000)
 8002f60:	f004 f9ee 	bl	8007340 <HAL_GetTick>
 8002f64:	1b00      	subs	r0, r0, r4
 8002f66:	4540      	cmp	r0, r8
 8002f68:	d9e0      	bls.n	8002f2c <resetConfig+0xaa4>
            print_error(__func__, __LINE__); // Timeout
 8002f6a:	4893      	ldr	r0, [pc, #588]	@ (80031b8 <resetConfig+0xd30>)
 8002f6c:	4994      	ldr	r1, [pc, #592]	@ (80031c0 <resetConfig+0xd38>)
 8002f6e:	f002 f9bf 	bl	80052f0 <print_error>
 8002f72:	e7db      	b.n	8002f2c <resetConfig+0xaa4>
  return (*((__IO uint8_t *)&SPIx->DR));
 8002f74:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8002f76:	f004 f9e3 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002f7a:	23fa      	movs	r3, #250	@ 0xfa
 8002f7c:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8002f7e:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002f80:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8002f82:	4698      	mov	r8, r3
 8002f84:	4d8b      	ldr	r5, [pc, #556]	@ (80031b4 <resetConfig+0xd2c>)
 8002f86:	68ab      	ldr	r3, [r5, #8]
 8002f88:	421f      	tst	r7, r3
 8002f8a:	d016      	beq.n	8002fba <resetConfig+0xb32>
  *spidr = TxData;
 8002f8c:	23f0      	movs	r3, #240	@ 0xf0
 8002f8e:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8002f90:	f004 f9d6 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002f94:	23fa      	movs	r3, #250	@ 0xfa
 8002f96:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8002f98:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002f9a:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8002f9c:	4698      	mov	r8, r3
 8002f9e:	4c85      	ldr	r4, [pc, #532]	@ (80031b4 <resetConfig+0xd2c>)
 8002fa0:	68a3      	ldr	r3, [r4, #8]
 8002fa2:	421f      	tst	r7, r3
 8002fa4:	d113      	bne.n	8002fce <resetConfig+0xb46>
 8002fa6:	f004 f9cb 	bl	8007340 <HAL_GetTick>
 8002faa:	1b40      	subs	r0, r0, r5
 8002fac:	4540      	cmp	r0, r8
 8002fae:	d9f7      	bls.n	8002fa0 <resetConfig+0xb18>
            print_error(__func__, __LINE__);
 8002fb0:	4881      	ldr	r0, [pc, #516]	@ (80031b8 <resetConfig+0xd30>)
 8002fb2:	4982      	ldr	r1, [pc, #520]	@ (80031bc <resetConfig+0xd34>)
 8002fb4:	f002 f99c 	bl	80052f0 <print_error>
 8002fb8:	e7f2      	b.n	8002fa0 <resetConfig+0xb18>
        if ((HAL_GetTick() - start_time) > 1000)
 8002fba:	f004 f9c1 	bl	8007340 <HAL_GetTick>
 8002fbe:	1b00      	subs	r0, r0, r4
 8002fc0:	4540      	cmp	r0, r8
 8002fc2:	d9e0      	bls.n	8002f86 <resetConfig+0xafe>
            print_error(__func__, __LINE__); // Timeout
 8002fc4:	487c      	ldr	r0, [pc, #496]	@ (80031b8 <resetConfig+0xd30>)
 8002fc6:	497e      	ldr	r1, [pc, #504]	@ (80031c0 <resetConfig+0xd38>)
 8002fc8:	f002 f992 	bl	80052f0 <print_error>
 8002fcc:	e7db      	b.n	8002f86 <resetConfig+0xafe>
        RTC_H();
 8002fce:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8002fd0:	7b23      	ldrb	r3, [r4, #12]
 8002fd2:	4b7c      	ldr	r3, [pc, #496]	@ (80031c4 <resetConfig+0xd3c>)
 8002fd4:	01d2      	lsls	r2, r2, #7
 8002fd6:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd8:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002fdc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002fe0:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002fe2:	2340      	movs	r3, #64	@ 0x40
 8002fe4:	6822      	ldr	r2, [r4, #0]
 8002fe6:	4213      	tst	r3, r2
 8002fe8:	d102      	bne.n	8002ff0 <resetConfig+0xb68>
        SPI1->CR1 |= SPI_CR1_SPE;
 8002fea:	6822      	ldr	r2, [r4, #0]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	6023      	str	r3, [r4, #0]
        RTC_L();
 8002ff0:	2280      	movs	r2, #128	@ 0x80
 8002ff2:	4b74      	ldr	r3, [pc, #464]	@ (80031c4 <resetConfig+0xd3c>)
 8002ff4:	05d2      	lsls	r2, r2, #23
 8002ff6:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8002ff8:	f004 f9a2 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8002ffc:	23fa      	movs	r3, #250	@ 0xfa
 8002ffe:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003000:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003002:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8003004:	4698      	mov	r8, r3
 8003006:	4d6b      	ldr	r5, [pc, #428]	@ (80031b4 <resetConfig+0xd2c>)
 8003008:	68ab      	ldr	r3, [r5, #8]
 800300a:	421f      	tst	r7, r3
 800300c:	d016      	beq.n	800303c <resetConfig+0xbb4>
  *spidr = TxData;
 800300e:	23a6      	movs	r3, #166	@ 0xa6
 8003010:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8003012:	f004 f995 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003016:	23fa      	movs	r3, #250	@ 0xfa
 8003018:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800301a:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800301c:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 800301e:	4698      	mov	r8, r3
 8003020:	4c64      	ldr	r4, [pc, #400]	@ (80031b4 <resetConfig+0xd2c>)
 8003022:	68a3      	ldr	r3, [r4, #8]
 8003024:	421f      	tst	r7, r3
 8003026:	d113      	bne.n	8003050 <resetConfig+0xbc8>
 8003028:	f004 f98a 	bl	8007340 <HAL_GetTick>
 800302c:	1b40      	subs	r0, r0, r5
 800302e:	4540      	cmp	r0, r8
 8003030:	d9f7      	bls.n	8003022 <resetConfig+0xb9a>
            print_error(__func__, __LINE__);
 8003032:	4861      	ldr	r0, [pc, #388]	@ (80031b8 <resetConfig+0xd30>)
 8003034:	4961      	ldr	r1, [pc, #388]	@ (80031bc <resetConfig+0xd34>)
 8003036:	f002 f95b 	bl	80052f0 <print_error>
 800303a:	e7f2      	b.n	8003022 <resetConfig+0xb9a>
        if ((HAL_GetTick() - start_time) > 1000)
 800303c:	f004 f980 	bl	8007340 <HAL_GetTick>
 8003040:	1b00      	subs	r0, r0, r4
 8003042:	4540      	cmp	r0, r8
 8003044:	d9e0      	bls.n	8003008 <resetConfig+0xb80>
            print_error(__func__, __LINE__); // Timeout
 8003046:	485c      	ldr	r0, [pc, #368]	@ (80031b8 <resetConfig+0xd30>)
 8003048:	495d      	ldr	r1, [pc, #372]	@ (80031c0 <resetConfig+0xd38>)
 800304a:	f002 f951 	bl	80052f0 <print_error>
 800304e:	e7db      	b.n	8003008 <resetConfig+0xb80>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003050:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8003052:	f004 f975 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003056:	23fa      	movs	r3, #250	@ 0xfa
 8003058:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800305a:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800305c:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 800305e:	4698      	mov	r8, r3
 8003060:	4d54      	ldr	r5, [pc, #336]	@ (80031b4 <resetConfig+0xd2c>)
 8003062:	68ab      	ldr	r3, [r5, #8]
 8003064:	421f      	tst	r7, r3
 8003066:	d016      	beq.n	8003096 <resetConfig+0xc0e>
  *spidr = TxData;
 8003068:	2300      	movs	r3, #0
 800306a:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 800306c:	f004 f968 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003070:	23fa      	movs	r3, #250	@ 0xfa
 8003072:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003074:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003076:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8003078:	4698      	mov	r8, r3
 800307a:	4c4e      	ldr	r4, [pc, #312]	@ (80031b4 <resetConfig+0xd2c>)
 800307c:	68a3      	ldr	r3, [r4, #8]
 800307e:	421f      	tst	r7, r3
 8003080:	d113      	bne.n	80030aa <resetConfig+0xc22>
 8003082:	f004 f95d 	bl	8007340 <HAL_GetTick>
 8003086:	1b40      	subs	r0, r0, r5
 8003088:	4540      	cmp	r0, r8
 800308a:	d9f7      	bls.n	800307c <resetConfig+0xbf4>
            print_error(__func__, __LINE__);
 800308c:	484a      	ldr	r0, [pc, #296]	@ (80031b8 <resetConfig+0xd30>)
 800308e:	494b      	ldr	r1, [pc, #300]	@ (80031bc <resetConfig+0xd34>)
 8003090:	f002 f92e 	bl	80052f0 <print_error>
 8003094:	e7f2      	b.n	800307c <resetConfig+0xbf4>
        if ((HAL_GetTick() - start_time) > 1000)
 8003096:	f004 f953 	bl	8007340 <HAL_GetTick>
 800309a:	1b00      	subs	r0, r0, r4
 800309c:	4540      	cmp	r0, r8
 800309e:	d9e0      	bls.n	8003062 <resetConfig+0xbda>
            print_error(__func__, __LINE__); // Timeout
 80030a0:	4845      	ldr	r0, [pc, #276]	@ (80031b8 <resetConfig+0xd30>)
 80030a2:	4947      	ldr	r1, [pc, #284]	@ (80031c0 <resetConfig+0xd38>)
 80030a4:	f002 f924 	bl	80052f0 <print_error>
 80030a8:	e7db      	b.n	8003062 <resetConfig+0xbda>
        RTC_H();
 80030aa:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80030ac:	7b23      	ldrb	r3, [r4, #12]
 80030ae:	4b45      	ldr	r3, [pc, #276]	@ (80031c4 <resetConfig+0xd3c>)
 80030b0:	01d2      	lsls	r2, r2, #7
 80030b2:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b4:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030b8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80030bc:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80030be:	2340      	movs	r3, #64	@ 0x40
 80030c0:	6822      	ldr	r2, [r4, #0]
 80030c2:	4213      	tst	r3, r2
 80030c4:	d102      	bne.n	80030cc <resetConfig+0xc44>
        SPI1->CR1 |= SPI_CR1_SPE;
 80030c6:	6822      	ldr	r2, [r4, #0]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	6023      	str	r3, [r4, #0]
        RTC_L();
 80030cc:	2280      	movs	r2, #128	@ 0x80
 80030ce:	4b3d      	ldr	r3, [pc, #244]	@ (80031c4 <resetConfig+0xd3c>)
 80030d0:	05d2      	lsls	r2, r2, #23
 80030d2:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80030d4:	f004 f934 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80030d8:	23fa      	movs	r3, #250	@ 0xfa
 80030da:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80030dc:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80030de:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 80030e0:	4698      	mov	r8, r3
 80030e2:	4d34      	ldr	r5, [pc, #208]	@ (80031b4 <resetConfig+0xd2c>)
 80030e4:	68ab      	ldr	r3, [r5, #8]
 80030e6:	421f      	tst	r7, r3
 80030e8:	d016      	beq.n	8003118 <resetConfig+0xc90>
  *spidr = TxData;
 80030ea:	23b0      	movs	r3, #176	@ 0xb0
 80030ec:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 80030ee:	f004 f927 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80030f2:	23fa      	movs	r3, #250	@ 0xfa
 80030f4:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80030f6:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80030f8:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 80030fa:	4698      	mov	r8, r3
 80030fc:	4c2d      	ldr	r4, [pc, #180]	@ (80031b4 <resetConfig+0xd2c>)
 80030fe:	68a3      	ldr	r3, [r4, #8]
 8003100:	421f      	tst	r7, r3
 8003102:	d113      	bne.n	800312c <resetConfig+0xca4>
 8003104:	f004 f91c 	bl	8007340 <HAL_GetTick>
 8003108:	1b40      	subs	r0, r0, r5
 800310a:	4540      	cmp	r0, r8
 800310c:	d9f7      	bls.n	80030fe <resetConfig+0xc76>
            print_error(__func__, __LINE__);
 800310e:	482a      	ldr	r0, [pc, #168]	@ (80031b8 <resetConfig+0xd30>)
 8003110:	492a      	ldr	r1, [pc, #168]	@ (80031bc <resetConfig+0xd34>)
 8003112:	f002 f8ed 	bl	80052f0 <print_error>
 8003116:	e7f2      	b.n	80030fe <resetConfig+0xc76>
        if ((HAL_GetTick() - start_time) > 1000)
 8003118:	f004 f912 	bl	8007340 <HAL_GetTick>
 800311c:	1b00      	subs	r0, r0, r4
 800311e:	4540      	cmp	r0, r8
 8003120:	d9e0      	bls.n	80030e4 <resetConfig+0xc5c>
            print_error(__func__, __LINE__); // Timeout
 8003122:	4825      	ldr	r0, [pc, #148]	@ (80031b8 <resetConfig+0xd30>)
 8003124:	4926      	ldr	r1, [pc, #152]	@ (80031c0 <resetConfig+0xd38>)
 8003126:	f002 f8e3 	bl	80052f0 <print_error>
 800312a:	e7db      	b.n	80030e4 <resetConfig+0xc5c>
  return (*((__IO uint8_t *)&SPIx->DR));
 800312c:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800312e:	f004 f907 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003132:	23fa      	movs	r3, #250	@ 0xfa
 8003134:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003136:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003138:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 800313a:	4698      	mov	r8, r3
 800313c:	4d1d      	ldr	r5, [pc, #116]	@ (80031b4 <resetConfig+0xd2c>)
 800313e:	68ab      	ldr	r3, [r5, #8]
 8003140:	421f      	tst	r7, r3
 8003142:	d016      	beq.n	8003172 <resetConfig+0xcea>
  *spidr = TxData;
 8003144:	2300      	movs	r3, #0
 8003146:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8003148:	f004 f8fa 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 800314c:	23fa      	movs	r3, #250	@ 0xfa
 800314e:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003150:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003152:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8003154:	4698      	mov	r8, r3
 8003156:	4c17      	ldr	r4, [pc, #92]	@ (80031b4 <resetConfig+0xd2c>)
 8003158:	68a3      	ldr	r3, [r4, #8]
 800315a:	421f      	tst	r7, r3
 800315c:	d113      	bne.n	8003186 <resetConfig+0xcfe>
 800315e:	f004 f8ef 	bl	8007340 <HAL_GetTick>
 8003162:	1b40      	subs	r0, r0, r5
 8003164:	4540      	cmp	r0, r8
 8003166:	d9f7      	bls.n	8003158 <resetConfig+0xcd0>
            print_error(__func__, __LINE__);
 8003168:	4813      	ldr	r0, [pc, #76]	@ (80031b8 <resetConfig+0xd30>)
 800316a:	4914      	ldr	r1, [pc, #80]	@ (80031bc <resetConfig+0xd34>)
 800316c:	f002 f8c0 	bl	80052f0 <print_error>
 8003170:	e7f2      	b.n	8003158 <resetConfig+0xcd0>
        if ((HAL_GetTick() - start_time) > 1000)
 8003172:	f004 f8e5 	bl	8007340 <HAL_GetTick>
 8003176:	1b00      	subs	r0, r0, r4
 8003178:	4540      	cmp	r0, r8
 800317a:	d9e0      	bls.n	800313e <resetConfig+0xcb6>
            print_error(__func__, __LINE__); // Timeout
 800317c:	480e      	ldr	r0, [pc, #56]	@ (80031b8 <resetConfig+0xd30>)
 800317e:	4910      	ldr	r1, [pc, #64]	@ (80031c0 <resetConfig+0xd38>)
 8003180:	f002 f8b6 	bl	80052f0 <print_error>
 8003184:	e7db      	b.n	800313e <resetConfig+0xcb6>
        RTC_H();
 8003186:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003188:	7b23      	ldrb	r3, [r4, #12]
 800318a:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <resetConfig+0xd3c>)
 800318c:	01d2      	lsls	r2, r2, #7
 800318e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003190:	f386 8810 	msr	PRIMASK, r6
}
 8003194:	2001      	movs	r0, #1
 8003196:	bcc0      	pop	{r6, r7}
 8003198:	46b9      	mov	r9, r7
 800319a:	46b0      	mov	r8, r6
 800319c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - start_time) > 1000)
 800319e:	f004 f8cf 	bl	8007340 <HAL_GetTick>
 80031a2:	1b80      	subs	r0, r0, r6
 80031a4:	4548      	cmp	r0, r9
 80031a6:	d800      	bhi.n	80031aa <resetConfig+0xd22>
 80031a8:	e529      	b.n	8002bfe <resetConfig+0x776>
            print_error(__func__, __LINE__); // Timeout
 80031aa:	4803      	ldr	r0, [pc, #12]	@ (80031b8 <resetConfig+0xd30>)
 80031ac:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <resetConfig+0xd38>)
 80031ae:	f002 f89f 	bl	80052f0 <print_error>
 80031b2:	e524      	b.n	8002bfe <resetConfig+0x776>
 80031b4:	40013000 	.word	0x40013000
 80031b8:	0800eaa0 	.word	0x0800eaa0
 80031bc:	00000285 	.word	0x00000285
 80031c0:	0000027a 	.word	0x0000027a
 80031c4:	50000400 	.word	0x50000400
 80031c8:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80031ca:	f004 f8b9 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80031ce:	23fa      	movs	r3, #250	@ 0xfa
 80031d0:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80031d2:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80031d4:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 80031d6:	4698      	mov	r8, r3
 80031d8:	4d1b      	ldr	r5, [pc, #108]	@ (8003248 <resetConfig+0xdc0>)
 80031da:	68ab      	ldr	r3, [r5, #8]
 80031dc:	421f      	tst	r7, r3
 80031de:	d029      	beq.n	8003234 <resetConfig+0xdac>
  *spidr = TxData;
 80031e0:	2323      	movs	r3, #35	@ 0x23
 80031e2:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 80031e4:	f004 f8ac 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 80031e8:	23fa      	movs	r3, #250	@ 0xfa
 80031ea:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80031ec:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80031ee:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 80031f0:	4698      	mov	r8, r3
 80031f2:	4c15      	ldr	r4, [pc, #84]	@ (8003248 <resetConfig+0xdc0>)
 80031f4:	68a3      	ldr	r3, [r4, #8]
 80031f6:	421f      	tst	r7, r3
 80031f8:	d114      	bne.n	8003224 <resetConfig+0xd9c>
 80031fa:	f004 f8a1 	bl	8007340 <HAL_GetTick>
 80031fe:	1b40      	subs	r0, r0, r5
 8003200:	4540      	cmp	r0, r8
 8003202:	d9f7      	bls.n	80031f4 <resetConfig+0xd6c>
            print_error(__func__, __LINE__);
 8003204:	4811      	ldr	r0, [pc, #68]	@ (800324c <resetConfig+0xdc4>)
 8003206:	4912      	ldr	r1, [pc, #72]	@ (8003250 <resetConfig+0xdc8>)
 8003208:	f002 f872 	bl	80052f0 <print_error>
 800320c:	e7f2      	b.n	80031f4 <resetConfig+0xd6c>
        if ((HAL_GetTick() - start_time) > 1000)
 800320e:	f004 f897 	bl	8007340 <HAL_GetTick>
 8003212:	1b00      	subs	r0, r0, r4
 8003214:	4540      	cmp	r0, r8
 8003216:	d800      	bhi.n	800321a <resetConfig+0xd92>
 8003218:	e476      	b.n	8002b08 <resetConfig+0x680>
            print_error(__func__, __LINE__); // Timeout
 800321a:	480c      	ldr	r0, [pc, #48]	@ (800324c <resetConfig+0xdc4>)
 800321c:	490d      	ldr	r1, [pc, #52]	@ (8003254 <resetConfig+0xdcc>)
 800321e:	f002 f867 	bl	80052f0 <print_error>
 8003222:	e471      	b.n	8002b08 <resetConfig+0x680>
        RTC_H();
 8003224:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003226:	7b23      	ldrb	r3, [r4, #12]
 8003228:	4b0b      	ldr	r3, [pc, #44]	@ (8003258 <resetConfig+0xdd0>)
 800322a:	01d2      	lsls	r2, r2, #7
 800322c:	619a      	str	r2, [r3, #24]
 800322e:	f386 8810 	msr	PRIMASK, r6
    SPI1_SendByte(address);
    SPI1_SendByte(buf); // Send Data to write

    spi_select_slave(1);
    utils_exit_critical_section(primask_bit);
    return 1;
 8003232:	e510      	b.n	8002c56 <resetConfig+0x7ce>
        if ((HAL_GetTick() - start_time) > 1000)
 8003234:	f004 f884 	bl	8007340 <HAL_GetTick>
 8003238:	1b00      	subs	r0, r0, r4
 800323a:	4540      	cmp	r0, r8
 800323c:	d9cd      	bls.n	80031da <resetConfig+0xd52>
            print_error(__func__, __LINE__); // Timeout
 800323e:	4803      	ldr	r0, [pc, #12]	@ (800324c <resetConfig+0xdc4>)
 8003240:	4904      	ldr	r1, [pc, #16]	@ (8003254 <resetConfig+0xdcc>)
 8003242:	f002 f855 	bl	80052f0 <print_error>
 8003246:	e7c8      	b.n	80031da <resetConfig+0xd52>
 8003248:	40013000 	.word	0x40013000
 800324c:	0800eaa0 	.word	0x0800eaa0
 8003250:	00000285 	.word	0x00000285
 8003254:	0000027a 	.word	0x0000027a
 8003258:	50000400 	.word	0x50000400

0800325c <setWDT>:
{
 800325c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800325e:	4645      	mov	r5, r8
 8003260:	46de      	mov	lr, fp
 8003262:	4657      	mov	r7, sl
 8003264:	464e      	mov	r6, r9
 8003266:	b5e0      	push	{r5, r6, r7, lr}
        seconds = watchdogSecs;
 8003268:	4b93      	ldr	r3, [pc, #588]	@ (80034b8 <setWDT+0x25c>)
{
 800326a:	0004      	movs	r4, r0
        seconds = watchdogSecs;
 800326c:	4698      	mov	r8, r3
{
 800326e:	b083      	sub	sp, #12
    if (seconds < 0)
 8003270:	2800      	cmp	r0, #0
 8003272:	da00      	bge.n	8003276 <setWDT+0x1a>
        seconds = watchdogSecs;
 8003274:	681c      	ldr	r4, [r3, #0]
    if (seconds == 0)
 8003276:	2c00      	cmp	r4, #0
 8003278:	d100      	bne.n	800327c <setWDT+0x20>
 800327a:	e094      	b.n	80033a6 <setWDT+0x14a>
        if (fourSecs < 1)
 800327c:	2c03      	cmp	r4, #3
 800327e:	dc36      	bgt.n	80032ee <setWDT+0x92>
 8003280:	2387      	movs	r3, #135	@ 0x87
 8003282:	25fa      	movs	r5, #250	@ 0xfa
 8003284:	9301      	str	r3, [sp, #4]
            fourSecs = 1;
 8003286:	3b86      	subs	r3, #134	@ 0x86
 8003288:	469a      	mov	sl, r3
 800328a:	00ed      	lsls	r5, r5, #3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800328c:	f3ef 8b10 	mrs	fp, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003290:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8003292:	2240      	movs	r2, #64	@ 0x40
 8003294:	4b89      	ldr	r3, [pc, #548]	@ (80034bc <setWDT+0x260>)
 8003296:	6819      	ldr	r1, [r3, #0]
 8003298:	420a      	tst	r2, r1
 800329a:	d102      	bne.n	80032a2 <setWDT+0x46>
        SPI1->CR1 |= SPI_CR1_SPE;
 800329c:	6819      	ldr	r1, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]
        RTC_L();
 80032a2:	2280      	movs	r2, #128	@ 0x80
 80032a4:	4b86      	ldr	r3, [pc, #536]	@ (80034c0 <setWDT+0x264>)
 80032a6:	05d2      	lsls	r2, r2, #23
 80032a8:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80032aa:	f004 f849 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80032ae:	2302      	movs	r3, #2
 80032b0:	0007      	movs	r7, r0
 80032b2:	4699      	mov	r9, r3
 80032b4:	4e81      	ldr	r6, [pc, #516]	@ (80034bc <setWDT+0x260>)
 80032b6:	464a      	mov	r2, r9
 80032b8:	68b3      	ldr	r3, [r6, #8]
 80032ba:	421a      	tst	r2, r3
 80032bc:	d020      	beq.n	8003300 <setWDT+0xa4>
  *spidr = TxData;
 80032be:	239b      	movs	r3, #155	@ 0x9b
 80032c0:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 80032c2:	f004 f83d 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80032c6:	2301      	movs	r3, #1
 80032c8:	0007      	movs	r7, r0
 80032ca:	4699      	mov	r9, r3
 80032cc:	4e7b      	ldr	r6, [pc, #492]	@ (80034bc <setWDT+0x260>)
 80032ce:	464a      	mov	r2, r9
 80032d0:	68b3      	ldr	r3, [r6, #8]
 80032d2:	421a      	tst	r2, r3
 80032d4:	d120      	bne.n	8003318 <setWDT+0xbc>
        if ((HAL_GetTick() - start_time) > 1000)
 80032d6:	f004 f833 	bl	8007340 <HAL_GetTick>
 80032da:	23fa      	movs	r3, #250	@ 0xfa
 80032dc:	1bc0      	subs	r0, r0, r7
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4298      	cmp	r0, r3
 80032e2:	d9f4      	bls.n	80032ce <setWDT+0x72>
            print_error(__func__, __LINE__);
 80032e4:	4877      	ldr	r0, [pc, #476]	@ (80034c4 <setWDT+0x268>)
 80032e6:	4978      	ldr	r1, [pc, #480]	@ (80034c8 <setWDT+0x26c>)
 80032e8:	f002 f802 	bl	80052f0 <print_error>
 80032ec:	e7ef      	b.n	80032ce <setWDT+0x72>
        if (fourSecs > 31)
 80032ee:	2c7f      	cmp	r4, #127	@ 0x7f
 80032f0:	dc00      	bgt.n	80032f4 <setWDT+0x98>
 80032f2:	e0ce      	b.n	8003492 <setWDT+0x236>
 80032f4:	23ff      	movs	r3, #255	@ 0xff
 80032f6:	9301      	str	r3, [sp, #4]
            fourSecs = 31;
 80032f8:	3be0      	subs	r3, #224	@ 0xe0
 80032fa:	469a      	mov	sl, r3
 80032fc:	4d73      	ldr	r5, [pc, #460]	@ (80034cc <setWDT+0x270>)
 80032fe:	e7c5      	b.n	800328c <setWDT+0x30>
        if ((HAL_GetTick() - start_time) > 1000)
 8003300:	f004 f81e 	bl	8007340 <HAL_GetTick>
 8003304:	23fa      	movs	r3, #250	@ 0xfa
 8003306:	1bc0      	subs	r0, r0, r7
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4298      	cmp	r0, r3
 800330c:	d9d3      	bls.n	80032b6 <setWDT+0x5a>
            print_error(__func__, __LINE__); // Timeout
 800330e:	486d      	ldr	r0, [pc, #436]	@ (80034c4 <setWDT+0x268>)
 8003310:	496f      	ldr	r1, [pc, #444]	@ (80034d0 <setWDT+0x274>)
 8003312:	f001 ffed 	bl	80052f0 <print_error>
 8003316:	e7ce      	b.n	80032b6 <setWDT+0x5a>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003318:	7b33      	ldrb	r3, [r6, #12]
    uint32_t start_time = HAL_GetTick();
 800331a:	f004 f811 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800331e:	2302      	movs	r3, #2
 8003320:	0007      	movs	r7, r0
 8003322:	4699      	mov	r9, r3
 8003324:	4e65      	ldr	r6, [pc, #404]	@ (80034bc <setWDT+0x260>)
 8003326:	464a      	mov	r2, r9
 8003328:	68b3      	ldr	r3, [r6, #8]
 800332a:	421a      	tst	r2, r3
 800332c:	d017      	beq.n	800335e <setWDT+0x102>
  *spidr = TxData;
 800332e:	9b01      	ldr	r3, [sp, #4]
 8003330:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8003332:	f004 f805 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003336:	2301      	movs	r3, #1
 8003338:	0007      	movs	r7, r0
 800333a:	4699      	mov	r9, r3
 800333c:	4e5f      	ldr	r6, [pc, #380]	@ (80034bc <setWDT+0x260>)
 800333e:	464a      	mov	r2, r9
 8003340:	68b3      	ldr	r3, [r6, #8]
 8003342:	421a      	tst	r2, r3
 8003344:	d117      	bne.n	8003376 <setWDT+0x11a>
        if ((HAL_GetTick() - start_time) > 1000)
 8003346:	f003 fffb 	bl	8007340 <HAL_GetTick>
 800334a:	23fa      	movs	r3, #250	@ 0xfa
 800334c:	1bc0      	subs	r0, r0, r7
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4298      	cmp	r0, r3
 8003352:	d9f4      	bls.n	800333e <setWDT+0xe2>
            print_error(__func__, __LINE__);
 8003354:	485b      	ldr	r0, [pc, #364]	@ (80034c4 <setWDT+0x268>)
 8003356:	495c      	ldr	r1, [pc, #368]	@ (80034c8 <setWDT+0x26c>)
 8003358:	f001 ffca 	bl	80052f0 <print_error>
 800335c:	e7ef      	b.n	800333e <setWDT+0xe2>
        if ((HAL_GetTick() - start_time) > 1000)
 800335e:	f003 ffef 	bl	8007340 <HAL_GetTick>
 8003362:	23fa      	movs	r3, #250	@ 0xfa
 8003364:	1bc0      	subs	r0, r0, r7
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4298      	cmp	r0, r3
 800336a:	d9dc      	bls.n	8003326 <setWDT+0xca>
            print_error(__func__, __LINE__); // Timeout
 800336c:	4855      	ldr	r0, [pc, #340]	@ (80034c4 <setWDT+0x268>)
 800336e:	4958      	ldr	r1, [pc, #352]	@ (80034d0 <setWDT+0x274>)
 8003370:	f001 ffbe 	bl	80052f0 <print_error>
 8003374:	e7d7      	b.n	8003326 <setWDT+0xca>
        RTC_H();
 8003376:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003378:	7b33      	ldrb	r3, [r6, #12]
 800337a:	4b51      	ldr	r3, [pc, #324]	@ (80034c0 <setWDT+0x264>)
 800337c:	01d2      	lsls	r2, r2, #7
 800337e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003380:	f38b 8810 	msr	PRIMASK, fp
        printf("watchdog set fourSecs=%d bResult=%d\n", fourSecs, bResult);
 8003384:	2201      	movs	r2, #1
 8003386:	4651      	mov	r1, sl
 8003388:	4852      	ldr	r0, [pc, #328]	@ (80034d4 <setWDT+0x278>)
 800338a:	f003 fd27 	bl	8006ddc <printf_>
        watchdogSecs = 0;
 800338e:	4643      	mov	r3, r8
}
 8003390:	2001      	movs	r0, #1
        watchdogSecs = 0;
 8003392:	601c      	str	r4, [r3, #0]
        watchdogUpdatePeriod = 0;
 8003394:	4b50      	ldr	r3, [pc, #320]	@ (80034d8 <setWDT+0x27c>)
 8003396:	601d      	str	r5, [r3, #0]
}
 8003398:	b003      	add	sp, #12
 800339a:	bcf0      	pop	{r4, r5, r6, r7}
 800339c:	46bb      	mov	fp, r7
 800339e:	46b2      	mov	sl, r6
 80033a0:	46a9      	mov	r9, r5
 80033a2:	46a0      	mov	r8, r4
 80033a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033a6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80033aa:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80033ac:	2240      	movs	r2, #64	@ 0x40
 80033ae:	4b43      	ldr	r3, [pc, #268]	@ (80034bc <setWDT+0x260>)
 80033b0:	6819      	ldr	r1, [r3, #0]
 80033b2:	420a      	tst	r2, r1
 80033b4:	d07b      	beq.n	80034ae <setWDT+0x252>
        RTC_L();
 80033b6:	2280      	movs	r2, #128	@ 0x80
 80033b8:	4b41      	ldr	r3, [pc, #260]	@ (80034c0 <setWDT+0x264>)
 80033ba:	05d2      	lsls	r2, r2, #23
 80033bc:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80033be:	f003 ffbf 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80033c2:	2302      	movs	r3, #2
 80033c4:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80033c6:	23fa      	movs	r3, #250	@ 0xfa
 80033c8:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80033ca:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80033cc:	469a      	mov	sl, r3
 80033ce:	4d3b      	ldr	r5, [pc, #236]	@ (80034bc <setWDT+0x260>)
 80033d0:	464a      	mov	r2, r9
 80033d2:	68ab      	ldr	r3, [r5, #8]
 80033d4:	421a      	tst	r2, r3
 80033d6:	d018      	beq.n	800340a <setWDT+0x1ae>
  *spidr = TxData;
 80033d8:	239b      	movs	r3, #155	@ 0x9b
 80033da:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 80033dc:	f003 ffb0 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80033e0:	2301      	movs	r3, #1
 80033e2:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80033e4:	23fa      	movs	r3, #250	@ 0xfa
 80033e6:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80033e8:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80033ea:	469a      	mov	sl, r3
 80033ec:	4d33      	ldr	r5, [pc, #204]	@ (80034bc <setWDT+0x260>)
 80033ee:	464a      	mov	r2, r9
 80033f0:	68ab      	ldr	r3, [r5, #8]
 80033f2:	421a      	tst	r2, r3
 80033f4:	d113      	bne.n	800341e <setWDT+0x1c2>
 80033f6:	f003 ffa3 	bl	8007340 <HAL_GetTick>
 80033fa:	1b80      	subs	r0, r0, r6
 80033fc:	4550      	cmp	r0, sl
 80033fe:	d9f6      	bls.n	80033ee <setWDT+0x192>
            print_error(__func__, __LINE__);
 8003400:	4830      	ldr	r0, [pc, #192]	@ (80034c4 <setWDT+0x268>)
 8003402:	4931      	ldr	r1, [pc, #196]	@ (80034c8 <setWDT+0x26c>)
 8003404:	f001 ff74 	bl	80052f0 <print_error>
 8003408:	e7f1      	b.n	80033ee <setWDT+0x192>
        if ((HAL_GetTick() - start_time) > 1000)
 800340a:	f003 ff99 	bl	8007340 <HAL_GetTick>
 800340e:	1b80      	subs	r0, r0, r6
 8003410:	4550      	cmp	r0, sl
 8003412:	d9dd      	bls.n	80033d0 <setWDT+0x174>
            print_error(__func__, __LINE__); // Timeout
 8003414:	482b      	ldr	r0, [pc, #172]	@ (80034c4 <setWDT+0x268>)
 8003416:	492e      	ldr	r1, [pc, #184]	@ (80034d0 <setWDT+0x274>)
 8003418:	f001 ff6a 	bl	80052f0 <print_error>
 800341c:	e7d8      	b.n	80033d0 <setWDT+0x174>
  return (*((__IO uint8_t *)&SPIx->DR));
 800341e:	7b2b      	ldrb	r3, [r5, #12]
    uint32_t start_time = HAL_GetTick();
 8003420:	f003 ff8e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003424:	2302      	movs	r3, #2
 8003426:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003428:	23fa      	movs	r3, #250	@ 0xfa
 800342a:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800342c:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800342e:	469a      	mov	sl, r3
 8003430:	4d22      	ldr	r5, [pc, #136]	@ (80034bc <setWDT+0x260>)
 8003432:	464a      	mov	r2, r9
 8003434:	68ab      	ldr	r3, [r5, #8]
 8003436:	421a      	tst	r2, r3
 8003438:	d018      	beq.n	800346c <setWDT+0x210>
  *spidr = TxData;
 800343a:	2300      	movs	r3, #0
 800343c:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 800343e:	f003 ff7f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003442:	2301      	movs	r3, #1
 8003444:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003446:	23fa      	movs	r3, #250	@ 0xfa
 8003448:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800344a:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800344c:	469a      	mov	sl, r3
 800344e:	4d1b      	ldr	r5, [pc, #108]	@ (80034bc <setWDT+0x260>)
 8003450:	464a      	mov	r2, r9
 8003452:	68ab      	ldr	r3, [r5, #8]
 8003454:	421a      	tst	r2, r3
 8003456:	d113      	bne.n	8003480 <setWDT+0x224>
 8003458:	f003 ff72 	bl	8007340 <HAL_GetTick>
 800345c:	1b80      	subs	r0, r0, r6
 800345e:	4550      	cmp	r0, sl
 8003460:	d9f6      	bls.n	8003450 <setWDT+0x1f4>
            print_error(__func__, __LINE__);
 8003462:	4818      	ldr	r0, [pc, #96]	@ (80034c4 <setWDT+0x268>)
 8003464:	4918      	ldr	r1, [pc, #96]	@ (80034c8 <setWDT+0x26c>)
 8003466:	f001 ff43 	bl	80052f0 <print_error>
 800346a:	e7f1      	b.n	8003450 <setWDT+0x1f4>
        if ((HAL_GetTick() - start_time) > 1000)
 800346c:	f003 ff68 	bl	8007340 <HAL_GetTick>
 8003470:	1b80      	subs	r0, r0, r6
 8003472:	4550      	cmp	r0, sl
 8003474:	d9dd      	bls.n	8003432 <setWDT+0x1d6>
            print_error(__func__, __LINE__); // Timeout
 8003476:	4813      	ldr	r0, [pc, #76]	@ (80034c4 <setWDT+0x268>)
 8003478:	4915      	ldr	r1, [pc, #84]	@ (80034d0 <setWDT+0x274>)
 800347a:	f001 ff39 	bl	80052f0 <print_error>
 800347e:	e7d8      	b.n	8003432 <setWDT+0x1d6>
        RTC_H();
 8003480:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003482:	7b2b      	ldrb	r3, [r5, #12]
 8003484:	4b0e      	ldr	r3, [pc, #56]	@ (80034c0 <setWDT+0x264>)
 8003486:	01d2      	lsls	r2, r2, #7
 8003488:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348a:	f387 8810 	msr	PRIMASK, r7
 800348e:	2500      	movs	r5, #0
 8003490:	e77d      	b.n	800338e <setWDT+0x132>
        int fourSecs = seconds / 4;
 8003492:	10a3      	asrs	r3, r4, #2
 8003494:	469a      	mov	sl, r3
        bResult = write_rtc_register(REG_WDT, REG_WDT_RESET | (fourSecs << 2) | REG_WDT_WRB_1_4_HZ);
 8003496:	237d      	movs	r3, #125	@ 0x7d
 8003498:	425b      	negs	r3, r3
 800349a:	4323      	orrs	r3, r4
 800349c:	b2db      	uxtb	r3, r3
 800349e:	9301      	str	r3, [sp, #4]
        watchdogUpdatePeriod = (fourSecs * 2000);
 80034a0:	4653      	mov	r3, sl
 80034a2:	015d      	lsls	r5, r3, #5
 80034a4:	1aed      	subs	r5, r5, r3
 80034a6:	00ad      	lsls	r5, r5, #2
 80034a8:	4455      	add	r5, sl
 80034aa:	012d      	lsls	r5, r5, #4
 80034ac:	e6ee      	b.n	800328c <setWDT+0x30>
        SPI1->CR1 |= SPI_CR1_SPE;
 80034ae:	6819      	ldr	r1, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e77f      	b.n	80033b6 <setWDT+0x15a>
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	20000360 	.word	0x20000360
 80034bc:	40013000 	.word	0x40013000
 80034c0:	50000400 	.word	0x50000400
 80034c4:	0800eaa0 	.word	0x0800eaa0
 80034c8:	00000285 	.word	0x00000285
 80034cc:	0000f230 	.word	0x0000f230
 80034d0:	0000027a 	.word	0x0000027a
 80034d4:	0800ea18 	.word	0x0800ea18
 80034d8:	2000035c 	.word	0x2000035c

080034dc <setCountdownTimer>:
{
 80034dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034de:	46de      	mov	lr, fp
 80034e0:	4645      	mov	r5, r8
 80034e2:	4657      	mov	r7, sl
 80034e4:	464e      	mov	r6, r9
 80034e6:	468b      	mov	fp, r1
 80034e8:	b5e0      	push	{r5, r6, r7, lr}
 80034ea:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80034ec:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80034f0:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80034f2:	2240      	movs	r2, #64	@ 0x40
 80034f4:	4bc7      	ldr	r3, [pc, #796]	@ (8003814 <setCountdownTimer+0x338>)
 80034f6:	6819      	ldr	r1, [r3, #0]
 80034f8:	420a      	tst	r2, r1
 80034fa:	d102      	bne.n	8003502 <setCountdownTimer+0x26>
        SPI1->CR1 |= SPI_CR1_SPE;
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	601a      	str	r2, [r3, #0]
        RTC_L();
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	4bc4      	ldr	r3, [pc, #784]	@ (8003818 <setCountdownTimer+0x33c>)
 8003506:	05d2      	lsls	r2, r2, #23
 8003508:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 800350a:	f003 ff19 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800350e:	2302      	movs	r3, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8003510:	27fa      	movs	r7, #250	@ 0xfa
    uint32_t start_time = HAL_GetTick();
 8003512:	0006      	movs	r6, r0
 8003514:	4699      	mov	r9, r3
 8003516:	4cbf      	ldr	r4, [pc, #764]	@ (8003814 <setCountdownTimer+0x338>)
        if ((HAL_GetTick() - start_time) > 1000)
 8003518:	00bf      	lsls	r7, r7, #2
 800351a:	464a      	mov	r2, r9
 800351c:	68a3      	ldr	r3, [r4, #8]
 800351e:	421a      	tst	r2, r3
 8003520:	d017      	beq.n	8003552 <setCountdownTimer+0x76>
  *spidr = TxData;
 8003522:	238f      	movs	r3, #143	@ 0x8f
 8003524:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8003526:	f003 ff0b 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800352a:	2301      	movs	r3, #1
        if ((HAL_GetTick() - start_time) > 1000)
 800352c:	27fa      	movs	r7, #250	@ 0xfa
    start_time = HAL_GetTick();
 800352e:	0006      	movs	r6, r0
 8003530:	4699      	mov	r9, r3
 8003532:	4cb8      	ldr	r4, [pc, #736]	@ (8003814 <setCountdownTimer+0x338>)
        if ((HAL_GetTick() - start_time) > 1000)
 8003534:	00bf      	lsls	r7, r7, #2
 8003536:	464a      	mov	r2, r9
 8003538:	68a3      	ldr	r3, [r4, #8]
 800353a:	421a      	tst	r2, r3
 800353c:	d113      	bne.n	8003566 <setCountdownTimer+0x8a>
 800353e:	f003 feff 	bl	8007340 <HAL_GetTick>
 8003542:	1b80      	subs	r0, r0, r6
 8003544:	42b8      	cmp	r0, r7
 8003546:	d9f6      	bls.n	8003536 <setCountdownTimer+0x5a>
            print_error(__func__, __LINE__);
 8003548:	48b4      	ldr	r0, [pc, #720]	@ (800381c <setCountdownTimer+0x340>)
 800354a:	49b5      	ldr	r1, [pc, #724]	@ (8003820 <setCountdownTimer+0x344>)
 800354c:	f001 fed0 	bl	80052f0 <print_error>
 8003550:	e7f1      	b.n	8003536 <setCountdownTimer+0x5a>
        if ((HAL_GetTick() - start_time) > 1000)
 8003552:	f003 fef5 	bl	8007340 <HAL_GetTick>
 8003556:	1b80      	subs	r0, r0, r6
 8003558:	42b8      	cmp	r0, r7
 800355a:	d9de      	bls.n	800351a <setCountdownTimer+0x3e>
            print_error(__func__, __LINE__); // Timeout
 800355c:	48af      	ldr	r0, [pc, #700]	@ (800381c <setCountdownTimer+0x340>)
 800355e:	49b1      	ldr	r1, [pc, #708]	@ (8003824 <setCountdownTimer+0x348>)
 8003560:	f001 fec6 	bl	80052f0 <print_error>
 8003564:	e7d9      	b.n	800351a <setCountdownTimer+0x3e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003566:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8003568:	f003 feea 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800356c:	2302      	movs	r3, #2
        if ((HAL_GetTick() - start_time) > 1000)
 800356e:	27fa      	movs	r7, #250	@ 0xfa
    uint32_t start_time = HAL_GetTick();
 8003570:	0006      	movs	r6, r0
 8003572:	4699      	mov	r9, r3
 8003574:	4ca7      	ldr	r4, [pc, #668]	@ (8003814 <setCountdownTimer+0x338>)
        if ((HAL_GetTick() - start_time) > 1000)
 8003576:	00bf      	lsls	r7, r7, #2
 8003578:	464a      	mov	r2, r9
 800357a:	68a3      	ldr	r3, [r4, #8]
 800357c:	421a      	tst	r2, r3
 800357e:	d016      	beq.n	80035ae <setCountdownTimer+0xd2>
  *spidr = TxData;
 8003580:	2300      	movs	r3, #0
 8003582:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8003584:	f003 fedc 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003588:	23fa      	movs	r3, #250	@ 0xfa
 800358a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800358c:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800358e:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8003590:	469a      	mov	sl, r3
 8003592:	4ca0      	ldr	r4, [pc, #640]	@ (8003814 <setCountdownTimer+0x338>)
 8003594:	68a3      	ldr	r3, [r4, #8]
 8003596:	421f      	tst	r7, r3
 8003598:	d113      	bne.n	80035c2 <setCountdownTimer+0xe6>
 800359a:	f003 fed1 	bl	8007340 <HAL_GetTick>
 800359e:	1b80      	subs	r0, r0, r6
 80035a0:	4550      	cmp	r0, sl
 80035a2:	d9f7      	bls.n	8003594 <setCountdownTimer+0xb8>
            print_error(__func__, __LINE__);
 80035a4:	489d      	ldr	r0, [pc, #628]	@ (800381c <setCountdownTimer+0x340>)
 80035a6:	499e      	ldr	r1, [pc, #632]	@ (8003820 <setCountdownTimer+0x344>)
 80035a8:	f001 fea2 	bl	80052f0 <print_error>
 80035ac:	e7f2      	b.n	8003594 <setCountdownTimer+0xb8>
        if ((HAL_GetTick() - start_time) > 1000)
 80035ae:	f003 fec7 	bl	8007340 <HAL_GetTick>
 80035b2:	1b80      	subs	r0, r0, r6
 80035b4:	42b8      	cmp	r0, r7
 80035b6:	d9df      	bls.n	8003578 <setCountdownTimer+0x9c>
            print_error(__func__, __LINE__); // Timeout
 80035b8:	4898      	ldr	r0, [pc, #608]	@ (800381c <setCountdownTimer+0x340>)
 80035ba:	499a      	ldr	r1, [pc, #616]	@ (8003824 <setCountdownTimer+0x348>)
 80035bc:	f001 fe98 	bl	80052f0 <print_error>
 80035c0:	e7da      	b.n	8003578 <setCountdownTimer+0x9c>
        RTC_H();
 80035c2:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80035c4:	7b23      	ldrb	r3, [r4, #12]
 80035c6:	4b94      	ldr	r3, [pc, #592]	@ (8003818 <setCountdownTimer+0x33c>)
 80035c8:	01d2      	lsls	r2, r2, #7
 80035ca:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035cc:	f388 8810 	msr	PRIMASK, r8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80035d0:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80035d4:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80035d6:	2340      	movs	r3, #64	@ 0x40
 80035d8:	6822      	ldr	r2, [r4, #0]
 80035da:	4213      	tst	r3, r2
 80035dc:	d102      	bne.n	80035e4 <setCountdownTimer+0x108>
        SPI1->CR1 |= SPI_CR1_SPE;
 80035de:	6822      	ldr	r2, [r4, #0]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	6023      	str	r3, [r4, #0]
        RTC_L();
 80035e4:	2280      	movs	r2, #128	@ 0x80
 80035e6:	4b8c      	ldr	r3, [pc, #560]	@ (8003818 <setCountdownTimer+0x33c>)
 80035e8:	05d2      	lsls	r2, r2, #23
 80035ea:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80035ec:	f003 fea8 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80035f0:	2302      	movs	r3, #2
 80035f2:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80035f4:	23fa      	movs	r3, #250	@ 0xfa
 80035f6:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80035f8:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80035fa:	469a      	mov	sl, r3
 80035fc:	4c85      	ldr	r4, [pc, #532]	@ (8003814 <setCountdownTimer+0x338>)
 80035fe:	464a      	mov	r2, r9
 8003600:	68a3      	ldr	r3, [r4, #8]
 8003602:	421a      	tst	r2, r3
 8003604:	d018      	beq.n	8003638 <setCountdownTimer+0x15c>
  *spidr = TxData;
 8003606:	2398      	movs	r3, #152	@ 0x98
 8003608:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800360a:	f003 fe99 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800360e:	2301      	movs	r3, #1
 8003610:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003612:	23fa      	movs	r3, #250	@ 0xfa
 8003614:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003616:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003618:	469a      	mov	sl, r3
 800361a:	4c7e      	ldr	r4, [pc, #504]	@ (8003814 <setCountdownTimer+0x338>)
 800361c:	464a      	mov	r2, r9
 800361e:	68a3      	ldr	r3, [r4, #8]
 8003620:	421a      	tst	r2, r3
 8003622:	d113      	bne.n	800364c <setCountdownTimer+0x170>
 8003624:	f003 fe8c 	bl	8007340 <HAL_GetTick>
 8003628:	1b80      	subs	r0, r0, r6
 800362a:	4550      	cmp	r0, sl
 800362c:	d9f6      	bls.n	800361c <setCountdownTimer+0x140>
            print_error(__func__, __LINE__);
 800362e:	487b      	ldr	r0, [pc, #492]	@ (800381c <setCountdownTimer+0x340>)
 8003630:	497b      	ldr	r1, [pc, #492]	@ (8003820 <setCountdownTimer+0x344>)
 8003632:	f001 fe5d 	bl	80052f0 <print_error>
 8003636:	e7f1      	b.n	800361c <setCountdownTimer+0x140>
        if ((HAL_GetTick() - start_time) > 1000)
 8003638:	f003 fe82 	bl	8007340 <HAL_GetTick>
 800363c:	1b80      	subs	r0, r0, r6
 800363e:	4550      	cmp	r0, sl
 8003640:	d9dd      	bls.n	80035fe <setCountdownTimer+0x122>
            print_error(__func__, __LINE__); // Timeout
 8003642:	4876      	ldr	r0, [pc, #472]	@ (800381c <setCountdownTimer+0x340>)
 8003644:	4977      	ldr	r1, [pc, #476]	@ (8003824 <setCountdownTimer+0x348>)
 8003646:	f001 fe53 	bl	80052f0 <print_error>
 800364a:	e7d8      	b.n	80035fe <setCountdownTimer+0x122>
  return (*((__IO uint8_t *)&SPIx->DR));
 800364c:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800364e:	f003 fe77 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003652:	2302      	movs	r3, #2
 8003654:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003656:	23fa      	movs	r3, #250	@ 0xfa
 8003658:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800365a:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800365c:	469a      	mov	sl, r3
 800365e:	4c6d      	ldr	r4, [pc, #436]	@ (8003814 <setCountdownTimer+0x338>)
 8003660:	464a      	mov	r2, r9
 8003662:	68a3      	ldr	r3, [r4, #8]
 8003664:	421a      	tst	r2, r3
 8003666:	d018      	beq.n	800369a <setCountdownTimer+0x1be>
  *spidr = TxData;
 8003668:	2323      	movs	r3, #35	@ 0x23
 800366a:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800366c:	f003 fe68 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003670:	2301      	movs	r3, #1
 8003672:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003674:	23fa      	movs	r3, #250	@ 0xfa
 8003676:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003678:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800367a:	469a      	mov	sl, r3
 800367c:	4c65      	ldr	r4, [pc, #404]	@ (8003814 <setCountdownTimer+0x338>)
 800367e:	464a      	mov	r2, r9
 8003680:	68a3      	ldr	r3, [r4, #8]
 8003682:	421a      	tst	r2, r3
 8003684:	d113      	bne.n	80036ae <setCountdownTimer+0x1d2>
 8003686:	f003 fe5b 	bl	8007340 <HAL_GetTick>
 800368a:	1b80      	subs	r0, r0, r6
 800368c:	4550      	cmp	r0, sl
 800368e:	d9f6      	bls.n	800367e <setCountdownTimer+0x1a2>
            print_error(__func__, __LINE__);
 8003690:	4862      	ldr	r0, [pc, #392]	@ (800381c <setCountdownTimer+0x340>)
 8003692:	4963      	ldr	r1, [pc, #396]	@ (8003820 <setCountdownTimer+0x344>)
 8003694:	f001 fe2c 	bl	80052f0 <print_error>
 8003698:	e7f1      	b.n	800367e <setCountdownTimer+0x1a2>
        if ((HAL_GetTick() - start_time) > 1000)
 800369a:	f003 fe51 	bl	8007340 <HAL_GetTick>
 800369e:	1b80      	subs	r0, r0, r6
 80036a0:	4550      	cmp	r0, sl
 80036a2:	d9dd      	bls.n	8003660 <setCountdownTimer+0x184>
            print_error(__func__, __LINE__); // Timeout
 80036a4:	485d      	ldr	r0, [pc, #372]	@ (800381c <setCountdownTimer+0x340>)
 80036a6:	495f      	ldr	r1, [pc, #380]	@ (8003824 <setCountdownTimer+0x348>)
 80036a8:	f001 fe22 	bl	80052f0 <print_error>
 80036ac:	e7d8      	b.n	8003660 <setCountdownTimer+0x184>
        RTC_H();
 80036ae:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80036b0:	7b23      	ldrb	r3, [r4, #12]
 80036b2:	4b59      	ldr	r3, [pc, #356]	@ (8003818 <setCountdownTimer+0x33c>)
 80036b4:	01d2      	lsls	r2, r2, #7
 80036b6:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b8:	f388 8810 	msr	PRIMASK, r8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036bc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80036c0:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80036c2:	2340      	movs	r3, #64	@ 0x40
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	4213      	tst	r3, r2
 80036c8:	d02a      	beq.n	8003720 <setCountdownTimer+0x244>
        RTC_L();
 80036ca:	2280      	movs	r2, #128	@ 0x80
 80036cc:	4b52      	ldr	r3, [pc, #328]	@ (8003818 <setCountdownTimer+0x33c>)
 80036ce:	05d2      	lsls	r2, r2, #23
 80036d0:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80036d2:	f003 fe35 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80036d6:	2302      	movs	r3, #2
 80036d8:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80036da:	23fa      	movs	r3, #250	@ 0xfa
 80036dc:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80036de:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80036e0:	469a      	mov	sl, r3
 80036e2:	4c4c      	ldr	r4, [pc, #304]	@ (8003814 <setCountdownTimer+0x338>)
 80036e4:	464a      	mov	r2, r9
 80036e6:	68a3      	ldr	r3, [r4, #8]
 80036e8:	421a      	tst	r2, r3
 80036ea:	d048      	beq.n	800377e <setCountdownTimer+0x2a2>
  *spidr = TxData;
 80036ec:	2399      	movs	r3, #153	@ 0x99
 80036ee:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80036f0:	f003 fe26 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80036f4:	2301      	movs	r3, #1
 80036f6:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80036f8:	23fa      	movs	r3, #250	@ 0xfa
 80036fa:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80036fc:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80036fe:	469a      	mov	sl, r3
 8003700:	4c44      	ldr	r4, [pc, #272]	@ (8003814 <setCountdownTimer+0x338>)
 8003702:	464a      	mov	r2, r9
 8003704:	68a3      	ldr	r3, [r4, #8]
 8003706:	421a      	tst	r2, r3
 8003708:	d10e      	bne.n	8003728 <setCountdownTimer+0x24c>
 800370a:	f003 fe19 	bl	8007340 <HAL_GetTick>
 800370e:	4643      	mov	r3, r8
 8003710:	1ac0      	subs	r0, r0, r3
 8003712:	4550      	cmp	r0, sl
 8003714:	d9f5      	bls.n	8003702 <setCountdownTimer+0x226>
            print_error(__func__, __LINE__);
 8003716:	4841      	ldr	r0, [pc, #260]	@ (800381c <setCountdownTimer+0x340>)
 8003718:	4941      	ldr	r1, [pc, #260]	@ (8003820 <setCountdownTimer+0x344>)
 800371a:	f001 fde9 	bl	80052f0 <print_error>
 800371e:	e7f0      	b.n	8003702 <setCountdownTimer+0x226>
        SPI1->CR1 |= SPI_CR1_SPE;
 8003720:	6822      	ldr	r2, [r4, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	e7d0      	b.n	80036ca <setCountdownTimer+0x1ee>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003728:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800372a:	f003 fe09 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800372e:	4b39      	ldr	r3, [pc, #228]	@ (8003814 <setCountdownTimer+0x338>)
 8003730:	0004      	movs	r4, r0
 8003732:	4699      	mov	r9, r3
 8003734:	2302      	movs	r3, #2
 8003736:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003738:	23fa      	movs	r3, #250	@ 0xfa
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	469a      	mov	sl, r3
 800373e:	464b      	mov	r3, r9
 8003740:	4642      	mov	r2, r8
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	421a      	tst	r2, r3
 8003746:	d05a      	beq.n	80037fe <setCountdownTimer+0x322>
    if (value > 255)
 8003748:	2dff      	cmp	r5, #255	@ 0xff
 800374a:	dd54      	ble.n	80037f6 <setCountdownTimer+0x31a>
 800374c:	25ff      	movs	r5, #255	@ 0xff
  *spidr = TxData;
 800374e:	4c31      	ldr	r4, [pc, #196]	@ (8003814 <setCountdownTimer+0x338>)
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 8003750:	b2e8      	uxtb	r0, r5
 8003752:	7320      	strb	r0, [r4, #12]
    start_time = HAL_GetTick();
 8003754:	f003 fdf4 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003758:	2301      	movs	r3, #1
 800375a:	0005      	movs	r5, r0
 800375c:	4698      	mov	r8, r3
 800375e:	4642      	mov	r2, r8
 8003760:	68a3      	ldr	r3, [r4, #8]
 8003762:	421a      	tst	r2, r3
 8003764:	d116      	bne.n	8003794 <setCountdownTimer+0x2b8>
        if ((HAL_GetTick() - start_time) > 1000)
 8003766:	f003 fdeb 	bl	8007340 <HAL_GetTick>
 800376a:	23fa      	movs	r3, #250	@ 0xfa
 800376c:	1b40      	subs	r0, r0, r5
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4298      	cmp	r0, r3
 8003772:	d9f4      	bls.n	800375e <setCountdownTimer+0x282>
            print_error(__func__, __LINE__);
 8003774:	4829      	ldr	r0, [pc, #164]	@ (800381c <setCountdownTimer+0x340>)
 8003776:	492a      	ldr	r1, [pc, #168]	@ (8003820 <setCountdownTimer+0x344>)
 8003778:	f001 fdba 	bl	80052f0 <print_error>
 800377c:	e7ef      	b.n	800375e <setCountdownTimer+0x282>
        if ((HAL_GetTick() - start_time) > 1000)
 800377e:	f003 fddf 	bl	8007340 <HAL_GetTick>
 8003782:	4643      	mov	r3, r8
 8003784:	1ac0      	subs	r0, r0, r3
 8003786:	4550      	cmp	r0, sl
 8003788:	d9ac      	bls.n	80036e4 <setCountdownTimer+0x208>
            print_error(__func__, __LINE__); // Timeout
 800378a:	4824      	ldr	r0, [pc, #144]	@ (800381c <setCountdownTimer+0x340>)
 800378c:	4925      	ldr	r1, [pc, #148]	@ (8003824 <setCountdownTimer+0x348>)
 800378e:	f001 fdaf 	bl	80052f0 <print_error>
 8003792:	e7a7      	b.n	80036e4 <setCountdownTimer+0x208>
        RTC_H();
 8003794:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003796:	7b23      	ldrb	r3, [r4, #12]
 8003798:	4b1f      	ldr	r3, [pc, #124]	@ (8003818 <setCountdownTimer+0x33c>)
 800379a:	01d2      	lsls	r2, r2, #7
 800379c:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800379e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80037a2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80037a6:	b672      	cpsid	i
    RTC_L();
 80037a8:	2280      	movs	r2, #128	@ 0x80
 80037aa:	05d2      	lsls	r2, r2, #23
 80037ac:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80037ae:	f003 fdc7 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80037b2:	4b18      	ldr	r3, [pc, #96]	@ (8003814 <setCountdownTimer+0x338>)
 80037b4:	0005      	movs	r5, r0
 80037b6:	4698      	mov	r8, r3
 80037b8:	2402      	movs	r4, #2
 80037ba:	4643      	mov	r3, r8
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	421c      	tst	r4, r3
 80037c0:	d059      	beq.n	8003876 <setCountdownTimer+0x39a>
  *spidr = TxData;
 80037c2:	2312      	movs	r3, #18
 80037c4:	4642      	mov	r2, r8
 80037c6:	7313      	strb	r3, [r2, #12]
    start_time = HAL_GetTick();
 80037c8:	f003 fdba 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80037cc:	2301      	movs	r3, #1
 80037ce:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80037d0:	23fa      	movs	r3, #250	@ 0xfa
 80037d2:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80037d4:	0005      	movs	r5, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80037d6:	4699      	mov	r9, r3
 80037d8:	4c0e      	ldr	r4, [pc, #56]	@ (8003814 <setCountdownTimer+0x338>)
 80037da:	4642      	mov	r2, r8
 80037dc:	68a3      	ldr	r3, [r4, #8]
 80037de:	421a      	tst	r2, r3
 80037e0:	d122      	bne.n	8003828 <setCountdownTimer+0x34c>
 80037e2:	f003 fdad 	bl	8007340 <HAL_GetTick>
 80037e6:	1b40      	subs	r0, r0, r5
 80037e8:	4548      	cmp	r0, r9
 80037ea:	d9f6      	bls.n	80037da <setCountdownTimer+0x2fe>
            print_error(__func__, __LINE__);
 80037ec:	480b      	ldr	r0, [pc, #44]	@ (800381c <setCountdownTimer+0x340>)
 80037ee:	490c      	ldr	r1, [pc, #48]	@ (8003820 <setCountdownTimer+0x344>)
 80037f0:	f001 fd7e 	bl	80052f0 <print_error>
 80037f4:	e7f1      	b.n	80037da <setCountdownTimer+0x2fe>
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 80037f6:	2d00      	cmp	r5, #0
 80037f8:	dca9      	bgt.n	800374e <setCountdownTimer+0x272>
 80037fa:	2501      	movs	r5, #1
 80037fc:	e7a7      	b.n	800374e <setCountdownTimer+0x272>
        if ((HAL_GetTick() - start_time) > 1000)
 80037fe:	f003 fd9f 	bl	8007340 <HAL_GetTick>
 8003802:	1b00      	subs	r0, r0, r4
 8003804:	4550      	cmp	r0, sl
 8003806:	d99a      	bls.n	800373e <setCountdownTimer+0x262>
            print_error(__func__, __LINE__); // Timeout
 8003808:	4804      	ldr	r0, [pc, #16]	@ (800381c <setCountdownTimer+0x340>)
 800380a:	4906      	ldr	r1, [pc, #24]	@ (8003824 <setCountdownTimer+0x348>)
 800380c:	f001 fd70 	bl	80052f0 <print_error>
 8003810:	e795      	b.n	800373e <setCountdownTimer+0x262>
 8003812:	46c0      	nop			@ (mov r8, r8)
 8003814:	40013000 	.word	0x40013000
 8003818:	50000400 	.word	0x50000400
 800381c:	0800eaa0 	.word	0x0800eaa0
 8003820:	00000285 	.word	0x00000285
 8003824:	0000027a 	.word	0x0000027a
  return (*((__IO uint8_t *)&SPIx->DR));
 8003828:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800382a:	f003 fd89 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800382e:	2302      	movs	r3, #2
 8003830:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003832:	23fa      	movs	r3, #250	@ 0xfa
 8003834:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003836:	0005      	movs	r5, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003838:	4699      	mov	r9, r3
 800383a:	4c9d      	ldr	r4, [pc, #628]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 800383c:	4642      	mov	r2, r8
 800383e:	68a3      	ldr	r3, [r4, #8]
 8003840:	421a      	tst	r2, r3
 8003842:	d061      	beq.n	8003908 <setCountdownTimer+0x42c>
  *spidr = TxData;
 8003844:	2300      	movs	r3, #0
 8003846:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8003848:	f003 fd7a 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800384c:	2301      	movs	r3, #1
 800384e:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003850:	23fa      	movs	r3, #250	@ 0xfa
 8003852:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003854:	0004      	movs	r4, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003856:	4699      	mov	r9, r3
 8003858:	4d95      	ldr	r5, [pc, #596]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 800385a:	4642      	mov	r2, r8
 800385c:	68ab      	ldr	r3, [r5, #8]
 800385e:	421a      	tst	r2, r3
 8003860:	d115      	bne.n	800388e <setCountdownTimer+0x3b2>
 8003862:	f003 fd6d 	bl	8007340 <HAL_GetTick>
 8003866:	1b00      	subs	r0, r0, r4
 8003868:	4548      	cmp	r0, r9
 800386a:	d9f6      	bls.n	800385a <setCountdownTimer+0x37e>
            print_error(__func__, __LINE__);
 800386c:	4891      	ldr	r0, [pc, #580]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 800386e:	4992      	ldr	r1, [pc, #584]	@ (8003ab8 <setCountdownTimer+0x5dc>)
 8003870:	f001 fd3e 	bl	80052f0 <print_error>
 8003874:	e7f1      	b.n	800385a <setCountdownTimer+0x37e>
        if ((HAL_GetTick() - start_time) > 1000)
 8003876:	f003 fd63 	bl	8007340 <HAL_GetTick>
 800387a:	22fa      	movs	r2, #250	@ 0xfa
 800387c:	1b40      	subs	r0, r0, r5
 800387e:	0092      	lsls	r2, r2, #2
 8003880:	4290      	cmp	r0, r2
 8003882:	d99a      	bls.n	80037ba <setCountdownTimer+0x2de>
            print_error(__func__, __LINE__); // Timeout
 8003884:	488b      	ldr	r0, [pc, #556]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003886:	498d      	ldr	r1, [pc, #564]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003888:	f001 fd32 	bl	80052f0 <print_error>
 800388c:	e795      	b.n	80037ba <setCountdownTimer+0x2de>
    RTC_H();
 800388e:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003890:	7b2c      	ldrb	r4, [r5, #12]
 8003892:	4b8b      	ldr	r3, [pc, #556]	@ (8003ac0 <setCountdownTimer+0x5e4>)
 8003894:	01d2      	lsls	r2, r2, #7
 8003896:	b2e4      	uxtb	r4, r4
 8003898:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389a:	f386 8810 	msr	PRIMASK, r6
    uint8_t newValue = (value & andValue) | orValue;
 800389e:	2308      	movs	r3, #8
 80038a0:	431c      	orrs	r4, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80038a2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80038a6:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80038a8:	682a      	ldr	r2, [r5, #0]
 80038aa:	3338      	adds	r3, #56	@ 0x38
 80038ac:	4213      	tst	r3, r2
 80038ae:	d100      	bne.n	80038b2 <setCountdownTimer+0x3d6>
 80038b0:	e0f5      	b.n	8003a9e <setCountdownTimer+0x5c2>
        RTC_L();
 80038b2:	2280      	movs	r2, #128	@ 0x80
 80038b4:	4b82      	ldr	r3, [pc, #520]	@ (8003ac0 <setCountdownTimer+0x5e4>)
 80038b6:	05d2      	lsls	r2, r2, #23
 80038b8:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80038ba:	f003 fd41 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80038be:	2302      	movs	r3, #2
 80038c0:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80038c2:	23fa      	movs	r3, #250	@ 0xfa
 80038c4:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80038c6:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80038c8:	469a      	mov	sl, r3
 80038ca:	4d79      	ldr	r5, [pc, #484]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 80038cc:	464a      	mov	r2, r9
 80038ce:	68ab      	ldr	r3, [r5, #8]
 80038d0:	421a      	tst	r2, r3
 80038d2:	d049      	beq.n	8003968 <setCountdownTimer+0x48c>
  *spidr = TxData;
 80038d4:	2392      	movs	r3, #146	@ 0x92
 80038d6:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 80038d8:	f003 fd32 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80038dc:	2301      	movs	r3, #1
 80038de:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80038e0:	23fa      	movs	r3, #250	@ 0xfa
 80038e2:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80038e4:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80038e6:	469a      	mov	sl, r3
 80038e8:	4d71      	ldr	r5, [pc, #452]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 80038ea:	464a      	mov	r2, r9
 80038ec:	68ab      	ldr	r3, [r5, #8]
 80038ee:	421a      	tst	r2, r3
 80038f0:	d114      	bne.n	800391c <setCountdownTimer+0x440>
 80038f2:	f003 fd25 	bl	8007340 <HAL_GetTick>
 80038f6:	4643      	mov	r3, r8
 80038f8:	1ac0      	subs	r0, r0, r3
 80038fa:	4550      	cmp	r0, sl
 80038fc:	d9f5      	bls.n	80038ea <setCountdownTimer+0x40e>
            print_error(__func__, __LINE__);
 80038fe:	486d      	ldr	r0, [pc, #436]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003900:	496d      	ldr	r1, [pc, #436]	@ (8003ab8 <setCountdownTimer+0x5dc>)
 8003902:	f001 fcf5 	bl	80052f0 <print_error>
 8003906:	e7f0      	b.n	80038ea <setCountdownTimer+0x40e>
        if ((HAL_GetTick() - start_time) > 1000)
 8003908:	f003 fd1a 	bl	8007340 <HAL_GetTick>
 800390c:	1b40      	subs	r0, r0, r5
 800390e:	4548      	cmp	r0, r9
 8003910:	d994      	bls.n	800383c <setCountdownTimer+0x360>
            print_error(__func__, __LINE__); // Timeout
 8003912:	4868      	ldr	r0, [pc, #416]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003914:	4969      	ldr	r1, [pc, #420]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003916:	f001 fceb 	bl	80052f0 <print_error>
 800391a:	e78f      	b.n	800383c <setCountdownTimer+0x360>
  return (*((__IO uint8_t *)&SPIx->DR));
 800391c:	7b2b      	ldrb	r3, [r5, #12]
    uint32_t start_time = HAL_GetTick();
 800391e:	f003 fd0f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003922:	2302      	movs	r3, #2
 8003924:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003926:	23fa      	movs	r3, #250	@ 0xfa
 8003928:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800392a:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800392c:	469a      	mov	sl, r3
 800392e:	4d60      	ldr	r5, [pc, #384]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 8003930:	464a      	mov	r2, r9
 8003932:	68ab      	ldr	r3, [r5, #8]
 8003934:	421a      	tst	r2, r3
 8003936:	d061      	beq.n	80039fc <setCountdownTimer+0x520>
  *spidr = TxData;
 8003938:	732c      	strb	r4, [r5, #12]
    start_time = HAL_GetTick();
 800393a:	f003 fd01 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800393e:	2301      	movs	r3, #1
 8003940:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003942:	23fa      	movs	r3, #250	@ 0xfa
 8003944:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003946:	0005      	movs	r5, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003948:	4699      	mov	r9, r3
 800394a:	4c59      	ldr	r4, [pc, #356]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 800394c:	4642      	mov	r2, r8
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	421a      	tst	r2, r3
 8003952:	d114      	bne.n	800397e <setCountdownTimer+0x4a2>
 8003954:	f003 fcf4 	bl	8007340 <HAL_GetTick>
 8003958:	1b40      	subs	r0, r0, r5
 800395a:	4548      	cmp	r0, r9
 800395c:	d9f6      	bls.n	800394c <setCountdownTimer+0x470>
            print_error(__func__, __LINE__);
 800395e:	4855      	ldr	r0, [pc, #340]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003960:	4955      	ldr	r1, [pc, #340]	@ (8003ab8 <setCountdownTimer+0x5dc>)
 8003962:	f001 fcc5 	bl	80052f0 <print_error>
 8003966:	e7f1      	b.n	800394c <setCountdownTimer+0x470>
        if ((HAL_GetTick() - start_time) > 1000)
 8003968:	f003 fcea 	bl	8007340 <HAL_GetTick>
 800396c:	4643      	mov	r3, r8
 800396e:	1ac0      	subs	r0, r0, r3
 8003970:	4550      	cmp	r0, sl
 8003972:	d9ab      	bls.n	80038cc <setCountdownTimer+0x3f0>
            print_error(__func__, __LINE__); // Timeout
 8003974:	484f      	ldr	r0, [pc, #316]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003976:	4951      	ldr	r1, [pc, #324]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003978:	f001 fcba 	bl	80052f0 <print_error>
 800397c:	e7a6      	b.n	80038cc <setCountdownTimer+0x3f0>
        RTC_H();
 800397e:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003980:	7b23      	ldrb	r3, [r4, #12]
 8003982:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac0 <setCountdownTimer+0x5e4>)
 8003984:	01d2      	lsls	r2, r2, #7
 8003986:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003988:	f386 8810 	msr	PRIMASK, r6
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_TE | tfs);
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	465f      	mov	r7, fp
 8003990:	425b      	negs	r3, r3
 8003992:	3702      	adds	r7, #2
 8003994:	433b      	orrs	r3, r7
 8003996:	b2dd      	uxtb	r5, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003998:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800399c:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800399e:	2340      	movs	r3, #64	@ 0x40
 80039a0:	6822      	ldr	r2, [r4, #0]
 80039a2:	4213      	tst	r3, r2
 80039a4:	d100      	bne.n	80039a8 <setCountdownTimer+0x4cc>
 80039a6:	e07e      	b.n	8003aa6 <setCountdownTimer+0x5ca>
        RTC_L();
 80039a8:	2280      	movs	r2, #128	@ 0x80
 80039aa:	4b45      	ldr	r3, [pc, #276]	@ (8003ac0 <setCountdownTimer+0x5e4>)
 80039ac:	05d2      	lsls	r2, r2, #23
 80039ae:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80039b0:	f003 fcc6 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80039b4:	2302      	movs	r3, #2
 80039b6:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80039b8:	23fa      	movs	r3, #250	@ 0xfa
 80039ba:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 80039bc:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80039be:	4699      	mov	r9, r3
 80039c0:	4c3b      	ldr	r4, [pc, #236]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 80039c2:	4642      	mov	r2, r8
 80039c4:	68a3      	ldr	r3, [r4, #8]
 80039c6:	421a      	tst	r2, r3
 80039c8:	d05f      	beq.n	8003a8a <setCountdownTimer+0x5ae>
  *spidr = TxData;
 80039ca:	2398      	movs	r3, #152	@ 0x98
 80039cc:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80039ce:	f003 fcb7 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80039d2:	2301      	movs	r3, #1
 80039d4:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80039d6:	23fa      	movs	r3, #250	@ 0xfa
 80039d8:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 80039da:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 80039dc:	4699      	mov	r9, r3
 80039de:	4c34      	ldr	r4, [pc, #208]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 80039e0:	4642      	mov	r2, r8
 80039e2:	68a3      	ldr	r3, [r4, #8]
 80039e4:	421a      	tst	r2, r3
 80039e6:	d114      	bne.n	8003a12 <setCountdownTimer+0x536>
 80039e8:	f003 fcaa 	bl	8007340 <HAL_GetTick>
 80039ec:	1bc0      	subs	r0, r0, r7
 80039ee:	4548      	cmp	r0, r9
 80039f0:	d9f6      	bls.n	80039e0 <setCountdownTimer+0x504>
            print_error(__func__, __LINE__);
 80039f2:	4830      	ldr	r0, [pc, #192]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 80039f4:	4930      	ldr	r1, [pc, #192]	@ (8003ab8 <setCountdownTimer+0x5dc>)
 80039f6:	f001 fc7b 	bl	80052f0 <print_error>
 80039fa:	e7f1      	b.n	80039e0 <setCountdownTimer+0x504>
        if ((HAL_GetTick() - start_time) > 1000)
 80039fc:	f003 fca0 	bl	8007340 <HAL_GetTick>
 8003a00:	4643      	mov	r3, r8
 8003a02:	1ac0      	subs	r0, r0, r3
 8003a04:	4550      	cmp	r0, sl
 8003a06:	d993      	bls.n	8003930 <setCountdownTimer+0x454>
            print_error(__func__, __LINE__); // Timeout
 8003a08:	482a      	ldr	r0, [pc, #168]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003a0a:	492c      	ldr	r1, [pc, #176]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003a0c:	f001 fc70 	bl	80052f0 <print_error>
 8003a10:	e78e      	b.n	8003930 <setCountdownTimer+0x454>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003a12:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8003a14:	f003 fc94 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003a18:	2302      	movs	r3, #2
 8003a1a:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003a1c:	23fa      	movs	r3, #250	@ 0xfa
 8003a1e:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003a20:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003a22:	4699      	mov	r9, r3
 8003a24:	4c22      	ldr	r4, [pc, #136]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 8003a26:	4642      	mov	r2, r8
 8003a28:	68a3      	ldr	r3, [r4, #8]
 8003a2a:	421a      	tst	r2, r3
 8003a2c:	d023      	beq.n	8003a76 <setCountdownTimer+0x59a>
  *spidr = TxData;
 8003a2e:	7325      	strb	r5, [r4, #12]
    start_time = HAL_GetTick();
 8003a30:	f003 fc86 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8003a34:	23fa      	movs	r3, #250	@ 0xfa
 8003a36:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003a38:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003a3a:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8003a3c:	4698      	mov	r8, r3
 8003a3e:	4c1c      	ldr	r4, [pc, #112]	@ (8003ab0 <setCountdownTimer+0x5d4>)
 8003a40:	68a3      	ldr	r3, [r4, #8]
 8003a42:	421f      	tst	r7, r3
 8003a44:	d109      	bne.n	8003a5a <setCountdownTimer+0x57e>
 8003a46:	f003 fc7b 	bl	8007340 <HAL_GetTick>
 8003a4a:	1b40      	subs	r0, r0, r5
 8003a4c:	4540      	cmp	r0, r8
 8003a4e:	d9f7      	bls.n	8003a40 <setCountdownTimer+0x564>
            print_error(__func__, __LINE__);
 8003a50:	4818      	ldr	r0, [pc, #96]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003a52:	4919      	ldr	r1, [pc, #100]	@ (8003ab8 <setCountdownTimer+0x5dc>)
 8003a54:	f001 fc4c 	bl	80052f0 <print_error>
 8003a58:	e7f2      	b.n	8003a40 <setCountdownTimer+0x564>
        RTC_H();
 8003a5a:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003a5c:	7b23      	ldrb	r3, [r4, #12]
 8003a5e:	4b18      	ldr	r3, [pc, #96]	@ (8003ac0 <setCountdownTimer+0x5e4>)
 8003a60:	01d2      	lsls	r2, r2, #7
 8003a62:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a64:	f386 8810 	msr	PRIMASK, r6
}
 8003a68:	2001      	movs	r0, #1
 8003a6a:	bcf0      	pop	{r4, r5, r6, r7}
 8003a6c:	46bb      	mov	fp, r7
 8003a6e:	46b2      	mov	sl, r6
 8003a70:	46a9      	mov	r9, r5
 8003a72:	46a0      	mov	r8, r4
 8003a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - start_time) > 1000)
 8003a76:	f003 fc63 	bl	8007340 <HAL_GetTick>
 8003a7a:	1bc0      	subs	r0, r0, r7
 8003a7c:	4548      	cmp	r0, r9
 8003a7e:	d9d2      	bls.n	8003a26 <setCountdownTimer+0x54a>
            print_error(__func__, __LINE__); // Timeout
 8003a80:	480c      	ldr	r0, [pc, #48]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003a82:	490e      	ldr	r1, [pc, #56]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003a84:	f001 fc34 	bl	80052f0 <print_error>
 8003a88:	e7cd      	b.n	8003a26 <setCountdownTimer+0x54a>
        if ((HAL_GetTick() - start_time) > 1000)
 8003a8a:	f003 fc59 	bl	8007340 <HAL_GetTick>
 8003a8e:	1bc0      	subs	r0, r0, r7
 8003a90:	4548      	cmp	r0, r9
 8003a92:	d996      	bls.n	80039c2 <setCountdownTimer+0x4e6>
            print_error(__func__, __LINE__); // Timeout
 8003a94:	4807      	ldr	r0, [pc, #28]	@ (8003ab4 <setCountdownTimer+0x5d8>)
 8003a96:	4909      	ldr	r1, [pc, #36]	@ (8003abc <setCountdownTimer+0x5e0>)
 8003a98:	f001 fc2a 	bl	80052f0 <print_error>
 8003a9c:	e791      	b.n	80039c2 <setCountdownTimer+0x4e6>
        SPI1->CR1 |= SPI_CR1_SPE;
 8003a9e:	682a      	ldr	r2, [r5, #0]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	602b      	str	r3, [r5, #0]
 8003aa4:	e705      	b.n	80038b2 <setCountdownTimer+0x3d6>
 8003aa6:	6822      	ldr	r2, [r4, #0]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	6023      	str	r3, [r4, #0]
 8003aac:	e77c      	b.n	80039a8 <setCountdownTimer+0x4cc>
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	40013000 	.word	0x40013000
 8003ab4:	0800eaa0 	.word	0x0800eaa0
 8003ab8:	00000285 	.word	0x00000285
 8003abc:	0000027a 	.word	0x0000027a
 8003ac0:	50000400 	.word	0x50000400

08003ac4 <deepPowerDown>:
{
 8003ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ac6:	46de      	mov	lr, fp
 8003ac8:	4645      	mov	r5, r8
 8003aca:	4657      	mov	r7, sl
 8003acc:	464e      	mov	r6, r9
 8003ace:	b5e0      	push	{r5, r6, r7, lr}
 8003ad0:	0005      	movs	r5, r0
 8003ad2:	b083      	sub	sp, #12
    printf("deepPowerDown %d\n", seconds);
 8003ad4:	0029      	movs	r1, r5
 8003ad6:	48b5      	ldr	r0, [pc, #724]	@ (8003dac <deepPowerDown+0x2e8>)
 8003ad8:	f003 f980 	bl	8006ddc <printf_>
    bResult = setWDT(0);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f7ff fbbd 	bl	800325c <setWDT>
    if (!bResult)
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d100      	bne.n	8003ae8 <deepPowerDown+0x24>
 8003ae6:	e128      	b.n	8003d3a <deepPowerDown+0x276>
    bResult = setCountdownTimer(seconds, false);
 8003ae8:	2100      	movs	r1, #0
 8003aea:	0028      	movs	r0, r5
 8003aec:	f7ff fcf6 	bl	80034dc <setCountdownTimer>
 8003af0:	1e04      	subs	r4, r0, #0
    if (!bResult)
 8003af2:	d02c      	beq.n	8003b4e <deepPowerDown+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003af4:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003af8:	b672      	cpsid	i
    RTC_L();
 8003afa:	2280      	movs	r2, #128	@ 0x80
 8003afc:	4bac      	ldr	r3, [pc, #688]	@ (8003db0 <deepPowerDown+0x2ec>)
 8003afe:	05d2      	lsls	r2, r2, #23
 8003b00:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003b02:	f003 fc1d 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003b06:	2302      	movs	r3, #2
 8003b08:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003b0a:	23fa      	movs	r3, #250	@ 0xfa
 8003b0c:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003b0e:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003b10:	469a      	mov	sl, r3
 8003b12:	4ea8      	ldr	r6, [pc, #672]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003b14:	464a      	mov	r2, r9
 8003b16:	68b3      	ldr	r3, [r6, #8]
 8003b18:	421a      	tst	r2, r3
 8003b1a:	d04d      	beq.n	8003bb8 <deepPowerDown+0xf4>
  *spidr = TxData;
 8003b1c:	2310      	movs	r3, #16
 8003b1e:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8003b20:	f003 fc0e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003b24:	2301      	movs	r3, #1
 8003b26:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003b28:	23fa      	movs	r3, #250	@ 0xfa
 8003b2a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003b2c:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003b2e:	469a      	mov	sl, r3
 8003b30:	4ea0      	ldr	r6, [pc, #640]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003b32:	464a      	mov	r2, r9
 8003b34:	68b3      	ldr	r3, [r6, #8]
 8003b36:	421a      	tst	r2, r3
 8003b38:	d117      	bne.n	8003b6a <deepPowerDown+0xa6>
 8003b3a:	f003 fc01 	bl	8007340 <HAL_GetTick>
 8003b3e:	1bc0      	subs	r0, r0, r7
 8003b40:	4550      	cmp	r0, sl
 8003b42:	d9f6      	bls.n	8003b32 <deepPowerDown+0x6e>
            print_error(__func__, __LINE__);
 8003b44:	489c      	ldr	r0, [pc, #624]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003b46:	499d      	ldr	r1, [pc, #628]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003b48:	f001 fbd2 	bl	80052f0 <print_error>
 8003b4c:	e7f1      	b.n	8003b32 <deepPowerDown+0x6e>
        printf(errorMsg, __LINE__);
 8003b4e:	21a6      	movs	r1, #166	@ 0xa6
 8003b50:	489b      	ldr	r0, [pc, #620]	@ (8003dc0 <deepPowerDown+0x2fc>)
 8003b52:	0049      	lsls	r1, r1, #1
 8003b54:	f003 f942 	bl	8006ddc <printf_>
        return false;
 8003b58:	2400      	movs	r4, #0
}
 8003b5a:	0020      	movs	r0, r4
 8003b5c:	b003      	add	sp, #12
 8003b5e:	bcf0      	pop	{r4, r5, r6, r7}
 8003b60:	46bb      	mov	fp, r7
 8003b62:	46b2      	mov	sl, r6
 8003b64:	46a9      	mov	r9, r5
 8003b66:	46a0      	mov	r8, r4
 8003b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (*((__IO uint8_t *)&SPIx->DR));
 8003b6a:	7b33      	ldrb	r3, [r6, #12]
    uint32_t start_time = HAL_GetTick();
 8003b6c:	f003 fbe8 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003b70:	2302      	movs	r3, #2
 8003b72:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003b74:	23fa      	movs	r3, #250	@ 0xfa
 8003b76:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003b78:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003b7a:	469a      	mov	sl, r3
 8003b7c:	4e8d      	ldr	r6, [pc, #564]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003b7e:	464a      	mov	r2, r9
 8003b80:	68b3      	ldr	r3, [r6, #8]
 8003b82:	421a      	tst	r2, r3
 8003b84:	d063      	beq.n	8003c4e <deepPowerDown+0x18a>
  *spidr = TxData;
 8003b86:	2300      	movs	r3, #0
 8003b88:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8003b8a:	f003 fbd9 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003b8e:	2301      	movs	r3, #1
 8003b90:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003b92:	23fa      	movs	r3, #250	@ 0xfa
 8003b94:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003b96:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003b98:	469a      	mov	sl, r3
 8003b9a:	4f86      	ldr	r7, [pc, #536]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003b9c:	464a      	mov	r2, r9
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	421a      	tst	r2, r3
 8003ba2:	d113      	bne.n	8003bcc <deepPowerDown+0x108>
 8003ba4:	f003 fbcc 	bl	8007340 <HAL_GetTick>
 8003ba8:	1b80      	subs	r0, r0, r6
 8003baa:	4550      	cmp	r0, sl
 8003bac:	d9f6      	bls.n	8003b9c <deepPowerDown+0xd8>
            print_error(__func__, __LINE__);
 8003bae:	4882      	ldr	r0, [pc, #520]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003bb0:	4982      	ldr	r1, [pc, #520]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003bb2:	f001 fb9d 	bl	80052f0 <print_error>
 8003bb6:	e7f1      	b.n	8003b9c <deepPowerDown+0xd8>
        if ((HAL_GetTick() - start_time) > 1000)
 8003bb8:	f003 fbc2 	bl	8007340 <HAL_GetTick>
 8003bbc:	1bc0      	subs	r0, r0, r7
 8003bbe:	4550      	cmp	r0, sl
 8003bc0:	d9a8      	bls.n	8003b14 <deepPowerDown+0x50>
            print_error(__func__, __LINE__); // Timeout
 8003bc2:	487d      	ldr	r0, [pc, #500]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003bc4:	497f      	ldr	r1, [pc, #508]	@ (8003dc4 <deepPowerDown+0x300>)
 8003bc6:	f001 fb93 	bl	80052f0 <print_error>
 8003bca:	e7a3      	b.n	8003b14 <deepPowerDown+0x50>
    RTC_H();
 8003bcc:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003bce:	7b3b      	ldrb	r3, [r7, #12]
 8003bd0:	4a77      	ldr	r2, [pc, #476]	@ (8003db0 <deepPowerDown+0x2ec>)
 8003bd2:	01c9      	lsls	r1, r1, #7
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd8:	f388 8810 	msr	PRIMASK, r8
    uint8_t newValue = (value & andValue) | orValue;
 8003bdc:	2677      	movs	r6, #119	@ 0x77
 8003bde:	401e      	ands	r6, r3
 8003be0:	2302      	movs	r3, #2
 8003be2:	431e      	orrs	r6, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003be4:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003be8:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	333e      	adds	r3, #62	@ 0x3e
 8003bee:	4213      	tst	r3, r2
 8003bf0:	d102      	bne.n	8003bf8 <deepPowerDown+0x134>
        SPI1->CR1 |= SPI_CR1_SPE;
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	603b      	str	r3, [r7, #0]
        RTC_L();
 8003bf8:	2280      	movs	r2, #128	@ 0x80
 8003bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8003db0 <deepPowerDown+0x2ec>)
 8003bfc:	05d2      	lsls	r2, r2, #23
 8003bfe:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003c00:	f003 fb9e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003c04:	2302      	movs	r3, #2
 8003c06:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003c08:	23fa      	movs	r3, #250	@ 0xfa
 8003c0a:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003c0c:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003c0e:	469b      	mov	fp, r3
 8003c10:	4f68      	ldr	r7, [pc, #416]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003c12:	4652      	mov	r2, sl
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	421a      	tst	r2, r3
 8003c18:	d049      	beq.n	8003cae <deepPowerDown+0x1ea>
  *spidr = TxData;
 8003c1a:	2390      	movs	r3, #144	@ 0x90
 8003c1c:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8003c1e:	f003 fb8f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003c22:	2301      	movs	r3, #1
 8003c24:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003c26:	23fa      	movs	r3, #250	@ 0xfa
 8003c28:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003c2a:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003c2c:	469b      	mov	fp, r3
 8003c2e:	4f61      	ldr	r7, [pc, #388]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003c30:	4652      	mov	r2, sl
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	421a      	tst	r2, r3
 8003c36:	d114      	bne.n	8003c62 <deepPowerDown+0x19e>
 8003c38:	f003 fb82 	bl	8007340 <HAL_GetTick>
 8003c3c:	4643      	mov	r3, r8
 8003c3e:	1ac0      	subs	r0, r0, r3
 8003c40:	4558      	cmp	r0, fp
 8003c42:	d9f5      	bls.n	8003c30 <deepPowerDown+0x16c>
            print_error(__func__, __LINE__);
 8003c44:	485c      	ldr	r0, [pc, #368]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003c46:	495d      	ldr	r1, [pc, #372]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003c48:	f001 fb52 	bl	80052f0 <print_error>
 8003c4c:	e7f0      	b.n	8003c30 <deepPowerDown+0x16c>
        if ((HAL_GetTick() - start_time) > 1000)
 8003c4e:	f003 fb77 	bl	8007340 <HAL_GetTick>
 8003c52:	1bc0      	subs	r0, r0, r7
 8003c54:	4550      	cmp	r0, sl
 8003c56:	d992      	bls.n	8003b7e <deepPowerDown+0xba>
            print_error(__func__, __LINE__); // Timeout
 8003c58:	4857      	ldr	r0, [pc, #348]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003c5a:	495a      	ldr	r1, [pc, #360]	@ (8003dc4 <deepPowerDown+0x300>)
 8003c5c:	f001 fb48 	bl	80052f0 <print_error>
 8003c60:	e78d      	b.n	8003b7e <deepPowerDown+0xba>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003c62:	7b3b      	ldrb	r3, [r7, #12]
    uint32_t start_time = HAL_GetTick();
 8003c64:	f003 fb6c 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003c68:	2302      	movs	r3, #2
 8003c6a:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003c6c:	23fa      	movs	r3, #250	@ 0xfa
 8003c6e:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003c70:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003c72:	469b      	mov	fp, r3
 8003c74:	4f4f      	ldr	r7, [pc, #316]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003c76:	4652      	mov	r2, sl
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	421a      	tst	r2, r3
 8003c7c:	d052      	beq.n	8003d24 <deepPowerDown+0x260>
  *spidr = TxData;
 8003c7e:	733e      	strb	r6, [r7, #12]
    start_time = HAL_GetTick();
 8003c80:	f003 fb5e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003c84:	2301      	movs	r3, #1
 8003c86:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003c88:	23fa      	movs	r3, #250	@ 0xfa
 8003c8a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003c8c:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003c8e:	469a      	mov	sl, r3
 8003c90:	4e48      	ldr	r6, [pc, #288]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003c92:	4642      	mov	r2, r8
 8003c94:	68b3      	ldr	r3, [r6, #8]
 8003c96:	421a      	tst	r2, r3
 8003c98:	d114      	bne.n	8003cc4 <deepPowerDown+0x200>
 8003c9a:	f003 fb51 	bl	8007340 <HAL_GetTick>
 8003c9e:	1bc0      	subs	r0, r0, r7
 8003ca0:	4550      	cmp	r0, sl
 8003ca2:	d9f6      	bls.n	8003c92 <deepPowerDown+0x1ce>
            print_error(__func__, __LINE__);
 8003ca4:	4844      	ldr	r0, [pc, #272]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003ca6:	4945      	ldr	r1, [pc, #276]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003ca8:	f001 fb22 	bl	80052f0 <print_error>
 8003cac:	e7f1      	b.n	8003c92 <deepPowerDown+0x1ce>
        if ((HAL_GetTick() - start_time) > 1000)
 8003cae:	f003 fb47 	bl	8007340 <HAL_GetTick>
 8003cb2:	4643      	mov	r3, r8
 8003cb4:	1ac0      	subs	r0, r0, r3
 8003cb6:	4558      	cmp	r0, fp
 8003cb8:	d9ab      	bls.n	8003c12 <deepPowerDown+0x14e>
            print_error(__func__, __LINE__); // Timeout
 8003cba:	483f      	ldr	r0, [pc, #252]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003cbc:	4941      	ldr	r1, [pc, #260]	@ (8003dc4 <deepPowerDown+0x300>)
 8003cbe:	f001 fb17 	bl	80052f0 <print_error>
 8003cc2:	e7a6      	b.n	8003c12 <deepPowerDown+0x14e>
        RTC_H();
 8003cc4:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003cc6:	7b33      	ldrb	r3, [r6, #12]
 8003cc8:	4b39      	ldr	r3, [pc, #228]	@ (8003db0 <deepPowerDown+0x2ec>)
 8003cca:	01d2      	lsls	r2, r2, #7
 8003ccc:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cce:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003cd2:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd6:	b672      	cpsid	i
    RTC_L();
 8003cd8:	2280      	movs	r2, #128	@ 0x80
 8003cda:	05d2      	lsls	r2, r2, #23
 8003cdc:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003cde:	f003 fb2f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	0006      	movs	r6, r0
 8003ce6:	4699      	mov	r9, r3
 8003ce8:	4f32      	ldr	r7, [pc, #200]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003cea:	464a      	mov	r2, r9
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	421a      	tst	r2, r3
 8003cf0:	d050      	beq.n	8003d94 <deepPowerDown+0x2d0>
  *spidr = TxData;
 8003cf2:	231c      	movs	r3, #28
 8003cf4:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8003cf6:	f003 fb23 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003cfe:	23fa      	movs	r3, #250	@ 0xfa
 8003d00:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003d02:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003d04:	469a      	mov	sl, r3
 8003d06:	4f2b      	ldr	r7, [pc, #172]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003d08:	464a      	mov	r2, r9
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	421a      	tst	r2, r3
 8003d0e:	d11a      	bne.n	8003d46 <deepPowerDown+0x282>
 8003d10:	f003 fb16 	bl	8007340 <HAL_GetTick>
 8003d14:	1b80      	subs	r0, r0, r6
 8003d16:	4550      	cmp	r0, sl
 8003d18:	d9f6      	bls.n	8003d08 <deepPowerDown+0x244>
            print_error(__func__, __LINE__);
 8003d1a:	4827      	ldr	r0, [pc, #156]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003d1c:	4927      	ldr	r1, [pc, #156]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003d1e:	f001 fae7 	bl	80052f0 <print_error>
 8003d22:	e7f1      	b.n	8003d08 <deepPowerDown+0x244>
        if ((HAL_GetTick() - start_time) > 1000)
 8003d24:	f003 fb0c 	bl	8007340 <HAL_GetTick>
 8003d28:	4643      	mov	r3, r8
 8003d2a:	1ac0      	subs	r0, r0, r3
 8003d2c:	4558      	cmp	r0, fp
 8003d2e:	d9a2      	bls.n	8003c76 <deepPowerDown+0x1b2>
            print_error(__func__, __LINE__); // Timeout
 8003d30:	4821      	ldr	r0, [pc, #132]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003d32:	4924      	ldr	r1, [pc, #144]	@ (8003dc4 <deepPowerDown+0x300>)
 8003d34:	f001 fadc 	bl	80052f0 <print_error>
 8003d38:	e79d      	b.n	8003c76 <deepPowerDown+0x1b2>
        printf(errorMsg, __LINE__);
 8003d3a:	2146      	movs	r1, #70	@ 0x46
 8003d3c:	4820      	ldr	r0, [pc, #128]	@ (8003dc0 <deepPowerDown+0x2fc>)
 8003d3e:	31ff      	adds	r1, #255	@ 0xff
 8003d40:	f003 f84c 	bl	8006ddc <printf_>
        return false;
 8003d44:	e708      	b.n	8003b58 <deepPowerDown+0x94>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003d46:	7b3b      	ldrb	r3, [r7, #12]
    uint32_t start_time = HAL_GetTick();
 8003d48:	f003 fafa 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003d50:	23fa      	movs	r3, #250	@ 0xfa
 8003d52:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003d54:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003d56:	469a      	mov	sl, r3
 8003d58:	4f16      	ldr	r7, [pc, #88]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003d5a:	464a      	mov	r2, r9
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	421a      	tst	r2, r3
 8003d60:	d073      	beq.n	8003e4a <deepPowerDown+0x386>
  *spidr = TxData;
 8003d62:	2300      	movs	r3, #0
 8003d64:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8003d66:	f003 faeb 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003d6e:	23fa      	movs	r3, #250	@ 0xfa
 8003d70:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003d72:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003d74:	469a      	mov	sl, r3
 8003d76:	4f0f      	ldr	r7, [pc, #60]	@ (8003db4 <deepPowerDown+0x2f0>)
 8003d78:	464a      	mov	r2, r9
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	421a      	tst	r2, r3
 8003d7e:	d123      	bne.n	8003dc8 <deepPowerDown+0x304>
 8003d80:	f003 fade 	bl	8007340 <HAL_GetTick>
 8003d84:	1b80      	subs	r0, r0, r6
 8003d86:	4550      	cmp	r0, sl
 8003d88:	d9f6      	bls.n	8003d78 <deepPowerDown+0x2b4>
            print_error(__func__, __LINE__);
 8003d8a:	480b      	ldr	r0, [pc, #44]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003d8c:	490b      	ldr	r1, [pc, #44]	@ (8003dbc <deepPowerDown+0x2f8>)
 8003d8e:	f001 faaf 	bl	80052f0 <print_error>
 8003d92:	e7f1      	b.n	8003d78 <deepPowerDown+0x2b4>
        if ((HAL_GetTick() - start_time) > 1000)
 8003d94:	f003 fad4 	bl	8007340 <HAL_GetTick>
 8003d98:	23fa      	movs	r3, #250	@ 0xfa
 8003d9a:	1b80      	subs	r0, r0, r6
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4298      	cmp	r0, r3
 8003da0:	d9a3      	bls.n	8003cea <deepPowerDown+0x226>
            print_error(__func__, __LINE__); // Timeout
 8003da2:	4805      	ldr	r0, [pc, #20]	@ (8003db8 <deepPowerDown+0x2f4>)
 8003da4:	4907      	ldr	r1, [pc, #28]	@ (8003dc4 <deepPowerDown+0x300>)
 8003da6:	f001 faa3 	bl	80052f0 <print_error>
 8003daa:	e79e      	b.n	8003cea <deepPowerDown+0x226>
 8003dac:	0800ea40 	.word	0x0800ea40
 8003db0:	50000400 	.word	0x50000400
 8003db4:	40013000 	.word	0x40013000
 8003db8:	0800eaa0 	.word	0x0800eaa0
 8003dbc:	00000285 	.word	0x00000285
 8003dc0:	0800ea54 	.word	0x0800ea54
 8003dc4:	0000027a 	.word	0x0000027a
    RTC_H();
 8003dc8:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003dca:	7b3e      	ldrb	r6, [r7, #12]
 8003dcc:	4bba      	ldr	r3, [pc, #744]	@ (80040b8 <deepPowerDown+0x5f4>)
 8003dce:	01d2      	lsls	r2, r2, #7
 8003dd0:	b2f6      	uxtb	r6, r6
 8003dd2:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd4:	f388 8810 	msr	PRIMASK, r8
    uint8_t newValue = (value & andValue) | orValue;
 8003dd8:	2304      	movs	r3, #4
 8003dda:	431e      	orrs	r6, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ddc:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003de0:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	333c      	adds	r3, #60	@ 0x3c
 8003de6:	4213      	tst	r3, r2
 8003de8:	d100      	bne.n	8003dec <deepPowerDown+0x328>
 8003dea:	e0b3      	b.n	8003f54 <deepPowerDown+0x490>
        RTC_L();
 8003dec:	2280      	movs	r2, #128	@ 0x80
 8003dee:	4bb2      	ldr	r3, [pc, #712]	@ (80040b8 <deepPowerDown+0x5f4>)
 8003df0:	05d2      	lsls	r2, r2, #23
 8003df2:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003df4:	f003 faa4 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003df8:	4bb0      	ldr	r3, [pc, #704]	@ (80040bc <deepPowerDown+0x5f8>)
 8003dfa:	0007      	movs	r7, r0
 8003dfc:	4699      	mov	r9, r3
 8003dfe:	2302      	movs	r3, #2
 8003e00:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003e02:	23fa      	movs	r3, #250	@ 0xfa
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	469b      	mov	fp, r3
 8003e08:	464b      	mov	r3, r9
 8003e0a:	4652      	mov	r2, sl
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	421a      	tst	r2, r3
 8003e10:	d050      	beq.n	8003eb4 <deepPowerDown+0x3f0>
  *spidr = TxData;
 8003e12:	239c      	movs	r3, #156	@ 0x9c
 8003e14:	464a      	mov	r2, r9
 8003e16:	7313      	strb	r3, [r2, #12]
    start_time = HAL_GetTick();
 8003e18:	f003 fa92 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003e1c:	4ba7      	ldr	r3, [pc, #668]	@ (80040bc <deepPowerDown+0x5f8>)
 8003e1e:	0007      	movs	r7, r0
 8003e20:	4699      	mov	r9, r3
 8003e22:	2301      	movs	r3, #1
 8003e24:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003e26:	23fa      	movs	r3, #250	@ 0xfa
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	469b      	mov	fp, r3
 8003e2c:	464b      	mov	r3, r9
 8003e2e:	4652      	mov	r2, sl
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	421a      	tst	r2, r3
 8003e34:	d114      	bne.n	8003e60 <deepPowerDown+0x39c>
 8003e36:	f003 fa83 	bl	8007340 <HAL_GetTick>
 8003e3a:	1bc0      	subs	r0, r0, r7
 8003e3c:	4558      	cmp	r0, fp
 8003e3e:	d9f5      	bls.n	8003e2c <deepPowerDown+0x368>
            print_error(__func__, __LINE__);
 8003e40:	489f      	ldr	r0, [pc, #636]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003e42:	49a0      	ldr	r1, [pc, #640]	@ (80040c4 <deepPowerDown+0x600>)
 8003e44:	f001 fa54 	bl	80052f0 <print_error>
 8003e48:	e7f0      	b.n	8003e2c <deepPowerDown+0x368>
        if ((HAL_GetTick() - start_time) > 1000)
 8003e4a:	f003 fa79 	bl	8007340 <HAL_GetTick>
 8003e4e:	1b80      	subs	r0, r0, r6
 8003e50:	4550      	cmp	r0, sl
 8003e52:	d800      	bhi.n	8003e56 <deepPowerDown+0x392>
 8003e54:	e781      	b.n	8003d5a <deepPowerDown+0x296>
            print_error(__func__, __LINE__); // Timeout
 8003e56:	489a      	ldr	r0, [pc, #616]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003e58:	499b      	ldr	r1, [pc, #620]	@ (80040c8 <deepPowerDown+0x604>)
 8003e5a:	f001 fa49 	bl	80052f0 <print_error>
 8003e5e:	e77c      	b.n	8003d5a <deepPowerDown+0x296>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003e60:	464b      	mov	r3, r9
 8003e62:	7b1b      	ldrb	r3, [r3, #12]
    uint32_t start_time = HAL_GetTick();
 8003e64:	f003 fa6c 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003e68:	4b94      	ldr	r3, [pc, #592]	@ (80040bc <deepPowerDown+0x5f8>)
 8003e6a:	0007      	movs	r7, r0
 8003e6c:	4699      	mov	r9, r3
 8003e6e:	2302      	movs	r3, #2
 8003e70:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003e72:	23fa      	movs	r3, #250	@ 0xfa
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	469b      	mov	fp, r3
 8003e78:	464b      	mov	r3, r9
 8003e7a:	4652      	mov	r2, sl
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	421a      	tst	r2, r3
 8003e80:	d052      	beq.n	8003f28 <deepPowerDown+0x464>
  *spidr = TxData;
 8003e82:	464b      	mov	r3, r9
 8003e84:	731e      	strb	r6, [r3, #12]
    start_time = HAL_GetTick();
 8003e86:	f003 fa5b 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003e8e:	23fa      	movs	r3, #250	@ 0xfa
 8003e90:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003e92:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003e94:	469a      	mov	sl, r3
 8003e96:	4f89      	ldr	r7, [pc, #548]	@ (80040bc <deepPowerDown+0x5f8>)
 8003e98:	464a      	mov	r2, r9
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	421a      	tst	r2, r3
 8003e9e:	d113      	bne.n	8003ec8 <deepPowerDown+0x404>
 8003ea0:	f003 fa4e 	bl	8007340 <HAL_GetTick>
 8003ea4:	1b80      	subs	r0, r0, r6
 8003ea6:	4550      	cmp	r0, sl
 8003ea8:	d9f6      	bls.n	8003e98 <deepPowerDown+0x3d4>
            print_error(__func__, __LINE__);
 8003eaa:	4885      	ldr	r0, [pc, #532]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003eac:	4985      	ldr	r1, [pc, #532]	@ (80040c4 <deepPowerDown+0x600>)
 8003eae:	f001 fa1f 	bl	80052f0 <print_error>
 8003eb2:	e7f1      	b.n	8003e98 <deepPowerDown+0x3d4>
        if ((HAL_GetTick() - start_time) > 1000)
 8003eb4:	f003 fa44 	bl	8007340 <HAL_GetTick>
 8003eb8:	1bc0      	subs	r0, r0, r7
 8003eba:	4558      	cmp	r0, fp
 8003ebc:	d9a4      	bls.n	8003e08 <deepPowerDown+0x344>
            print_error(__func__, __LINE__); // Timeout
 8003ebe:	4880      	ldr	r0, [pc, #512]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003ec0:	4981      	ldr	r1, [pc, #516]	@ (80040c8 <deepPowerDown+0x604>)
 8003ec2:	f001 fa15 	bl	80052f0 <print_error>
 8003ec6:	e79f      	b.n	8003e08 <deepPowerDown+0x344>
        RTC_H();
 8003ec8:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003eca:	7b3b      	ldrb	r3, [r7, #12]
 8003ecc:	4b7a      	ldr	r3, [pc, #488]	@ (80040b8 <deepPowerDown+0x5f4>)
 8003ece:	01d2      	lsls	r2, r2, #7
 8003ed0:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed2:	f388 8810 	msr	PRIMASK, r8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ed6:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003eda:	b672      	cpsid	i
    RTC_L();
 8003edc:	2280      	movs	r2, #128	@ 0x80
 8003ede:	05d2      	lsls	r2, r2, #23
 8003ee0:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003ee2:	f003 fa2d 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	0006      	movs	r6, r0
 8003eea:	4699      	mov	r9, r3
 8003eec:	4f73      	ldr	r7, [pc, #460]	@ (80040bc <deepPowerDown+0x5f8>)
 8003eee:	464a      	mov	r2, r9
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	421a      	tst	r2, r3
 8003ef4:	d022      	beq.n	8003f3c <deepPowerDown+0x478>
  *spidr = TxData;
 8003ef6:	2311      	movs	r3, #17
 8003ef8:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8003efa:	f003 fa21 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003efe:	2301      	movs	r3, #1
 8003f00:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003f02:	23fa      	movs	r3, #250	@ 0xfa
 8003f04:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003f06:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003f08:	469a      	mov	sl, r3
 8003f0a:	4e6c      	ldr	r6, [pc, #432]	@ (80040bc <deepPowerDown+0x5f8>)
 8003f0c:	464a      	mov	r2, r9
 8003f0e:	68b3      	ldr	r3, [r6, #8]
 8003f10:	421a      	tst	r2, r3
 8003f12:	d123      	bne.n	8003f5c <deepPowerDown+0x498>
 8003f14:	f003 fa14 	bl	8007340 <HAL_GetTick>
 8003f18:	1bc0      	subs	r0, r0, r7
 8003f1a:	4550      	cmp	r0, sl
 8003f1c:	d9f6      	bls.n	8003f0c <deepPowerDown+0x448>
            print_error(__func__, __LINE__);
 8003f1e:	4868      	ldr	r0, [pc, #416]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003f20:	4968      	ldr	r1, [pc, #416]	@ (80040c4 <deepPowerDown+0x600>)
 8003f22:	f001 f9e5 	bl	80052f0 <print_error>
 8003f26:	e7f1      	b.n	8003f0c <deepPowerDown+0x448>
        if ((HAL_GetTick() - start_time) > 1000)
 8003f28:	f003 fa0a 	bl	8007340 <HAL_GetTick>
 8003f2c:	1bc0      	subs	r0, r0, r7
 8003f2e:	4558      	cmp	r0, fp
 8003f30:	d9a2      	bls.n	8003e78 <deepPowerDown+0x3b4>
            print_error(__func__, __LINE__); // Timeout
 8003f32:	4863      	ldr	r0, [pc, #396]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003f34:	4964      	ldr	r1, [pc, #400]	@ (80040c8 <deepPowerDown+0x604>)
 8003f36:	f001 f9db 	bl	80052f0 <print_error>
 8003f3a:	e79d      	b.n	8003e78 <deepPowerDown+0x3b4>
        if ((HAL_GetTick() - start_time) > 1000)
 8003f3c:	f003 fa00 	bl	8007340 <HAL_GetTick>
 8003f40:	23fa      	movs	r3, #250	@ 0xfa
 8003f42:	1b80      	subs	r0, r0, r6
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4298      	cmp	r0, r3
 8003f48:	d9d1      	bls.n	8003eee <deepPowerDown+0x42a>
            print_error(__func__, __LINE__); // Timeout
 8003f4a:	485d      	ldr	r0, [pc, #372]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003f4c:	495e      	ldr	r1, [pc, #376]	@ (80040c8 <deepPowerDown+0x604>)
 8003f4e:	f001 f9cf 	bl	80052f0 <print_error>
 8003f52:	e7cc      	b.n	8003eee <deepPowerDown+0x42a>
        SPI1->CR1 |= SPI_CR1_SPE;
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	603b      	str	r3, [r7, #0]
 8003f5a:	e747      	b.n	8003dec <deepPowerDown+0x328>
  return (*((__IO uint8_t *)&SPIx->DR));
 8003f5c:	7b33      	ldrb	r3, [r6, #12]
    uint32_t start_time = HAL_GetTick();
 8003f5e:	f003 f9ef 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003f62:	2302      	movs	r3, #2
 8003f64:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003f66:	23fa      	movs	r3, #250	@ 0xfa
 8003f68:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003f6a:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003f6c:	469a      	mov	sl, r3
 8003f6e:	4e53      	ldr	r6, [pc, #332]	@ (80040bc <deepPowerDown+0x5f8>)
 8003f70:	464a      	mov	r2, r9
 8003f72:	68b3      	ldr	r3, [r6, #8]
 8003f74:	421a      	tst	r2, r3
 8003f76:	d018      	beq.n	8003faa <deepPowerDown+0x4e6>
  *spidr = TxData;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8003f7c:	f003 f9e0 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003f80:	2301      	movs	r3, #1
 8003f82:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003f84:	23fa      	movs	r3, #250	@ 0xfa
 8003f86:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8003f88:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8003f8a:	469a      	mov	sl, r3
 8003f8c:	4f4b      	ldr	r7, [pc, #300]	@ (80040bc <deepPowerDown+0x5f8>)
 8003f8e:	464a      	mov	r2, r9
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	421a      	tst	r2, r3
 8003f94:	d113      	bne.n	8003fbe <deepPowerDown+0x4fa>
 8003f96:	f003 f9d3 	bl	8007340 <HAL_GetTick>
 8003f9a:	1b80      	subs	r0, r0, r6
 8003f9c:	4550      	cmp	r0, sl
 8003f9e:	d9f6      	bls.n	8003f8e <deepPowerDown+0x4ca>
            print_error(__func__, __LINE__);
 8003fa0:	4847      	ldr	r0, [pc, #284]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003fa2:	4948      	ldr	r1, [pc, #288]	@ (80040c4 <deepPowerDown+0x600>)
 8003fa4:	f001 f9a4 	bl	80052f0 <print_error>
 8003fa8:	e7f1      	b.n	8003f8e <deepPowerDown+0x4ca>
        if ((HAL_GetTick() - start_time) > 1000)
 8003faa:	f003 f9c9 	bl	8007340 <HAL_GetTick>
 8003fae:	1bc0      	subs	r0, r0, r7
 8003fb0:	4550      	cmp	r0, sl
 8003fb2:	d9dd      	bls.n	8003f70 <deepPowerDown+0x4ac>
            print_error(__func__, __LINE__); // Timeout
 8003fb4:	4842      	ldr	r0, [pc, #264]	@ (80040c0 <deepPowerDown+0x5fc>)
 8003fb6:	4944      	ldr	r1, [pc, #272]	@ (80040c8 <deepPowerDown+0x604>)
 8003fb8:	f001 f99a 	bl	80052f0 <print_error>
 8003fbc:	e7d8      	b.n	8003f70 <deepPowerDown+0x4ac>
    RTC_H();
 8003fbe:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8003fc0:	7b3e      	ldrb	r6, [r7, #12]
 8003fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80040b8 <deepPowerDown+0x5f4>)
 8003fc4:	01d2      	lsls	r2, r2, #7
 8003fc6:	b2f6      	uxtb	r6, r6
 8003fc8:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fca:	f388 8810 	msr	PRIMASK, r8
    uint8_t newValue = (value & andValue) | orValue;
 8003fce:	231c      	movs	r3, #28
 8003fd0:	439e      	bics	r6, r3
 8003fd2:	3b04      	subs	r3, #4
 8003fd4:	431e      	orrs	r6, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003fd6:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003fda:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	3328      	adds	r3, #40	@ 0x28
 8003fe0:	4213      	tst	r3, r2
 8003fe2:	d102      	bne.n	8003fea <deepPowerDown+0x526>
        SPI1->CR1 |= SPI_CR1_SPE;
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	603b      	str	r3, [r7, #0]
        RTC_L();
 8003fea:	2280      	movs	r2, #128	@ 0x80
 8003fec:	4b32      	ldr	r3, [pc, #200]	@ (80040b8 <deepPowerDown+0x5f4>)
 8003fee:	05d2      	lsls	r2, r2, #23
 8003ff0:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8003ff2:	f003 f9a5 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8003ffa:	23fa      	movs	r3, #250	@ 0xfa
 8003ffc:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8003ffe:	4681      	mov	r9, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004000:	469b      	mov	fp, r3
 8004002:	4f2e      	ldr	r7, [pc, #184]	@ (80040bc <deepPowerDown+0x5f8>)
 8004004:	4652      	mov	r2, sl
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	421a      	tst	r2, r3
 800400a:	d019      	beq.n	8004040 <deepPowerDown+0x57c>
  *spidr = TxData;
 800400c:	2391      	movs	r3, #145	@ 0x91
 800400e:	733b      	strb	r3, [r7, #12]
    start_time = HAL_GetTick();
 8004010:	f003 f996 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004014:	2301      	movs	r3, #1
 8004016:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004018:	23fa      	movs	r3, #250	@ 0xfa
 800401a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800401c:	4681      	mov	r9, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800401e:	469b      	mov	fp, r3
 8004020:	4f26      	ldr	r7, [pc, #152]	@ (80040bc <deepPowerDown+0x5f8>)
 8004022:	4652      	mov	r2, sl
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	421a      	tst	r2, r3
 8004028:	d115      	bne.n	8004056 <deepPowerDown+0x592>
 800402a:	f003 f989 	bl	8007340 <HAL_GetTick>
 800402e:	464b      	mov	r3, r9
 8004030:	1ac0      	subs	r0, r0, r3
 8004032:	4558      	cmp	r0, fp
 8004034:	d9f5      	bls.n	8004022 <deepPowerDown+0x55e>
            print_error(__func__, __LINE__);
 8004036:	4822      	ldr	r0, [pc, #136]	@ (80040c0 <deepPowerDown+0x5fc>)
 8004038:	4922      	ldr	r1, [pc, #136]	@ (80040c4 <deepPowerDown+0x600>)
 800403a:	f001 f959 	bl	80052f0 <print_error>
 800403e:	e7f0      	b.n	8004022 <deepPowerDown+0x55e>
        if ((HAL_GetTick() - start_time) > 1000)
 8004040:	f003 f97e 	bl	8007340 <HAL_GetTick>
 8004044:	464b      	mov	r3, r9
 8004046:	1ac0      	subs	r0, r0, r3
 8004048:	4558      	cmp	r0, fp
 800404a:	d9db      	bls.n	8004004 <deepPowerDown+0x540>
            print_error(__func__, __LINE__); // Timeout
 800404c:	481c      	ldr	r0, [pc, #112]	@ (80040c0 <deepPowerDown+0x5fc>)
 800404e:	491e      	ldr	r1, [pc, #120]	@ (80040c8 <deepPowerDown+0x604>)
 8004050:	f001 f94e 	bl	80052f0 <print_error>
 8004054:	e7d6      	b.n	8004004 <deepPowerDown+0x540>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004056:	7b3b      	ldrb	r3, [r7, #12]
    uint32_t start_time = HAL_GetTick();
 8004058:	f003 f972 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800405c:	2302      	movs	r3, #2
 800405e:	469a      	mov	sl, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004060:	23fa      	movs	r3, #250	@ 0xfa
 8004062:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004064:	4681      	mov	r9, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004066:	469b      	mov	fp, r3
 8004068:	4f14      	ldr	r7, [pc, #80]	@ (80040bc <deepPowerDown+0x5f8>)
 800406a:	4652      	mov	r2, sl
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	421a      	tst	r2, r3
 8004070:	d017      	beq.n	80040a2 <deepPowerDown+0x5de>
  *spidr = TxData;
 8004072:	733e      	strb	r6, [r7, #12]
    start_time = HAL_GetTick();
 8004074:	f003 f964 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004078:	2301      	movs	r3, #1
 800407a:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 800407c:	23fa      	movs	r3, #250	@ 0xfa
 800407e:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004080:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004082:	469a      	mov	sl, r3
 8004084:	4e0d      	ldr	r6, [pc, #52]	@ (80040bc <deepPowerDown+0x5f8>)
 8004086:	464a      	mov	r2, r9
 8004088:	68b3      	ldr	r3, [r6, #8]
 800408a:	421a      	tst	r2, r3
 800408c:	d11e      	bne.n	80040cc <deepPowerDown+0x608>
 800408e:	f003 f957 	bl	8007340 <HAL_GetTick>
 8004092:	1bc0      	subs	r0, r0, r7
 8004094:	4550      	cmp	r0, sl
 8004096:	d9f6      	bls.n	8004086 <deepPowerDown+0x5c2>
            print_error(__func__, __LINE__);
 8004098:	4809      	ldr	r0, [pc, #36]	@ (80040c0 <deepPowerDown+0x5fc>)
 800409a:	490a      	ldr	r1, [pc, #40]	@ (80040c4 <deepPowerDown+0x600>)
 800409c:	f001 f928 	bl	80052f0 <print_error>
 80040a0:	e7f1      	b.n	8004086 <deepPowerDown+0x5c2>
        if ((HAL_GetTick() - start_time) > 1000)
 80040a2:	f003 f94d 	bl	8007340 <HAL_GetTick>
 80040a6:	464b      	mov	r3, r9
 80040a8:	1ac0      	subs	r0, r0, r3
 80040aa:	4558      	cmp	r0, fp
 80040ac:	d9dd      	bls.n	800406a <deepPowerDown+0x5a6>
            print_error(__func__, __LINE__); // Timeout
 80040ae:	4804      	ldr	r0, [pc, #16]	@ (80040c0 <deepPowerDown+0x5fc>)
 80040b0:	4905      	ldr	r1, [pc, #20]	@ (80040c8 <deepPowerDown+0x604>)
 80040b2:	f001 f91d 	bl	80052f0 <print_error>
 80040b6:	e7d8      	b.n	800406a <deepPowerDown+0x5a6>
 80040b8:	50000400 	.word	0x50000400
 80040bc:	40013000 	.word	0x40013000
 80040c0:	0800eaa0 	.word	0x0800eaa0
 80040c4:	00000285 	.word	0x00000285
 80040c8:	0000027a 	.word	0x0000027a
        RTC_H();
 80040cc:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80040ce:	7b33      	ldrb	r3, [r6, #12]
 80040d0:	4b82      	ldr	r3, [pc, #520]	@ (80042dc <deepPowerDown+0x818>)
 80040d2:	01d2      	lsls	r2, r2, #7
 80040d4:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d6:	f388 8810 	msr	PRIMASK, r8
    HAL_Delay(1);
 80040da:	2001      	movs	r0, #1
 80040dc:	f003 f936 	bl	800734c <HAL_Delay>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040e0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80040e4:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80040e6:	2340      	movs	r3, #64	@ 0x40
 80040e8:	6832      	ldr	r2, [r6, #0]
 80040ea:	4213      	tst	r3, r2
 80040ec:	d102      	bne.n	80040f4 <deepPowerDown+0x630>
        SPI1->CR1 |= SPI_CR1_SPE;
 80040ee:	6832      	ldr	r2, [r6, #0]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	6033      	str	r3, [r6, #0]
        RTC_L();
 80040f4:	2280      	movs	r2, #128	@ 0x80
 80040f6:	4b79      	ldr	r3, [pc, #484]	@ (80042dc <deepPowerDown+0x818>)
 80040f8:	05d2      	lsls	r2, r2, #23
 80040fa:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80040fc:	f003 f920 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004100:	2302      	movs	r3, #2
 8004102:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004104:	23fa      	movs	r3, #250	@ 0xfa
 8004106:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004108:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800410a:	469a      	mov	sl, r3
 800410c:	4e74      	ldr	r6, [pc, #464]	@ (80042e0 <deepPowerDown+0x81c>)
 800410e:	464a      	mov	r2, r9
 8004110:	68b3      	ldr	r3, [r6, #8]
 8004112:	421a      	tst	r2, r3
 8004114:	d019      	beq.n	800414a <deepPowerDown+0x686>
  *spidr = TxData;
 8004116:	2397      	movs	r3, #151	@ 0x97
 8004118:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 800411a:	f003 f911 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800411e:	2301      	movs	r3, #1
 8004120:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004122:	23fa      	movs	r3, #250	@ 0xfa
 8004124:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004126:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004128:	469a      	mov	sl, r3
 800412a:	4e6d      	ldr	r6, [pc, #436]	@ (80042e0 <deepPowerDown+0x81c>)
 800412c:	464a      	mov	r2, r9
 800412e:	68b3      	ldr	r3, [r6, #8]
 8004130:	421a      	tst	r2, r3
 8004132:	d115      	bne.n	8004160 <deepPowerDown+0x69c>
 8004134:	f003 f904 	bl	8007340 <HAL_GetTick>
 8004138:	4643      	mov	r3, r8
 800413a:	1ac0      	subs	r0, r0, r3
 800413c:	4550      	cmp	r0, sl
 800413e:	d9f5      	bls.n	800412c <deepPowerDown+0x668>
            print_error(__func__, __LINE__);
 8004140:	4868      	ldr	r0, [pc, #416]	@ (80042e4 <deepPowerDown+0x820>)
 8004142:	4969      	ldr	r1, [pc, #420]	@ (80042e8 <deepPowerDown+0x824>)
 8004144:	f001 f8d4 	bl	80052f0 <print_error>
 8004148:	e7f0      	b.n	800412c <deepPowerDown+0x668>
        if ((HAL_GetTick() - start_time) > 1000)
 800414a:	f003 f8f9 	bl	8007340 <HAL_GetTick>
 800414e:	4643      	mov	r3, r8
 8004150:	1ac0      	subs	r0, r0, r3
 8004152:	4550      	cmp	r0, sl
 8004154:	d9db      	bls.n	800410e <deepPowerDown+0x64a>
            print_error(__func__, __LINE__); // Timeout
 8004156:	4863      	ldr	r0, [pc, #396]	@ (80042e4 <deepPowerDown+0x820>)
 8004158:	4964      	ldr	r1, [pc, #400]	@ (80042ec <deepPowerDown+0x828>)
 800415a:	f001 f8c9 	bl	80052f0 <print_error>
 800415e:	e7d6      	b.n	800410e <deepPowerDown+0x64a>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004160:	7b33      	ldrb	r3, [r6, #12]
    uint32_t start_time = HAL_GetTick();
 8004162:	f003 f8ed 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004166:	2302      	movs	r3, #2
 8004168:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 800416a:	23fa      	movs	r3, #250	@ 0xfa
 800416c:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 800416e:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004170:	469a      	mov	sl, r3
 8004172:	4e5b      	ldr	r6, [pc, #364]	@ (80042e0 <deepPowerDown+0x81c>)
 8004174:	464a      	mov	r2, r9
 8004176:	68b3      	ldr	r3, [r6, #8]
 8004178:	421a      	tst	r2, r3
 800417a:	d019      	beq.n	80041b0 <deepPowerDown+0x6ec>
  *spidr = TxData;
 800417c:	23c0      	movs	r3, #192	@ 0xc0
 800417e:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8004180:	f003 f8de 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004184:	2301      	movs	r3, #1
 8004186:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004188:	23fa      	movs	r3, #250	@ 0xfa
 800418a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 800418c:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 800418e:	469a      	mov	sl, r3
 8004190:	4e53      	ldr	r6, [pc, #332]	@ (80042e0 <deepPowerDown+0x81c>)
 8004192:	464a      	mov	r2, r9
 8004194:	68b3      	ldr	r3, [r6, #8]
 8004196:	421a      	tst	r2, r3
 8004198:	d115      	bne.n	80041c6 <deepPowerDown+0x702>
 800419a:	f003 f8d1 	bl	8007340 <HAL_GetTick>
 800419e:	4643      	mov	r3, r8
 80041a0:	1ac0      	subs	r0, r0, r3
 80041a2:	4550      	cmp	r0, sl
 80041a4:	d9f5      	bls.n	8004192 <deepPowerDown+0x6ce>
            print_error(__func__, __LINE__);
 80041a6:	484f      	ldr	r0, [pc, #316]	@ (80042e4 <deepPowerDown+0x820>)
 80041a8:	494f      	ldr	r1, [pc, #316]	@ (80042e8 <deepPowerDown+0x824>)
 80041aa:	f001 f8a1 	bl	80052f0 <print_error>
 80041ae:	e7f0      	b.n	8004192 <deepPowerDown+0x6ce>
        if ((HAL_GetTick() - start_time) > 1000)
 80041b0:	f003 f8c6 	bl	8007340 <HAL_GetTick>
 80041b4:	4643      	mov	r3, r8
 80041b6:	1ac0      	subs	r0, r0, r3
 80041b8:	4550      	cmp	r0, sl
 80041ba:	d9db      	bls.n	8004174 <deepPowerDown+0x6b0>
            print_error(__func__, __LINE__); // Timeout
 80041bc:	4849      	ldr	r0, [pc, #292]	@ (80042e4 <deepPowerDown+0x820>)
 80041be:	494b      	ldr	r1, [pc, #300]	@ (80042ec <deepPowerDown+0x828>)
 80041c0:	f001 f896 	bl	80052f0 <print_error>
 80041c4:	e7d6      	b.n	8004174 <deepPowerDown+0x6b0>
        RTC_H();
 80041c6:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80041c8:	7b33      	ldrb	r3, [r6, #12]
 80041ca:	4b44      	ldr	r3, [pc, #272]	@ (80042dc <deepPowerDown+0x818>)
 80041cc:	01d2      	lsls	r2, r2, #7
 80041ce:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d0:	f387 8810 	msr	PRIMASK, r7
    uint32_t start = HAL_GetTick();
 80041d4:	f003 f8b4 	bl	8007340 <HAL_GetTick>
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80041d8:	016b      	lsls	r3, r5, #5
 80041da:	1b5b      	subs	r3, r3, r5
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	195b      	adds	r3, r3, r5
        if ((HAL_GetTick() - start_time) > 1000)
 80041e0:	25fa      	movs	r5, #250	@ 0xfa
    uint32_t start = HAL_GetTick();
 80041e2:	4682      	mov	sl, r0
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4698      	mov	r8, r3
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 80041e8:	4b41      	ldr	r3, [pc, #260]	@ (80042f0 <deepPowerDown+0x82c>)
        if ((HAL_GetTick() - start_time) > 1000)
 80041ea:	00ad      	lsls	r5, r5, #2
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 80041ec:	9301      	str	r3, [sp, #4]
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80041ee:	f003 f8a7 	bl	8007340 <HAL_GetTick>
 80041f2:	4653      	mov	r3, sl
 80041f4:	1ac0      	subs	r0, r0, r3
 80041f6:	4540      	cmp	r0, r8
 80041f8:	d26b      	bcs.n	80042d2 <deepPowerDown+0x80e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80041fa:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80041fe:	b672      	cpsid	i
    RTC_L();
 8004200:	2280      	movs	r2, #128	@ 0x80
 8004202:	4b36      	ldr	r3, [pc, #216]	@ (80042dc <deepPowerDown+0x818>)
 8004204:	05d2      	lsls	r2, r2, #23
 8004206:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004208:	f003 f89a 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800420c:	2302      	movs	r3, #2
 800420e:	0007      	movs	r7, r0
 8004210:	469b      	mov	fp, r3
 8004212:	4e33      	ldr	r6, [pc, #204]	@ (80042e0 <deepPowerDown+0x81c>)
 8004214:	465a      	mov	r2, fp
 8004216:	68b3      	ldr	r3, [r6, #8]
 8004218:	421a      	tst	r2, r3
 800421a:	d015      	beq.n	8004248 <deepPowerDown+0x784>
  *spidr = TxData;
 800421c:	2317      	movs	r3, #23
 800421e:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8004220:	f003 f88e 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004224:	2301      	movs	r3, #1
 8004226:	0007      	movs	r7, r0
 8004228:	469b      	mov	fp, r3
 800422a:	4e2d      	ldr	r6, [pc, #180]	@ (80042e0 <deepPowerDown+0x81c>)
 800422c:	465a      	mov	r2, fp
 800422e:	68b3      	ldr	r3, [r6, #8]
 8004230:	421a      	tst	r2, r3
 8004232:	d113      	bne.n	800425c <deepPowerDown+0x798>
        if ((HAL_GetTick() - start_time) > 1000)
 8004234:	f003 f884 	bl	8007340 <HAL_GetTick>
 8004238:	1bc0      	subs	r0, r0, r7
 800423a:	42a8      	cmp	r0, r5
 800423c:	d9f6      	bls.n	800422c <deepPowerDown+0x768>
            print_error(__func__, __LINE__);
 800423e:	4829      	ldr	r0, [pc, #164]	@ (80042e4 <deepPowerDown+0x820>)
 8004240:	4929      	ldr	r1, [pc, #164]	@ (80042e8 <deepPowerDown+0x824>)
 8004242:	f001 f855 	bl	80052f0 <print_error>
 8004246:	e7f1      	b.n	800422c <deepPowerDown+0x768>
        if ((HAL_GetTick() - start_time) > 1000)
 8004248:	f003 f87a 	bl	8007340 <HAL_GetTick>
 800424c:	1bc0      	subs	r0, r0, r7
 800424e:	42a8      	cmp	r0, r5
 8004250:	d9e0      	bls.n	8004214 <deepPowerDown+0x750>
            print_error(__func__, __LINE__); // Timeout
 8004252:	4824      	ldr	r0, [pc, #144]	@ (80042e4 <deepPowerDown+0x820>)
 8004254:	4925      	ldr	r1, [pc, #148]	@ (80042ec <deepPowerDown+0x828>)
 8004256:	f001 f84b 	bl	80052f0 <print_error>
 800425a:	e7db      	b.n	8004214 <deepPowerDown+0x750>
  return (*((__IO uint8_t *)&SPIx->DR));
 800425c:	7b33      	ldrb	r3, [r6, #12]
    uint32_t start_time = HAL_GetTick();
 800425e:	f003 f86f 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004262:	2302      	movs	r3, #2
 8004264:	0007      	movs	r7, r0
 8004266:	469b      	mov	fp, r3
 8004268:	4e1d      	ldr	r6, [pc, #116]	@ (80042e0 <deepPowerDown+0x81c>)
 800426a:	465a      	mov	r2, fp
 800426c:	68b3      	ldr	r3, [r6, #8]
 800426e:	421a      	tst	r2, r3
 8004270:	d015      	beq.n	800429e <deepPowerDown+0x7da>
  *spidr = TxData;
 8004272:	2300      	movs	r3, #0
 8004274:	7333      	strb	r3, [r6, #12]
    start_time = HAL_GetTick();
 8004276:	f003 f863 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800427a:	2301      	movs	r3, #1
 800427c:	0007      	movs	r7, r0
 800427e:	469b      	mov	fp, r3
 8004280:	4e17      	ldr	r6, [pc, #92]	@ (80042e0 <deepPowerDown+0x81c>)
 8004282:	465a      	mov	r2, fp
 8004284:	68b3      	ldr	r3, [r6, #8]
 8004286:	421a      	tst	r2, r3
 8004288:	d113      	bne.n	80042b2 <deepPowerDown+0x7ee>
        if ((HAL_GetTick() - start_time) > 1000)
 800428a:	f003 f859 	bl	8007340 <HAL_GetTick>
 800428e:	1bc0      	subs	r0, r0, r7
 8004290:	42a8      	cmp	r0, r5
 8004292:	d9f6      	bls.n	8004282 <deepPowerDown+0x7be>
            print_error(__func__, __LINE__);
 8004294:	4813      	ldr	r0, [pc, #76]	@ (80042e4 <deepPowerDown+0x820>)
 8004296:	4914      	ldr	r1, [pc, #80]	@ (80042e8 <deepPowerDown+0x824>)
 8004298:	f001 f82a 	bl	80052f0 <print_error>
 800429c:	e7f1      	b.n	8004282 <deepPowerDown+0x7be>
        if ((HAL_GetTick() - start_time) > 1000)
 800429e:	f003 f84f 	bl	8007340 <HAL_GetTick>
 80042a2:	1bc0      	subs	r0, r0, r7
 80042a4:	42a8      	cmp	r0, r5
 80042a6:	d9e0      	bls.n	800426a <deepPowerDown+0x7a6>
            print_error(__func__, __LINE__); // Timeout
 80042a8:	480e      	ldr	r0, [pc, #56]	@ (80042e4 <deepPowerDown+0x820>)
 80042aa:	4910      	ldr	r1, [pc, #64]	@ (80042ec <deepPowerDown+0x828>)
 80042ac:	f001 f820 	bl	80052f0 <print_error>
 80042b0:	e7db      	b.n	800426a <deepPowerDown+0x7a6>
    RTC_H();
 80042b2:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80042b4:	7b31      	ldrb	r1, [r6, #12]
 80042b6:	4b09      	ldr	r3, [pc, #36]	@ (80042dc <deepPowerDown+0x818>)
 80042b8:	01d2      	lsls	r2, r2, #7
 80042ba:	b2c9      	uxtb	r1, r1
 80042bc:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042be:	f389 8810 	msr	PRIMASK, r9
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 80042c2:	9801      	ldr	r0, [sp, #4]
 80042c4:	f002 fd8a 	bl	8006ddc <printf_>
        HAL_Delay(1000);
 80042c8:	20fa      	movs	r0, #250	@ 0xfa
 80042ca:	0080      	lsls	r0, r0, #2
 80042cc:	f003 f83e 	bl	800734c <HAL_Delay>
 80042d0:	e78d      	b.n	80041ee <deepPowerDown+0x72a>
    printf("didn't power down\n");
 80042d2:	4808      	ldr	r0, [pc, #32]	@ (80042f4 <deepPowerDown+0x830>)
 80042d4:	f002 fd82 	bl	8006ddc <printf_>
    return true;
 80042d8:	e43f      	b.n	8003b5a <deepPowerDown+0x96>
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	50000400 	.word	0x50000400
 80042e0:	40013000 	.word	0x40013000
 80042e4:	0800eaa0 	.word	0x0800eaa0
 80042e8:	00000285 	.word	0x00000285
 80042ec:	0000027a 	.word	0x0000027a
 80042f0:	0800ea74 	.word	0x0800ea74
 80042f4:	0800ea8c 	.word	0x0800ea8c

080042f8 <readRam>:
{
 80042f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042fa:	46de      	mov	lr, fp
 80042fc:	4657      	mov	r7, sl
 80042fe:	464e      	mov	r6, r9
 8004300:	4645      	mov	r5, r8
 8004302:	b5e0      	push	{r5, r6, r7, lr}
 8004304:	b087      	sub	sp, #28
 8004306:	9103      	str	r1, [sp, #12]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004308:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800430c:	b672      	cpsid	i
    while (dataLen > 0)
 800430e:	2a00      	cmp	r2, #0
 8004310:	d100      	bne.n	8004314 <readRam+0x1c>
 8004312:	e246      	b.n	80047a2 <readRam+0x4aa>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004314:	2302      	movs	r3, #2
 8004316:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004318:	23fa      	movs	r3, #250	@ 0xfa
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	9705      	str	r7, [sp, #20]
 800431e:	469a      	mov	sl, r3
 8004320:	0005      	movs	r5, r0
 8004322:	0017      	movs	r7, r2
 8004324:	4cb1      	ldr	r4, [pc, #708]	@ (80045ec <readRam+0x2f4>)
        if (count > 32)
 8004326:	9701      	str	r7, [sp, #4]
 8004328:	2f20      	cmp	r7, #32
 800432a:	d901      	bls.n	8004330 <readRam+0x38>
 800432c:	2320      	movs	r3, #32
 800432e:	9301      	str	r3, [sp, #4]
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8004330:	9b01      	ldr	r3, [sp, #4]
 8004332:	469c      	mov	ip, r3
 8004334:	44ac      	add	ip, r5
 8004336:	4663      	mov	r3, ip
 8004338:	9302      	str	r3, [sp, #8]
 800433a:	2d7f      	cmp	r5, #127	@ 0x7f
 800433c:	d900      	bls.n	8004340 <readRam+0x48>
 800433e:	e15f      	b.n	8004600 <readRam+0x308>
 8004340:	2b80      	cmp	r3, #128	@ 0x80
 8004342:	d904      	bls.n	800434e <readRam+0x56>
            count = 128 - ramAddr;
 8004344:	2380      	movs	r3, #128	@ 0x80
 8004346:	1b5b      	subs	r3, r3, r5
 8004348:	9301      	str	r3, [sp, #4]
 800434a:	2380      	movs	r3, #128	@ 0x80
 800434c:	9302      	str	r3, [sp, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800434e:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004352:	b672      	cpsid	i
    RTC_L();
 8004354:	2280      	movs	r2, #128	@ 0x80
 8004356:	4ba6      	ldr	r3, [pc, #664]	@ (80045f0 <readRam+0x2f8>)
 8004358:	05d2      	lsls	r2, r2, #23
 800435a:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 800435c:	f002 fff0 	bl	8007340 <HAL_GetTick>
 8004360:	0006      	movs	r6, r0
 8004362:	464a      	mov	r2, r9
 8004364:	68a3      	ldr	r3, [r4, #8]
 8004366:	421a      	tst	r2, r3
 8004368:	d100      	bne.n	800436c <readRam+0x74>
 800436a:	e0fe      	b.n	800456a <readRam+0x272>
  *spidr = TxData;
 800436c:	233f      	movs	r3, #63	@ 0x3f
 800436e:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004370:	f002 ffe6 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004374:	2301      	movs	r3, #1
 8004376:	0006      	movs	r6, r0
 8004378:	469b      	mov	fp, r3
 800437a:	465a      	mov	r2, fp
 800437c:	68a3      	ldr	r3, [r4, #8]
 800437e:	421a      	tst	r2, r3
 8004380:	d10c      	bne.n	800439c <readRam+0xa4>
        if ((HAL_GetTick() - start_time) > 1000)
 8004382:	f002 ffdd 	bl	8007340 <HAL_GetTick>
 8004386:	1b80      	subs	r0, r0, r6
 8004388:	4550      	cmp	r0, sl
 800438a:	d9f6      	bls.n	800437a <readRam+0x82>
            print_error(__func__, __LINE__);
 800438c:	4899      	ldr	r0, [pc, #612]	@ (80045f4 <readRam+0x2fc>)
 800438e:	499a      	ldr	r1, [pc, #616]	@ (80045f8 <readRam+0x300>)
 8004390:	f000 ffae 	bl	80052f0 <print_error>
 8004394:	465a      	mov	r2, fp
 8004396:	68a3      	ldr	r3, [r4, #8]
 8004398:	421a      	tst	r2, r3
 800439a:	d0f2      	beq.n	8004382 <readRam+0x8a>
  return (*((__IO uint8_t *)&SPIx->DR));
 800439c:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800439e:	f002 ffcf 	bl	8007340 <HAL_GetTick>
 80043a2:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80043a4:	464a      	mov	r2, r9
 80043a6:	68a3      	ldr	r3, [r4, #8]
 80043a8:	421a      	tst	r2, r3
 80043aa:	d100      	bne.n	80043ae <readRam+0xb6>
 80043ac:	e0e8      	b.n	8004580 <readRam+0x288>
  *spidr = TxData;
 80043ae:	2300      	movs	r3, #0
 80043b0:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80043b2:	f002 ffc5 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80043b6:	2301      	movs	r3, #1
 80043b8:	0006      	movs	r6, r0
 80043ba:	469b      	mov	fp, r3
 80043bc:	465a      	mov	r2, fp
 80043be:	68a3      	ldr	r3, [r4, #8]
 80043c0:	421a      	tst	r2, r3
 80043c2:	d10c      	bne.n	80043de <readRam+0xe6>
        if ((HAL_GetTick() - start_time) > 1000)
 80043c4:	f002 ffbc 	bl	8007340 <HAL_GetTick>
 80043c8:	1b80      	subs	r0, r0, r6
 80043ca:	4550      	cmp	r0, sl
 80043cc:	d9f6      	bls.n	80043bc <readRam+0xc4>
            print_error(__func__, __LINE__);
 80043ce:	4889      	ldr	r0, [pc, #548]	@ (80045f4 <readRam+0x2fc>)
 80043d0:	4989      	ldr	r1, [pc, #548]	@ (80045f8 <readRam+0x300>)
 80043d2:	f000 ff8d 	bl	80052f0 <print_error>
 80043d6:	465a      	mov	r2, fp
 80043d8:	68a3      	ldr	r3, [r4, #8]
 80043da:	421a      	tst	r2, r3
 80043dc:	d0f2      	beq.n	80043c4 <readRam+0xcc>
    RTC_H();
 80043de:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80043e0:	7b23      	ldrb	r3, [r4, #12]
 80043e2:	4a83      	ldr	r2, [pc, #524]	@ (80045f0 <readRam+0x2f8>)
 80043e4:	01c9      	lsls	r1, r1, #7
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ea:	f388 8810 	msr	PRIMASK, r8
    uint8_t newValue = (value & andValue) | orValue;
 80043ee:	2204      	movs	r2, #4
 80043f0:	4393      	bics	r3, r2
 80043f2:	9304      	str	r3, [sp, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80043f4:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80043f8:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80043fa:	2340      	movs	r3, #64	@ 0x40
 80043fc:	6822      	ldr	r2, [r4, #0]
 80043fe:	4213      	tst	r3, r2
 8004400:	d102      	bne.n	8004408 <readRam+0x110>
        SPI1->CR1 |= SPI_CR1_SPE;
 8004402:	6822      	ldr	r2, [r4, #0]
 8004404:	4313      	orrs	r3, r2
 8004406:	6023      	str	r3, [r4, #0]
        RTC_L();
 8004408:	2280      	movs	r2, #128	@ 0x80
 800440a:	4b79      	ldr	r3, [pc, #484]	@ (80045f0 <readRam+0x2f8>)
 800440c:	05d2      	lsls	r2, r2, #23
 800440e:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004410:	f002 ff96 	bl	8007340 <HAL_GetTick>
 8004414:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004416:	464a      	mov	r2, r9
 8004418:	68a3      	ldr	r3, [r4, #8]
 800441a:	421a      	tst	r2, r3
 800441c:	d100      	bne.n	8004420 <readRam+0x128>
 800441e:	e0ba      	b.n	8004596 <readRam+0x29e>
  *spidr = TxData;
 8004420:	23bf      	movs	r3, #191	@ 0xbf
 8004422:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004424:	f002 ff8c 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004428:	2301      	movs	r3, #1
 800442a:	0006      	movs	r6, r0
 800442c:	469b      	mov	fp, r3
 800442e:	465a      	mov	r2, fp
 8004430:	68a3      	ldr	r3, [r4, #8]
 8004432:	421a      	tst	r2, r3
 8004434:	d10c      	bne.n	8004450 <readRam+0x158>
        if ((HAL_GetTick() - start_time) > 1000)
 8004436:	f002 ff83 	bl	8007340 <HAL_GetTick>
 800443a:	1b80      	subs	r0, r0, r6
 800443c:	4550      	cmp	r0, sl
 800443e:	d9f6      	bls.n	800442e <readRam+0x136>
            print_error(__func__, __LINE__);
 8004440:	486c      	ldr	r0, [pc, #432]	@ (80045f4 <readRam+0x2fc>)
 8004442:	496d      	ldr	r1, [pc, #436]	@ (80045f8 <readRam+0x300>)
 8004444:	f000 ff54 	bl	80052f0 <print_error>
 8004448:	465a      	mov	r2, fp
 800444a:	68a3      	ldr	r3, [r4, #8]
 800444c:	421a      	tst	r2, r3
 800444e:	d0f2      	beq.n	8004436 <readRam+0x13e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004450:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004452:	f002 ff75 	bl	8007340 <HAL_GetTick>
 8004456:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004458:	464a      	mov	r2, r9
 800445a:	68a3      	ldr	r3, [r4, #8]
 800445c:	421a      	tst	r2, r3
 800445e:	d100      	bne.n	8004462 <readRam+0x16a>
 8004460:	e0a4      	b.n	80045ac <readRam+0x2b4>
  *spidr = TxData;
 8004462:	9b04      	ldr	r3, [sp, #16]
 8004464:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004466:	f002 ff6b 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800446a:	2301      	movs	r3, #1
 800446c:	0006      	movs	r6, r0
 800446e:	469b      	mov	fp, r3
 8004470:	465a      	mov	r2, fp
 8004472:	68a3      	ldr	r3, [r4, #8]
 8004474:	421a      	tst	r2, r3
 8004476:	d10c      	bne.n	8004492 <readRam+0x19a>
        if ((HAL_GetTick() - start_time) > 1000)
 8004478:	f002 ff62 	bl	8007340 <HAL_GetTick>
 800447c:	1b80      	subs	r0, r0, r6
 800447e:	4550      	cmp	r0, sl
 8004480:	d9f6      	bls.n	8004470 <readRam+0x178>
            print_error(__func__, __LINE__);
 8004482:	485c      	ldr	r0, [pc, #368]	@ (80045f4 <readRam+0x2fc>)
 8004484:	495c      	ldr	r1, [pc, #368]	@ (80045f8 <readRam+0x300>)
 8004486:	f000 ff33 	bl	80052f0 <print_error>
 800448a:	465a      	mov	r2, fp
 800448c:	68a3      	ldr	r3, [r4, #8]
 800448e:	421a      	tst	r2, r3
 8004490:	d0f2      	beq.n	8004478 <readRam+0x180>
        RTC_H();
 8004492:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004494:	7b23      	ldrb	r3, [r4, #12]
 8004496:	4b56      	ldr	r3, [pc, #344]	@ (80045f0 <readRam+0x2f8>)
 8004498:	01d2      	lsls	r2, r2, #7
 800449a:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800449c:	f388 8810 	msr	PRIMASK, r8
        bResult = readRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count); // !!!!!!!!!
 80044a0:	237f      	movs	r3, #127	@ 0x7f
 80044a2:	401d      	ands	r5, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80044a4:	f3ef 8b10 	mrs	fp, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80044a8:	b672      	cpsid	i
        RTC_L();
 80044aa:	2280      	movs	r2, #128	@ 0x80
 80044ac:	4b50      	ldr	r3, [pc, #320]	@ (80045f0 <readRam+0x2f8>)
 80044ae:	05d2      	lsls	r2, r2, #23
 80044b0:	619a      	str	r2, [r3, #24]
    uint8_t address = AB1815_SPI_READ(offset);
    uint32_t primask_bit = utils_enter_critical_section();
    spi_select_slave(0);

    unsigned int i = 0;
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80044b2:	2340      	movs	r3, #64	@ 0x40
 80044b4:	6822      	ldr	r2, [r4, #0]
 80044b6:	4213      	tst	r3, r2
 80044b8:	d102      	bne.n	80044c0 <readRam+0x1c8>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 80044ba:	6822      	ldr	r2, [r4, #0]
 80044bc:	4313      	orrs	r3, r2
 80044be:	6023      	str	r3, [r4, #0]
    uint32_t start_time = HAL_GetTick();
 80044c0:	f002 ff3e 	bl	8007340 <HAL_GetTick>
 80044c4:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80044c6:	464a      	mov	r2, r9
 80044c8:	68a3      	ldr	r3, [r4, #8]
 80044ca:	421a      	tst	r2, r3
 80044cc:	d079      	beq.n	80045c2 <readRam+0x2ca>
  *spidr = TxData;
 80044ce:	7325      	strb	r5, [r4, #12]
    start_time = HAL_GetTick();
 80044d0:	f002 ff36 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80044d4:	2601      	movs	r6, #1
 80044d6:	0005      	movs	r5, r0
 80044d8:	68a3      	ldr	r3, [r4, #8]
 80044da:	421e      	tst	r6, r3
 80044dc:	d10b      	bne.n	80044f6 <readRam+0x1fe>
        if ((HAL_GetTick() - start_time) > 1000)
 80044de:	f002 ff2f 	bl	8007340 <HAL_GetTick>
 80044e2:	1b40      	subs	r0, r0, r5
 80044e4:	4550      	cmp	r0, sl
 80044e6:	d9f7      	bls.n	80044d8 <readRam+0x1e0>
            print_error(__func__, __LINE__);
 80044e8:	4842      	ldr	r0, [pc, #264]	@ (80045f4 <readRam+0x2fc>)
 80044ea:	4943      	ldr	r1, [pc, #268]	@ (80045f8 <readRam+0x300>)
 80044ec:	f000 ff00 	bl	80052f0 <print_error>
 80044f0:	68a3      	ldr	r3, [r4, #8]
 80044f2:	421e      	tst	r6, r3
 80044f4:	d0f3      	beq.n	80044de <readRam+0x1e6>
  return (*((__IO uint8_t *)&SPIx->DR));
 80044f6:	7b23      	ldrb	r3, [r4, #12]
    }

    SPI1_SendByte(address);
    while (i < length)
 80044f8:	9b01      	ldr	r3, [sp, #4]
 80044fa:	9d03      	ldr	r5, [sp, #12]
 80044fc:	4698      	mov	r8, r3
 80044fe:	465b      	mov	r3, fp
 8004500:	46bb      	mov	fp, r7
 8004502:	44a8      	add	r8, r5
 8004504:	9303      	str	r3, [sp, #12]
    uint32_t start_time = HAL_GetTick();
 8004506:	f002 ff1b 	bl	8007340 <HAL_GetTick>
 800450a:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800450c:	464a      	mov	r2, r9
 800450e:	68a3      	ldr	r3, [r4, #8]
 8004510:	421a      	tst	r2, r3
 8004512:	d061      	beq.n	80045d8 <readRam+0x2e0>
  *spidr = TxData;
 8004514:	2300      	movs	r3, #0
 8004516:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004518:	f002 ff12 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800451c:	2701      	movs	r7, #1
 800451e:	0006      	movs	r6, r0
 8004520:	68a3      	ldr	r3, [r4, #8]
 8004522:	421f      	tst	r7, r3
 8004524:	d10b      	bne.n	800453e <readRam+0x246>
        if ((HAL_GetTick() - start_time) > 1000)
 8004526:	f002 ff0b 	bl	8007340 <HAL_GetTick>
 800452a:	1b80      	subs	r0, r0, r6
 800452c:	4550      	cmp	r0, sl
 800452e:	d9f7      	bls.n	8004520 <readRam+0x228>
            print_error(__func__, __LINE__);
 8004530:	4830      	ldr	r0, [pc, #192]	@ (80045f4 <readRam+0x2fc>)
 8004532:	4931      	ldr	r1, [pc, #196]	@ (80045f8 <readRam+0x300>)
 8004534:	f000 fedc 	bl	80052f0 <print_error>
 8004538:	68a3      	ldr	r3, [r4, #8]
 800453a:	421f      	tst	r7, r3
 800453c:	d0f3      	beq.n	8004526 <readRam+0x22e>
  return (*((__IO uint8_t *)&SPIx->DR));
 800453e:	7b23      	ldrb	r3, [r4, #12]
    {
        buf[i++] = SPI1_SendByte(0x00); // Send DUMMY to read data
 8004540:	702b      	strb	r3, [r5, #0]
    while (i < length)
 8004542:	3501      	adds	r5, #1
 8004544:	45a8      	cmp	r8, r5
 8004546:	d1de      	bne.n	8004506 <readRam+0x20e>
        RTC_H();
 8004548:	2280      	movs	r2, #128	@ 0x80
 800454a:	9b03      	ldr	r3, [sp, #12]
 800454c:	465f      	mov	r7, fp
 800454e:	469b      	mov	fp, r3
 8004550:	4b27      	ldr	r3, [pc, #156]	@ (80045f0 <readRam+0x2f8>)
 8004552:	01d2      	lsls	r2, r2, #7
 8004554:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004556:	f38b 8810 	msr	PRIMASK, fp
        dataLen -= count;
 800455a:	9b01      	ldr	r3, [sp, #4]
 800455c:	1aff      	subs	r7, r7, r3
        data += count;
 800455e:	4643      	mov	r3, r8
 8004560:	9303      	str	r3, [sp, #12]
    while (dataLen > 0)
 8004562:	d100      	bne.n	8004566 <readRam+0x26e>
 8004564:	e11c      	b.n	80047a0 <readRam+0x4a8>
        ramAddr += count;
 8004566:	9d02      	ldr	r5, [sp, #8]
 8004568:	e6dd      	b.n	8004326 <readRam+0x2e>
        if ((HAL_GetTick() - start_time) > 1000)
 800456a:	f002 fee9 	bl	8007340 <HAL_GetTick>
 800456e:	1b80      	subs	r0, r0, r6
 8004570:	4550      	cmp	r0, sl
 8004572:	d800      	bhi.n	8004576 <readRam+0x27e>
 8004574:	e6f5      	b.n	8004362 <readRam+0x6a>
            print_error(__func__, __LINE__); // Timeout
 8004576:	481f      	ldr	r0, [pc, #124]	@ (80045f4 <readRam+0x2fc>)
 8004578:	4920      	ldr	r1, [pc, #128]	@ (80045fc <readRam+0x304>)
 800457a:	f000 feb9 	bl	80052f0 <print_error>
 800457e:	e6f0      	b.n	8004362 <readRam+0x6a>
        if ((HAL_GetTick() - start_time) > 1000)
 8004580:	f002 fede 	bl	8007340 <HAL_GetTick>
 8004584:	1b80      	subs	r0, r0, r6
 8004586:	4550      	cmp	r0, sl
 8004588:	d800      	bhi.n	800458c <readRam+0x294>
 800458a:	e70b      	b.n	80043a4 <readRam+0xac>
            print_error(__func__, __LINE__); // Timeout
 800458c:	4819      	ldr	r0, [pc, #100]	@ (80045f4 <readRam+0x2fc>)
 800458e:	491b      	ldr	r1, [pc, #108]	@ (80045fc <readRam+0x304>)
 8004590:	f000 feae 	bl	80052f0 <print_error>
 8004594:	e706      	b.n	80043a4 <readRam+0xac>
        if ((HAL_GetTick() - start_time) > 1000)
 8004596:	f002 fed3 	bl	8007340 <HAL_GetTick>
 800459a:	1b80      	subs	r0, r0, r6
 800459c:	4550      	cmp	r0, sl
 800459e:	d800      	bhi.n	80045a2 <readRam+0x2aa>
 80045a0:	e739      	b.n	8004416 <readRam+0x11e>
            print_error(__func__, __LINE__); // Timeout
 80045a2:	4814      	ldr	r0, [pc, #80]	@ (80045f4 <readRam+0x2fc>)
 80045a4:	4915      	ldr	r1, [pc, #84]	@ (80045fc <readRam+0x304>)
 80045a6:	f000 fea3 	bl	80052f0 <print_error>
 80045aa:	e734      	b.n	8004416 <readRam+0x11e>
        if ((HAL_GetTick() - start_time) > 1000)
 80045ac:	f002 fec8 	bl	8007340 <HAL_GetTick>
 80045b0:	1b80      	subs	r0, r0, r6
 80045b2:	4550      	cmp	r0, sl
 80045b4:	d800      	bhi.n	80045b8 <readRam+0x2c0>
 80045b6:	e74f      	b.n	8004458 <readRam+0x160>
            print_error(__func__, __LINE__); // Timeout
 80045b8:	480e      	ldr	r0, [pc, #56]	@ (80045f4 <readRam+0x2fc>)
 80045ba:	4910      	ldr	r1, [pc, #64]	@ (80045fc <readRam+0x304>)
 80045bc:	f000 fe98 	bl	80052f0 <print_error>
 80045c0:	e74a      	b.n	8004458 <readRam+0x160>
        if ((HAL_GetTick() - start_time) > 1000)
 80045c2:	f002 febd 	bl	8007340 <HAL_GetTick>
 80045c6:	1b80      	subs	r0, r0, r6
 80045c8:	4550      	cmp	r0, sl
 80045ca:	d800      	bhi.n	80045ce <readRam+0x2d6>
 80045cc:	e77b      	b.n	80044c6 <readRam+0x1ce>
            print_error(__func__, __LINE__); // Timeout
 80045ce:	4809      	ldr	r0, [pc, #36]	@ (80045f4 <readRam+0x2fc>)
 80045d0:	490a      	ldr	r1, [pc, #40]	@ (80045fc <readRam+0x304>)
 80045d2:	f000 fe8d 	bl	80052f0 <print_error>
 80045d6:	e776      	b.n	80044c6 <readRam+0x1ce>
        if ((HAL_GetTick() - start_time) > 1000)
 80045d8:	f002 feb2 	bl	8007340 <HAL_GetTick>
 80045dc:	1b80      	subs	r0, r0, r6
 80045de:	4550      	cmp	r0, sl
 80045e0:	d994      	bls.n	800450c <readRam+0x214>
            print_error(__func__, __LINE__); // Timeout
 80045e2:	4804      	ldr	r0, [pc, #16]	@ (80045f4 <readRam+0x2fc>)
 80045e4:	4905      	ldr	r1, [pc, #20]	@ (80045fc <readRam+0x304>)
 80045e6:	f000 fe83 	bl	80052f0 <print_error>
 80045ea:	e78f      	b.n	800450c <readRam+0x214>
 80045ec:	40013000 	.word	0x40013000
 80045f0:	50000400 	.word	0x50000400
 80045f4:	0800eaa0 	.word	0x0800eaa0
 80045f8:	00000285 	.word	0x00000285
 80045fc:	0000027a 	.word	0x0000027a
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004600:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004604:	b672      	cpsid	i
    RTC_L();
 8004606:	2280      	movs	r2, #128	@ 0x80
 8004608:	4b6b      	ldr	r3, [pc, #428]	@ (80047b8 <readRam+0x4c0>)
 800460a:	05d2      	lsls	r2, r2, #23
 800460c:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 800460e:	f002 fe97 	bl	8007340 <HAL_GetTick>
 8004612:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004614:	464a      	mov	r2, r9
 8004616:	68a3      	ldr	r3, [r4, #8]
 8004618:	421a      	tst	r2, r3
 800461a:	d100      	bne.n	800461e <readRam+0x326>
 800461c:	e096      	b.n	800474c <readRam+0x454>
  *spidr = TxData;
 800461e:	233f      	movs	r3, #63	@ 0x3f
 8004620:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004622:	f002 fe8d 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004626:	2301      	movs	r3, #1
 8004628:	0006      	movs	r6, r0
 800462a:	469b      	mov	fp, r3
 800462c:	465a      	mov	r2, fp
 800462e:	68a3      	ldr	r3, [r4, #8]
 8004630:	421a      	tst	r2, r3
 8004632:	d10c      	bne.n	800464e <readRam+0x356>
        if ((HAL_GetTick() - start_time) > 1000)
 8004634:	f002 fe84 	bl	8007340 <HAL_GetTick>
 8004638:	1b80      	subs	r0, r0, r6
 800463a:	4550      	cmp	r0, sl
 800463c:	d9f6      	bls.n	800462c <readRam+0x334>
            print_error(__func__, __LINE__);
 800463e:	485f      	ldr	r0, [pc, #380]	@ (80047bc <readRam+0x4c4>)
 8004640:	495f      	ldr	r1, [pc, #380]	@ (80047c0 <readRam+0x4c8>)
 8004642:	f000 fe55 	bl	80052f0 <print_error>
 8004646:	465a      	mov	r2, fp
 8004648:	68a3      	ldr	r3, [r4, #8]
 800464a:	421a      	tst	r2, r3
 800464c:	d0f2      	beq.n	8004634 <readRam+0x33c>
  return (*((__IO uint8_t *)&SPIx->DR));
 800464e:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004650:	f002 fe76 	bl	8007340 <HAL_GetTick>
 8004654:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004656:	464a      	mov	r2, r9
 8004658:	68a3      	ldr	r3, [r4, #8]
 800465a:	421a      	tst	r2, r3
 800465c:	d100      	bne.n	8004660 <readRam+0x368>
 800465e:	e080      	b.n	8004762 <readRam+0x46a>
  *spidr = TxData;
 8004660:	2300      	movs	r3, #0
 8004662:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004664:	f002 fe6c 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004668:	2301      	movs	r3, #1
 800466a:	0006      	movs	r6, r0
 800466c:	469b      	mov	fp, r3
 800466e:	465a      	mov	r2, fp
 8004670:	68a3      	ldr	r3, [r4, #8]
 8004672:	421a      	tst	r2, r3
 8004674:	d10c      	bne.n	8004690 <readRam+0x398>
        if ((HAL_GetTick() - start_time) > 1000)
 8004676:	f002 fe63 	bl	8007340 <HAL_GetTick>
 800467a:	1b80      	subs	r0, r0, r6
 800467c:	4550      	cmp	r0, sl
 800467e:	d9f6      	bls.n	800466e <readRam+0x376>
            print_error(__func__, __LINE__);
 8004680:	484e      	ldr	r0, [pc, #312]	@ (80047bc <readRam+0x4c4>)
 8004682:	494f      	ldr	r1, [pc, #316]	@ (80047c0 <readRam+0x4c8>)
 8004684:	f000 fe34 	bl	80052f0 <print_error>
 8004688:	465a      	mov	r2, fp
 800468a:	68a3      	ldr	r3, [r4, #8]
 800468c:	421a      	tst	r2, r3
 800468e:	d0f2      	beq.n	8004676 <readRam+0x37e>
    RTC_H();
 8004690:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004692:	7b23      	ldrb	r3, [r4, #12]
 8004694:	4a48      	ldr	r2, [pc, #288]	@ (80047b8 <readRam+0x4c0>)
 8004696:	01c9      	lsls	r1, r1, #7
 8004698:	b2db      	uxtb	r3, r3
 800469a:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800469c:	f388 8810 	msr	PRIMASK, r8
    uint8_t newValue = (value & andValue) | orValue;
 80046a0:	2204      	movs	r2, #4
 80046a2:	4313      	orrs	r3, r2
 80046a4:	9304      	str	r3, [sp, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80046a6:	f3ef 8b10 	mrs	fp, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80046aa:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80046ac:	2340      	movs	r3, #64	@ 0x40
 80046ae:	6822      	ldr	r2, [r4, #0]
 80046b0:	4213      	tst	r3, r2
 80046b2:	d102      	bne.n	80046ba <readRam+0x3c2>
        SPI1->CR1 |= SPI_CR1_SPE;
 80046b4:	6822      	ldr	r2, [r4, #0]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	6023      	str	r3, [r4, #0]
        RTC_L();
 80046ba:	2280      	movs	r2, #128	@ 0x80
 80046bc:	4b3e      	ldr	r3, [pc, #248]	@ (80047b8 <readRam+0x4c0>)
 80046be:	05d2      	lsls	r2, r2, #23
 80046c0:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80046c2:	f002 fe3d 	bl	8007340 <HAL_GetTick>
 80046c6:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80046c8:	464a      	mov	r2, r9
 80046ca:	68a3      	ldr	r3, [r4, #8]
 80046cc:	421a      	tst	r2, r3
 80046ce:	d053      	beq.n	8004778 <readRam+0x480>
  *spidr = TxData;
 80046d0:	23bf      	movs	r3, #191	@ 0xbf
 80046d2:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80046d4:	f002 fe34 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80046d8:	2601      	movs	r6, #1
 80046da:	4680      	mov	r8, r0
 80046dc:	68a3      	ldr	r3, [r4, #8]
 80046de:	421e      	tst	r6, r3
 80046e0:	d10c      	bne.n	80046fc <readRam+0x404>
        if ((HAL_GetTick() - start_time) > 1000)
 80046e2:	f002 fe2d 	bl	8007340 <HAL_GetTick>
 80046e6:	4643      	mov	r3, r8
 80046e8:	1ac0      	subs	r0, r0, r3
 80046ea:	4550      	cmp	r0, sl
 80046ec:	d9f6      	bls.n	80046dc <readRam+0x3e4>
            print_error(__func__, __LINE__);
 80046ee:	4833      	ldr	r0, [pc, #204]	@ (80047bc <readRam+0x4c4>)
 80046f0:	4933      	ldr	r1, [pc, #204]	@ (80047c0 <readRam+0x4c8>)
 80046f2:	f000 fdfd 	bl	80052f0 <print_error>
 80046f6:	68a3      	ldr	r3, [r4, #8]
 80046f8:	421e      	tst	r6, r3
 80046fa:	d0f2      	beq.n	80046e2 <readRam+0x3ea>
  return (*((__IO uint8_t *)&SPIx->DR));
 80046fc:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 80046fe:	f002 fe1f 	bl	8007340 <HAL_GetTick>
 8004702:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004704:	464a      	mov	r2, r9
 8004706:	68a3      	ldr	r3, [r4, #8]
 8004708:	421a      	tst	r2, r3
 800470a:	d03f      	beq.n	800478c <readRam+0x494>
  *spidr = TxData;
 800470c:	9b04      	ldr	r3, [sp, #16]
 800470e:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004710:	f002 fe16 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004714:	2301      	movs	r3, #1
 8004716:	0006      	movs	r6, r0
 8004718:	4698      	mov	r8, r3
 800471a:	4642      	mov	r2, r8
 800471c:	68a3      	ldr	r3, [r4, #8]
 800471e:	421a      	tst	r2, r3
 8004720:	d10c      	bne.n	800473c <readRam+0x444>
        if ((HAL_GetTick() - start_time) > 1000)
 8004722:	f002 fe0d 	bl	8007340 <HAL_GetTick>
 8004726:	1b80      	subs	r0, r0, r6
 8004728:	4550      	cmp	r0, sl
 800472a:	d9f6      	bls.n	800471a <readRam+0x422>
            print_error(__func__, __LINE__);
 800472c:	4823      	ldr	r0, [pc, #140]	@ (80047bc <readRam+0x4c4>)
 800472e:	4924      	ldr	r1, [pc, #144]	@ (80047c0 <readRam+0x4c8>)
 8004730:	f000 fdde 	bl	80052f0 <print_error>
 8004734:	4642      	mov	r2, r8
 8004736:	68a3      	ldr	r3, [r4, #8]
 8004738:	421a      	tst	r2, r3
 800473a:	d0f2      	beq.n	8004722 <readRam+0x42a>
        RTC_H();
 800473c:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 800473e:	7b23      	ldrb	r3, [r4, #12]
 8004740:	4b1d      	ldr	r3, [pc, #116]	@ (80047b8 <readRam+0x4c0>)
 8004742:	01d2      	lsls	r2, r2, #7
 8004744:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004746:	f38b 8810 	msr	PRIMASK, fp
    return maskRegister(regAddr, 0xff, bitMask, lock);
 800474a:	e6a9      	b.n	80044a0 <readRam+0x1a8>
        if ((HAL_GetTick() - start_time) > 1000)
 800474c:	f002 fdf8 	bl	8007340 <HAL_GetTick>
 8004750:	1b80      	subs	r0, r0, r6
 8004752:	4550      	cmp	r0, sl
 8004754:	d800      	bhi.n	8004758 <readRam+0x460>
 8004756:	e75d      	b.n	8004614 <readRam+0x31c>
            print_error(__func__, __LINE__); // Timeout
 8004758:	4818      	ldr	r0, [pc, #96]	@ (80047bc <readRam+0x4c4>)
 800475a:	491a      	ldr	r1, [pc, #104]	@ (80047c4 <readRam+0x4cc>)
 800475c:	f000 fdc8 	bl	80052f0 <print_error>
 8004760:	e758      	b.n	8004614 <readRam+0x31c>
        if ((HAL_GetTick() - start_time) > 1000)
 8004762:	f002 fded 	bl	8007340 <HAL_GetTick>
 8004766:	1b80      	subs	r0, r0, r6
 8004768:	4550      	cmp	r0, sl
 800476a:	d800      	bhi.n	800476e <readRam+0x476>
 800476c:	e773      	b.n	8004656 <readRam+0x35e>
            print_error(__func__, __LINE__); // Timeout
 800476e:	4813      	ldr	r0, [pc, #76]	@ (80047bc <readRam+0x4c4>)
 8004770:	4914      	ldr	r1, [pc, #80]	@ (80047c4 <readRam+0x4cc>)
 8004772:	f000 fdbd 	bl	80052f0 <print_error>
 8004776:	e76e      	b.n	8004656 <readRam+0x35e>
        if ((HAL_GetTick() - start_time) > 1000)
 8004778:	f002 fde2 	bl	8007340 <HAL_GetTick>
 800477c:	1b80      	subs	r0, r0, r6
 800477e:	4550      	cmp	r0, sl
 8004780:	d9a2      	bls.n	80046c8 <readRam+0x3d0>
            print_error(__func__, __LINE__); // Timeout
 8004782:	480e      	ldr	r0, [pc, #56]	@ (80047bc <readRam+0x4c4>)
 8004784:	490f      	ldr	r1, [pc, #60]	@ (80047c4 <readRam+0x4cc>)
 8004786:	f000 fdb3 	bl	80052f0 <print_error>
 800478a:	e79d      	b.n	80046c8 <readRam+0x3d0>
        if ((HAL_GetTick() - start_time) > 1000)
 800478c:	f002 fdd8 	bl	8007340 <HAL_GetTick>
 8004790:	1b80      	subs	r0, r0, r6
 8004792:	4550      	cmp	r0, sl
 8004794:	d9b6      	bls.n	8004704 <readRam+0x40c>
            print_error(__func__, __LINE__); // Timeout
 8004796:	4809      	ldr	r0, [pc, #36]	@ (80047bc <readRam+0x4c4>)
 8004798:	490a      	ldr	r1, [pc, #40]	@ (80047c4 <readRam+0x4cc>)
 800479a:	f000 fda9 	bl	80052f0 <print_error>
 800479e:	e7b1      	b.n	8004704 <readRam+0x40c>
 80047a0:	9f05      	ldr	r7, [sp, #20]
 80047a2:	f387 8810 	msr	PRIMASK, r7
}
 80047a6:	2001      	movs	r0, #1
 80047a8:	b007      	add	sp, #28
 80047aa:	bcf0      	pop	{r4, r5, r6, r7}
 80047ac:	46bb      	mov	fp, r7
 80047ae:	46b2      	mov	sl, r6
 80047b0:	46a9      	mov	r9, r5
 80047b2:	46a0      	mov	r8, r4
 80047b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b6:	46c0      	nop			@ (mov r8, r8)
 80047b8:	50000400 	.word	0x50000400
 80047bc:	0800eaa0 	.word	0x0800eaa0
 80047c0:	00000285 	.word	0x00000285
 80047c4:	0000027a 	.word	0x0000027a

080047c8 <writeRam>:
{
 80047c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ca:	46de      	mov	lr, fp
 80047cc:	4657      	mov	r7, sl
 80047ce:	464e      	mov	r6, r9
 80047d0:	4645      	mov	r5, r8
 80047d2:	b5e0      	push	{r5, r6, r7, lr}
 80047d4:	b087      	sub	sp, #28
 80047d6:	9101      	str	r1, [sp, #4]
    while (dataLen > 0)
 80047d8:	2a00      	cmp	r2, #0
 80047da:	d100      	bne.n	80047de <writeRam+0x16>
 80047dc:	e245      	b.n	8004c6a <writeRam+0x4a2>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80047de:	2302      	movs	r3, #2
 80047e0:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 80047e2:	23fa      	movs	r3, #250	@ 0xfa
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4699      	mov	r9, r3
 80047e8:	0006      	movs	r6, r0
 80047ea:	0013      	movs	r3, r2
 80047ec:	4cb2      	ldr	r4, [pc, #712]	@ (8004ab8 <writeRam+0x2f0>)
 80047ee:	9203      	str	r2, [sp, #12]
        if (count > 31)
 80047f0:	9302      	str	r3, [sp, #8]
 80047f2:	2b1f      	cmp	r3, #31
 80047f4:	d901      	bls.n	80047fa <writeRam+0x32>
 80047f6:	231f      	movs	r3, #31
 80047f8:	9302      	str	r3, [sp, #8]
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 80047fa:	9b02      	ldr	r3, [sp, #8]
 80047fc:	469c      	mov	ip, r3
 80047fe:	44b4      	add	ip, r6
 8004800:	4663      	mov	r3, ip
 8004802:	9304      	str	r3, [sp, #16]
 8004804:	2e7f      	cmp	r6, #127	@ 0x7f
 8004806:	d900      	bls.n	800480a <writeRam+0x42>
 8004808:	e160      	b.n	8004acc <writeRam+0x304>
 800480a:	2b80      	cmp	r3, #128	@ 0x80
 800480c:	d904      	bls.n	8004818 <writeRam+0x50>
            count = 128 - ramAddr;
 800480e:	2380      	movs	r3, #128	@ 0x80
 8004810:	1b9b      	subs	r3, r3, r6
 8004812:	9302      	str	r3, [sp, #8]
 8004814:	2380      	movs	r3, #128	@ 0x80
 8004816:	9304      	str	r3, [sp, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004818:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800481c:	b672      	cpsid	i
    RTC_L();
 800481e:	2280      	movs	r2, #128	@ 0x80
 8004820:	4ba6      	ldr	r3, [pc, #664]	@ (8004abc <writeRam+0x2f4>)
 8004822:	05d2      	lsls	r2, r2, #23
 8004824:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004826:	f002 fd8b 	bl	8007340 <HAL_GetTick>
 800482a:	0005      	movs	r5, r0
 800482c:	4642      	mov	r2, r8
 800482e:	68a3      	ldr	r3, [r4, #8]
 8004830:	421a      	tst	r2, r3
 8004832:	d100      	bne.n	8004836 <writeRam+0x6e>
 8004834:	e0ff      	b.n	8004a36 <writeRam+0x26e>
  *spidr = TxData;
 8004836:	233f      	movs	r3, #63	@ 0x3f
 8004838:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800483a:	f002 fd81 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800483e:	2301      	movs	r3, #1
 8004840:	0005      	movs	r5, r0
 8004842:	469b      	mov	fp, r3
 8004844:	465a      	mov	r2, fp
 8004846:	68a3      	ldr	r3, [r4, #8]
 8004848:	421a      	tst	r2, r3
 800484a:	d10c      	bne.n	8004866 <writeRam+0x9e>
        if ((HAL_GetTick() - start_time) > 1000)
 800484c:	f002 fd78 	bl	8007340 <HAL_GetTick>
 8004850:	1b40      	subs	r0, r0, r5
 8004852:	4548      	cmp	r0, r9
 8004854:	d9f6      	bls.n	8004844 <writeRam+0x7c>
            print_error(__func__, __LINE__);
 8004856:	489a      	ldr	r0, [pc, #616]	@ (8004ac0 <writeRam+0x2f8>)
 8004858:	499a      	ldr	r1, [pc, #616]	@ (8004ac4 <writeRam+0x2fc>)
 800485a:	f000 fd49 	bl	80052f0 <print_error>
 800485e:	465a      	mov	r2, fp
 8004860:	68a3      	ldr	r3, [r4, #8]
 8004862:	421a      	tst	r2, r3
 8004864:	d0f2      	beq.n	800484c <writeRam+0x84>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004866:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004868:	f002 fd6a 	bl	8007340 <HAL_GetTick>
 800486c:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800486e:	4642      	mov	r2, r8
 8004870:	68a3      	ldr	r3, [r4, #8]
 8004872:	421a      	tst	r2, r3
 8004874:	d100      	bne.n	8004878 <writeRam+0xb0>
 8004876:	e0e9      	b.n	8004a4c <writeRam+0x284>
  *spidr = TxData;
 8004878:	2300      	movs	r3, #0
 800487a:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 800487c:	f002 fd60 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004880:	2301      	movs	r3, #1
 8004882:	0005      	movs	r5, r0
 8004884:	469b      	mov	fp, r3
 8004886:	465a      	mov	r2, fp
 8004888:	68a3      	ldr	r3, [r4, #8]
 800488a:	421a      	tst	r2, r3
 800488c:	d10c      	bne.n	80048a8 <writeRam+0xe0>
        if ((HAL_GetTick() - start_time) > 1000)
 800488e:	f002 fd57 	bl	8007340 <HAL_GetTick>
 8004892:	1b40      	subs	r0, r0, r5
 8004894:	4548      	cmp	r0, r9
 8004896:	d9f6      	bls.n	8004886 <writeRam+0xbe>
            print_error(__func__, __LINE__);
 8004898:	4889      	ldr	r0, [pc, #548]	@ (8004ac0 <writeRam+0x2f8>)
 800489a:	498a      	ldr	r1, [pc, #552]	@ (8004ac4 <writeRam+0x2fc>)
 800489c:	f000 fd28 	bl	80052f0 <print_error>
 80048a0:	465a      	mov	r2, fp
 80048a2:	68a3      	ldr	r3, [r4, #8]
 80048a4:	421a      	tst	r2, r3
 80048a6:	d0f2      	beq.n	800488e <writeRam+0xc6>
    RTC_H();
 80048a8:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 80048aa:	7b23      	ldrb	r3, [r4, #12]
 80048ac:	4a83      	ldr	r2, [pc, #524]	@ (8004abc <writeRam+0x2f4>)
 80048ae:	01c9      	lsls	r1, r1, #7
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b4:	f38a 8810 	msr	PRIMASK, sl
    uint8_t newValue = (value & andValue) | orValue;
 80048b8:	2204      	movs	r2, #4
 80048ba:	4393      	bics	r3, r2
 80048bc:	001f      	movs	r7, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80048be:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80048c2:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 80048c4:	2340      	movs	r3, #64	@ 0x40
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	4213      	tst	r3, r2
 80048ca:	d102      	bne.n	80048d2 <writeRam+0x10a>
        SPI1->CR1 |= SPI_CR1_SPE;
 80048cc:	6822      	ldr	r2, [r4, #0]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	6023      	str	r3, [r4, #0]
        RTC_L();
 80048d2:	2280      	movs	r2, #128	@ 0x80
 80048d4:	4b79      	ldr	r3, [pc, #484]	@ (8004abc <writeRam+0x2f4>)
 80048d6:	05d2      	lsls	r2, r2, #23
 80048d8:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 80048da:	f002 fd31 	bl	8007340 <HAL_GetTick>
 80048de:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80048e0:	4642      	mov	r2, r8
 80048e2:	68a3      	ldr	r3, [r4, #8]
 80048e4:	421a      	tst	r2, r3
 80048e6:	d100      	bne.n	80048ea <writeRam+0x122>
 80048e8:	e0bb      	b.n	8004a62 <writeRam+0x29a>
  *spidr = TxData;
 80048ea:	23bf      	movs	r3, #191	@ 0xbf
 80048ec:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 80048ee:	f002 fd27 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80048f2:	2301      	movs	r3, #1
 80048f4:	0005      	movs	r5, r0
 80048f6:	469b      	mov	fp, r3
 80048f8:	465a      	mov	r2, fp
 80048fa:	68a3      	ldr	r3, [r4, #8]
 80048fc:	421a      	tst	r2, r3
 80048fe:	d10c      	bne.n	800491a <writeRam+0x152>
        if ((HAL_GetTick() - start_time) > 1000)
 8004900:	f002 fd1e 	bl	8007340 <HAL_GetTick>
 8004904:	1b40      	subs	r0, r0, r5
 8004906:	4548      	cmp	r0, r9
 8004908:	d9f6      	bls.n	80048f8 <writeRam+0x130>
            print_error(__func__, __LINE__);
 800490a:	486d      	ldr	r0, [pc, #436]	@ (8004ac0 <writeRam+0x2f8>)
 800490c:	496d      	ldr	r1, [pc, #436]	@ (8004ac4 <writeRam+0x2fc>)
 800490e:	f000 fcef 	bl	80052f0 <print_error>
 8004912:	465a      	mov	r2, fp
 8004914:	68a3      	ldr	r3, [r4, #8]
 8004916:	421a      	tst	r2, r3
 8004918:	d0f2      	beq.n	8004900 <writeRam+0x138>
  return (*((__IO uint8_t *)&SPIx->DR));
 800491a:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 800491c:	f002 fd10 	bl	8007340 <HAL_GetTick>
 8004920:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004922:	4642      	mov	r2, r8
 8004924:	68a3      	ldr	r3, [r4, #8]
 8004926:	421a      	tst	r2, r3
 8004928:	d100      	bne.n	800492c <writeRam+0x164>
 800492a:	e0a5      	b.n	8004a78 <writeRam+0x2b0>
  *spidr = TxData;
 800492c:	7327      	strb	r7, [r4, #12]
    start_time = HAL_GetTick();
 800492e:	f002 fd07 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004932:	2301      	movs	r3, #1
 8004934:	0005      	movs	r5, r0
 8004936:	469b      	mov	fp, r3
 8004938:	465a      	mov	r2, fp
 800493a:	68a3      	ldr	r3, [r4, #8]
 800493c:	421a      	tst	r2, r3
 800493e:	d10c      	bne.n	800495a <writeRam+0x192>
        if ((HAL_GetTick() - start_time) > 1000)
 8004940:	f002 fcfe 	bl	8007340 <HAL_GetTick>
 8004944:	1b40      	subs	r0, r0, r5
 8004946:	4548      	cmp	r0, r9
 8004948:	d9f6      	bls.n	8004938 <writeRam+0x170>
            print_error(__func__, __LINE__);
 800494a:	485d      	ldr	r0, [pc, #372]	@ (8004ac0 <writeRam+0x2f8>)
 800494c:	495d      	ldr	r1, [pc, #372]	@ (8004ac4 <writeRam+0x2fc>)
 800494e:	f000 fccf 	bl	80052f0 <print_error>
 8004952:	465a      	mov	r2, fp
 8004954:	68a3      	ldr	r3, [r4, #8]
 8004956:	421a      	tst	r2, r3
 8004958:	d0f2      	beq.n	8004940 <writeRam+0x178>
        RTC_H();
 800495a:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 800495c:	7b23      	ldrb	r3, [r4, #12]
 800495e:	4b57      	ldr	r3, [pc, #348]	@ (8004abc <writeRam+0x2f4>)
 8004960:	01d2      	lsls	r2, r2, #7
 8004962:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004964:	f38a 8810 	msr	PRIMASK, sl
        bResult = writeRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count);
 8004968:	466b      	mov	r3, sp
 800496a:	257f      	movs	r5, #127	@ 0x7f
 800496c:	7a1b      	ldrb	r3, [r3, #8]
 800496e:	4035      	ands	r5, r6
 8004970:	3d80      	subs	r5, #128	@ 0x80
 8004972:	469a      	mov	sl, r3
 8004974:	b2ed      	uxtb	r5, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004976:	f3ef 8b10 	mrs	fp, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800497a:	b672      	cpsid	i
        RTC_L();
 800497c:	2280      	movs	r2, #128	@ 0x80
 800497e:	4b4f      	ldr	r3, [pc, #316]	@ (8004abc <writeRam+0x2f4>)
 8004980:	05d2      	lsls	r2, r2, #23
 8004982:	619a      	str	r2, [r3, #24]

    uint32_t primask_bit = utils_enter_critical_section();
    spi_select_slave(0);

    uint8_t i = 0;
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8004984:	2340      	movs	r3, #64	@ 0x40
 8004986:	6822      	ldr	r2, [r4, #0]
 8004988:	4213      	tst	r3, r2
 800498a:	d102      	bne.n	8004992 <writeRam+0x1ca>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 800498c:	6822      	ldr	r2, [r4, #0]
 800498e:	4313      	orrs	r3, r2
 8004990:	6023      	str	r3, [r4, #0]
    uint32_t start_time = HAL_GetTick();
 8004992:	f002 fcd5 	bl	8007340 <HAL_GetTick>
 8004996:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004998:	4642      	mov	r2, r8
 800499a:	68a3      	ldr	r3, [r4, #8]
 800499c:	421a      	tst	r2, r3
 800499e:	d076      	beq.n	8004a8e <writeRam+0x2c6>
  *spidr = TxData;
 80049a0:	7325      	strb	r5, [r4, #12]
    start_time = HAL_GetTick();
 80049a2:	f002 fccd 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80049a6:	2601      	movs	r6, #1
 80049a8:	0005      	movs	r5, r0
 80049aa:	68a3      	ldr	r3, [r4, #8]
 80049ac:	421e      	tst	r6, r3
 80049ae:	d10b      	bne.n	80049c8 <writeRam+0x200>
        if ((HAL_GetTick() - start_time) > 1000)
 80049b0:	f002 fcc6 	bl	8007340 <HAL_GetTick>
 80049b4:	1b40      	subs	r0, r0, r5
 80049b6:	4548      	cmp	r0, r9
 80049b8:	d9f7      	bls.n	80049aa <writeRam+0x1e2>
            print_error(__func__, __LINE__);
 80049ba:	4841      	ldr	r0, [pc, #260]	@ (8004ac0 <writeRam+0x2f8>)
 80049bc:	4941      	ldr	r1, [pc, #260]	@ (8004ac4 <writeRam+0x2fc>)
 80049be:	f000 fc97 	bl	80052f0 <print_error>
 80049c2:	68a3      	ldr	r3, [r4, #8]
 80049c4:	421e      	tst	r6, r3
 80049c6:	d0f3      	beq.n	80049b0 <writeRam+0x1e8>
  return (*((__IO uint8_t *)&SPIx->DR));
 80049c8:	2500      	movs	r5, #0
 80049ca:	7b23      	ldrb	r3, [r4, #12]
    }

    SPI1_SendByte(address);
    while (i < length)
    {
        SPI1_SendByte(buf[i++]); // Send Data to write
 80049cc:	9b01      	ldr	r3, [sp, #4]
 80049ce:	5d5f      	ldrb	r7, [r3, r5]
    uint32_t start_time = HAL_GetTick();
 80049d0:	f002 fcb6 	bl	8007340 <HAL_GetTick>
 80049d4:	0006      	movs	r6, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80049d6:	4642      	mov	r2, r8
 80049d8:	68a3      	ldr	r3, [r4, #8]
 80049da:	421a      	tst	r2, r3
 80049dc:	d062      	beq.n	8004aa4 <writeRam+0x2dc>
  *spidr = TxData;
 80049de:	7327      	strb	r7, [r4, #12]
    start_time = HAL_GetTick();
 80049e0:	f002 fcae 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80049e4:	2701      	movs	r7, #1
 80049e6:	0006      	movs	r6, r0
 80049e8:	68a3      	ldr	r3, [r4, #8]
 80049ea:	421f      	tst	r7, r3
 80049ec:	d10b      	bne.n	8004a06 <writeRam+0x23e>
        if ((HAL_GetTick() - start_time) > 1000)
 80049ee:	f002 fca7 	bl	8007340 <HAL_GetTick>
 80049f2:	1b80      	subs	r0, r0, r6
 80049f4:	4548      	cmp	r0, r9
 80049f6:	d9f7      	bls.n	80049e8 <writeRam+0x220>
            print_error(__func__, __LINE__);
 80049f8:	4831      	ldr	r0, [pc, #196]	@ (8004ac0 <writeRam+0x2f8>)
 80049fa:	4932      	ldr	r1, [pc, #200]	@ (8004ac4 <writeRam+0x2fc>)
 80049fc:	f000 fc78 	bl	80052f0 <print_error>
 8004a00:	68a3      	ldr	r3, [r4, #8]
 8004a02:	421f      	tst	r7, r3
 8004a04:	d0f3      	beq.n	80049ee <writeRam+0x226>
    while (i < length)
 8004a06:	3501      	adds	r5, #1
  return (*((__IO uint8_t *)&SPIx->DR));
 8004a08:	7b23      	ldrb	r3, [r4, #12]
 8004a0a:	b2eb      	uxtb	r3, r5
 8004a0c:	459a      	cmp	sl, r3
 8004a0e:	d8dd      	bhi.n	80049cc <writeRam+0x204>
        RTC_H();
 8004a10:	2280      	movs	r2, #128	@ 0x80
 8004a12:	4b2a      	ldr	r3, [pc, #168]	@ (8004abc <writeRam+0x2f4>)
 8004a14:	01d2      	lsls	r2, r2, #7
 8004a16:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a18:	f38b 8810 	msr	PRIMASK, fp
        dataLen -= count;
 8004a1c:	9a02      	ldr	r2, [sp, #8]
 8004a1e:	9b03      	ldr	r3, [sp, #12]
        data += count;
 8004a20:	4694      	mov	ip, r2
 8004a22:	9901      	ldr	r1, [sp, #4]
        dataLen -= count;
 8004a24:	1a9b      	subs	r3, r3, r2
        data += count;
 8004a26:	4461      	add	r1, ip
        dataLen -= count;
 8004a28:	9303      	str	r3, [sp, #12]
        data += count;
 8004a2a:	9101      	str	r1, [sp, #4]
    while (dataLen > 0)
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d100      	bne.n	8004a32 <writeRam+0x26a>
 8004a30:	e11b      	b.n	8004c6a <writeRam+0x4a2>
        ramAddr += count;
 8004a32:	9e04      	ldr	r6, [sp, #16]
 8004a34:	e6dc      	b.n	80047f0 <writeRam+0x28>
        if ((HAL_GetTick() - start_time) > 1000)
 8004a36:	f002 fc83 	bl	8007340 <HAL_GetTick>
 8004a3a:	1b40      	subs	r0, r0, r5
 8004a3c:	4548      	cmp	r0, r9
 8004a3e:	d800      	bhi.n	8004a42 <writeRam+0x27a>
 8004a40:	e6f4      	b.n	800482c <writeRam+0x64>
            print_error(__func__, __LINE__); // Timeout
 8004a42:	481f      	ldr	r0, [pc, #124]	@ (8004ac0 <writeRam+0x2f8>)
 8004a44:	4920      	ldr	r1, [pc, #128]	@ (8004ac8 <writeRam+0x300>)
 8004a46:	f000 fc53 	bl	80052f0 <print_error>
 8004a4a:	e6ef      	b.n	800482c <writeRam+0x64>
        if ((HAL_GetTick() - start_time) > 1000)
 8004a4c:	f002 fc78 	bl	8007340 <HAL_GetTick>
 8004a50:	1b40      	subs	r0, r0, r5
 8004a52:	4548      	cmp	r0, r9
 8004a54:	d800      	bhi.n	8004a58 <writeRam+0x290>
 8004a56:	e70a      	b.n	800486e <writeRam+0xa6>
            print_error(__func__, __LINE__); // Timeout
 8004a58:	4819      	ldr	r0, [pc, #100]	@ (8004ac0 <writeRam+0x2f8>)
 8004a5a:	491b      	ldr	r1, [pc, #108]	@ (8004ac8 <writeRam+0x300>)
 8004a5c:	f000 fc48 	bl	80052f0 <print_error>
 8004a60:	e705      	b.n	800486e <writeRam+0xa6>
        if ((HAL_GetTick() - start_time) > 1000)
 8004a62:	f002 fc6d 	bl	8007340 <HAL_GetTick>
 8004a66:	1b40      	subs	r0, r0, r5
 8004a68:	4548      	cmp	r0, r9
 8004a6a:	d800      	bhi.n	8004a6e <writeRam+0x2a6>
 8004a6c:	e738      	b.n	80048e0 <writeRam+0x118>
            print_error(__func__, __LINE__); // Timeout
 8004a6e:	4814      	ldr	r0, [pc, #80]	@ (8004ac0 <writeRam+0x2f8>)
 8004a70:	4915      	ldr	r1, [pc, #84]	@ (8004ac8 <writeRam+0x300>)
 8004a72:	f000 fc3d 	bl	80052f0 <print_error>
 8004a76:	e733      	b.n	80048e0 <writeRam+0x118>
        if ((HAL_GetTick() - start_time) > 1000)
 8004a78:	f002 fc62 	bl	8007340 <HAL_GetTick>
 8004a7c:	1b40      	subs	r0, r0, r5
 8004a7e:	4548      	cmp	r0, r9
 8004a80:	d800      	bhi.n	8004a84 <writeRam+0x2bc>
 8004a82:	e74e      	b.n	8004922 <writeRam+0x15a>
            print_error(__func__, __LINE__); // Timeout
 8004a84:	480e      	ldr	r0, [pc, #56]	@ (8004ac0 <writeRam+0x2f8>)
 8004a86:	4910      	ldr	r1, [pc, #64]	@ (8004ac8 <writeRam+0x300>)
 8004a88:	f000 fc32 	bl	80052f0 <print_error>
 8004a8c:	e749      	b.n	8004922 <writeRam+0x15a>
        if ((HAL_GetTick() - start_time) > 1000)
 8004a8e:	f002 fc57 	bl	8007340 <HAL_GetTick>
 8004a92:	1b80      	subs	r0, r0, r6
 8004a94:	4548      	cmp	r0, r9
 8004a96:	d800      	bhi.n	8004a9a <writeRam+0x2d2>
 8004a98:	e77e      	b.n	8004998 <writeRam+0x1d0>
            print_error(__func__, __LINE__); // Timeout
 8004a9a:	4809      	ldr	r0, [pc, #36]	@ (8004ac0 <writeRam+0x2f8>)
 8004a9c:	490a      	ldr	r1, [pc, #40]	@ (8004ac8 <writeRam+0x300>)
 8004a9e:	f000 fc27 	bl	80052f0 <print_error>
 8004aa2:	e779      	b.n	8004998 <writeRam+0x1d0>
        if ((HAL_GetTick() - start_time) > 1000)
 8004aa4:	f002 fc4c 	bl	8007340 <HAL_GetTick>
 8004aa8:	1b80      	subs	r0, r0, r6
 8004aaa:	4548      	cmp	r0, r9
 8004aac:	d993      	bls.n	80049d6 <writeRam+0x20e>
            print_error(__func__, __LINE__); // Timeout
 8004aae:	4804      	ldr	r0, [pc, #16]	@ (8004ac0 <writeRam+0x2f8>)
 8004ab0:	4905      	ldr	r1, [pc, #20]	@ (8004ac8 <writeRam+0x300>)
 8004ab2:	f000 fc1d 	bl	80052f0 <print_error>
 8004ab6:	e78e      	b.n	80049d6 <writeRam+0x20e>
 8004ab8:	40013000 	.word	0x40013000
 8004abc:	50000400 	.word	0x50000400
 8004ac0:	0800eaa0 	.word	0x0800eaa0
 8004ac4:	00000285 	.word	0x00000285
 8004ac8:	0000027a 	.word	0x0000027a
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004acc:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004ad0:	b672      	cpsid	i
    RTC_L();
 8004ad2:	2280      	movs	r2, #128	@ 0x80
 8004ad4:	4b69      	ldr	r3, [pc, #420]	@ (8004c7c <writeRam+0x4b4>)
 8004ad6:	05d2      	lsls	r2, r2, #23
 8004ad8:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004ada:	f002 fc31 	bl	8007340 <HAL_GetTick>
 8004ade:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004ae0:	4642      	mov	r2, r8
 8004ae2:	68a3      	ldr	r3, [r4, #8]
 8004ae4:	421a      	tst	r2, r3
 8004ae6:	d100      	bne.n	8004aea <writeRam+0x322>
 8004ae8:	e095      	b.n	8004c16 <writeRam+0x44e>
  *spidr = TxData;
 8004aea:	233f      	movs	r3, #63	@ 0x3f
 8004aec:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004aee:	f002 fc27 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004af2:	2301      	movs	r3, #1
 8004af4:	0005      	movs	r5, r0
 8004af6:	469b      	mov	fp, r3
 8004af8:	465a      	mov	r2, fp
 8004afa:	68a3      	ldr	r3, [r4, #8]
 8004afc:	421a      	tst	r2, r3
 8004afe:	d10c      	bne.n	8004b1a <writeRam+0x352>
        if ((HAL_GetTick() - start_time) > 1000)
 8004b00:	f002 fc1e 	bl	8007340 <HAL_GetTick>
 8004b04:	1b40      	subs	r0, r0, r5
 8004b06:	4548      	cmp	r0, r9
 8004b08:	d9f6      	bls.n	8004af8 <writeRam+0x330>
            print_error(__func__, __LINE__);
 8004b0a:	485d      	ldr	r0, [pc, #372]	@ (8004c80 <writeRam+0x4b8>)
 8004b0c:	495d      	ldr	r1, [pc, #372]	@ (8004c84 <writeRam+0x4bc>)
 8004b0e:	f000 fbef 	bl	80052f0 <print_error>
 8004b12:	465a      	mov	r2, fp
 8004b14:	68a3      	ldr	r3, [r4, #8]
 8004b16:	421a      	tst	r2, r3
 8004b18:	d0f2      	beq.n	8004b00 <writeRam+0x338>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004b1a:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004b1c:	f002 fc10 	bl	8007340 <HAL_GetTick>
 8004b20:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004b22:	4642      	mov	r2, r8
 8004b24:	68a3      	ldr	r3, [r4, #8]
 8004b26:	421a      	tst	r2, r3
 8004b28:	d100      	bne.n	8004b2c <writeRam+0x364>
 8004b2a:	e07f      	b.n	8004c2c <writeRam+0x464>
  *spidr = TxData;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004b30:	f002 fc06 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004b34:	2301      	movs	r3, #1
 8004b36:	0005      	movs	r5, r0
 8004b38:	469b      	mov	fp, r3
 8004b3a:	465a      	mov	r2, fp
 8004b3c:	68a3      	ldr	r3, [r4, #8]
 8004b3e:	421a      	tst	r2, r3
 8004b40:	d10c      	bne.n	8004b5c <writeRam+0x394>
        if ((HAL_GetTick() - start_time) > 1000)
 8004b42:	f002 fbfd 	bl	8007340 <HAL_GetTick>
 8004b46:	1b40      	subs	r0, r0, r5
 8004b48:	4548      	cmp	r0, r9
 8004b4a:	d9f6      	bls.n	8004b3a <writeRam+0x372>
            print_error(__func__, __LINE__);
 8004b4c:	484c      	ldr	r0, [pc, #304]	@ (8004c80 <writeRam+0x4b8>)
 8004b4e:	494d      	ldr	r1, [pc, #308]	@ (8004c84 <writeRam+0x4bc>)
 8004b50:	f000 fbce 	bl	80052f0 <print_error>
 8004b54:	465a      	mov	r2, fp
 8004b56:	68a3      	ldr	r3, [r4, #8]
 8004b58:	421a      	tst	r2, r3
 8004b5a:	d0f2      	beq.n	8004b42 <writeRam+0x37a>
    RTC_H();
 8004b5c:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004b5e:	7b23      	ldrb	r3, [r4, #12]
 8004b60:	4a46      	ldr	r2, [pc, #280]	@ (8004c7c <writeRam+0x4b4>)
 8004b62:	01c9      	lsls	r1, r1, #7
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	6191      	str	r1, [r2, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b68:	f38a 8810 	msr	PRIMASK, sl
    uint8_t newValue = (value & andValue) | orValue;
 8004b6c:	2204      	movs	r2, #4
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	9305      	str	r3, [sp, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004b72:	f3ef 8b10 	mrs	fp, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004b76:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8004b78:	2340      	movs	r3, #64	@ 0x40
 8004b7a:	6822      	ldr	r2, [r4, #0]
 8004b7c:	4213      	tst	r3, r2
 8004b7e:	d102      	bne.n	8004b86 <writeRam+0x3be>
        SPI1->CR1 |= SPI_CR1_SPE;
 8004b80:	6822      	ldr	r2, [r4, #0]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	6023      	str	r3, [r4, #0]
        RTC_L();
 8004b86:	2280      	movs	r2, #128	@ 0x80
 8004b88:	4b3c      	ldr	r3, [pc, #240]	@ (8004c7c <writeRam+0x4b4>)
 8004b8a:	05d2      	lsls	r2, r2, #23
 8004b8c:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004b8e:	f002 fbd7 	bl	8007340 <HAL_GetTick>
 8004b92:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004b94:	4642      	mov	r2, r8
 8004b96:	68a3      	ldr	r3, [r4, #8]
 8004b98:	421a      	tst	r2, r3
 8004b9a:	d052      	beq.n	8004c42 <writeRam+0x47a>
  *spidr = TxData;
 8004b9c:	23bf      	movs	r3, #191	@ 0xbf
 8004b9e:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004ba0:	f002 fbce 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004ba4:	2501      	movs	r5, #1
 8004ba6:	0007      	movs	r7, r0
 8004ba8:	68a3      	ldr	r3, [r4, #8]
 8004baa:	421d      	tst	r5, r3
 8004bac:	d10b      	bne.n	8004bc6 <writeRam+0x3fe>
        if ((HAL_GetTick() - start_time) > 1000)
 8004bae:	f002 fbc7 	bl	8007340 <HAL_GetTick>
 8004bb2:	1bc0      	subs	r0, r0, r7
 8004bb4:	4548      	cmp	r0, r9
 8004bb6:	d9f7      	bls.n	8004ba8 <writeRam+0x3e0>
            print_error(__func__, __LINE__);
 8004bb8:	4831      	ldr	r0, [pc, #196]	@ (8004c80 <writeRam+0x4b8>)
 8004bba:	4932      	ldr	r1, [pc, #200]	@ (8004c84 <writeRam+0x4bc>)
 8004bbc:	f000 fb98 	bl	80052f0 <print_error>
 8004bc0:	68a3      	ldr	r3, [r4, #8]
 8004bc2:	421d      	tst	r5, r3
 8004bc4:	d0f3      	beq.n	8004bae <writeRam+0x3e6>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004bc6:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004bc8:	f002 fbba 	bl	8007340 <HAL_GetTick>
 8004bcc:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004bce:	4642      	mov	r2, r8
 8004bd0:	68a3      	ldr	r3, [r4, #8]
 8004bd2:	421a      	tst	r2, r3
 8004bd4:	d03f      	beq.n	8004c56 <writeRam+0x48e>
  *spidr = TxData;
 8004bd6:	9b05      	ldr	r3, [sp, #20]
 8004bd8:	7323      	strb	r3, [r4, #12]
    start_time = HAL_GetTick();
 8004bda:	f002 fbb1 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004bde:	2301      	movs	r3, #1
 8004be0:	0005      	movs	r5, r0
 8004be2:	469a      	mov	sl, r3
 8004be4:	4652      	mov	r2, sl
 8004be6:	68a3      	ldr	r3, [r4, #8]
 8004be8:	421a      	tst	r2, r3
 8004bea:	d10c      	bne.n	8004c06 <writeRam+0x43e>
        if ((HAL_GetTick() - start_time) > 1000)
 8004bec:	f002 fba8 	bl	8007340 <HAL_GetTick>
 8004bf0:	1b40      	subs	r0, r0, r5
 8004bf2:	4548      	cmp	r0, r9
 8004bf4:	d9f6      	bls.n	8004be4 <writeRam+0x41c>
            print_error(__func__, __LINE__);
 8004bf6:	4822      	ldr	r0, [pc, #136]	@ (8004c80 <writeRam+0x4b8>)
 8004bf8:	4922      	ldr	r1, [pc, #136]	@ (8004c84 <writeRam+0x4bc>)
 8004bfa:	f000 fb79 	bl	80052f0 <print_error>
 8004bfe:	4652      	mov	r2, sl
 8004c00:	68a3      	ldr	r3, [r4, #8]
 8004c02:	421a      	tst	r2, r3
 8004c04:	d0f2      	beq.n	8004bec <writeRam+0x424>
        RTC_H();
 8004c06:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004c08:	7b23      	ldrb	r3, [r4, #12]
 8004c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8004c7c <writeRam+0x4b4>)
 8004c0c:	01d2      	lsls	r2, r2, #7
 8004c0e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c10:	f38b 8810 	msr	PRIMASK, fp
    return maskRegister(regAddr, 0xff, bitMask, lock);
 8004c14:	e6a8      	b.n	8004968 <writeRam+0x1a0>
        if ((HAL_GetTick() - start_time) > 1000)
 8004c16:	f002 fb93 	bl	8007340 <HAL_GetTick>
 8004c1a:	1b40      	subs	r0, r0, r5
 8004c1c:	4548      	cmp	r0, r9
 8004c1e:	d800      	bhi.n	8004c22 <writeRam+0x45a>
 8004c20:	e75e      	b.n	8004ae0 <writeRam+0x318>
            print_error(__func__, __LINE__); // Timeout
 8004c22:	4817      	ldr	r0, [pc, #92]	@ (8004c80 <writeRam+0x4b8>)
 8004c24:	4918      	ldr	r1, [pc, #96]	@ (8004c88 <writeRam+0x4c0>)
 8004c26:	f000 fb63 	bl	80052f0 <print_error>
 8004c2a:	e759      	b.n	8004ae0 <writeRam+0x318>
        if ((HAL_GetTick() - start_time) > 1000)
 8004c2c:	f002 fb88 	bl	8007340 <HAL_GetTick>
 8004c30:	1b40      	subs	r0, r0, r5
 8004c32:	4548      	cmp	r0, r9
 8004c34:	d800      	bhi.n	8004c38 <writeRam+0x470>
 8004c36:	e774      	b.n	8004b22 <writeRam+0x35a>
            print_error(__func__, __LINE__); // Timeout
 8004c38:	4811      	ldr	r0, [pc, #68]	@ (8004c80 <writeRam+0x4b8>)
 8004c3a:	4913      	ldr	r1, [pc, #76]	@ (8004c88 <writeRam+0x4c0>)
 8004c3c:	f000 fb58 	bl	80052f0 <print_error>
 8004c40:	e76f      	b.n	8004b22 <writeRam+0x35a>
        if ((HAL_GetTick() - start_time) > 1000)
 8004c42:	f002 fb7d 	bl	8007340 <HAL_GetTick>
 8004c46:	1b40      	subs	r0, r0, r5
 8004c48:	4548      	cmp	r0, r9
 8004c4a:	d9a3      	bls.n	8004b94 <writeRam+0x3cc>
            print_error(__func__, __LINE__); // Timeout
 8004c4c:	480c      	ldr	r0, [pc, #48]	@ (8004c80 <writeRam+0x4b8>)
 8004c4e:	490e      	ldr	r1, [pc, #56]	@ (8004c88 <writeRam+0x4c0>)
 8004c50:	f000 fb4e 	bl	80052f0 <print_error>
 8004c54:	e79e      	b.n	8004b94 <writeRam+0x3cc>
        if ((HAL_GetTick() - start_time) > 1000)
 8004c56:	f002 fb73 	bl	8007340 <HAL_GetTick>
 8004c5a:	1b40      	subs	r0, r0, r5
 8004c5c:	4548      	cmp	r0, r9
 8004c5e:	d9b6      	bls.n	8004bce <writeRam+0x406>
            print_error(__func__, __LINE__); // Timeout
 8004c60:	4807      	ldr	r0, [pc, #28]	@ (8004c80 <writeRam+0x4b8>)
 8004c62:	4909      	ldr	r1, [pc, #36]	@ (8004c88 <writeRam+0x4c0>)
 8004c64:	f000 fb44 	bl	80052f0 <print_error>
 8004c68:	e7b1      	b.n	8004bce <writeRam+0x406>
}
 8004c6a:	2001      	movs	r0, #1
 8004c6c:	b007      	add	sp, #28
 8004c6e:	bcf0      	pop	{r4, r5, r6, r7}
 8004c70:	46bb      	mov	fp, r7
 8004c72:	46b2      	mov	sl, r6
 8004c74:	46a9      	mov	r9, r5
 8004c76:	46a0      	mov	r8, r4
 8004c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c7a:	46c0      	nop			@ (mov r8, r8)
 8004c7c:	50000400 	.word	0x50000400
 8004c80:	0800eaa0 	.word	0x0800eaa0
 8004c84:	00000285 	.word	0x00000285
 8004c88:	0000027a 	.word	0x0000027a

08004c8c <read>:
{
    return setWDT(-1);
}

uint8_t read(uint8_t reg)
{
 8004c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c8e:	46ce      	mov	lr, r9
 8004c90:	4647      	mov	r7, r8
 8004c92:	b580      	push	{r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004c94:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004c98:	b672      	cpsid	i
    RTC_L();
 8004c9a:	2280      	movs	r2, #128	@ 0x80
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8004c9c:	257f      	movs	r5, #127	@ 0x7f
    RTC_L();
 8004c9e:	4b35      	ldr	r3, [pc, #212]	@ (8004d74 <read+0xe8>)
 8004ca0:	05d2      	lsls	r2, r2, #23
 8004ca2:	619a      	str	r2, [r3, #24]
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8004ca4:	4005      	ands	r5, r0
    uint32_t start_time = HAL_GetTick();
 8004ca6:	f002 fb4b 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004caa:	2302      	movs	r3, #2
 8004cac:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004cae:	23fa      	movs	r3, #250	@ 0xfa
 8004cb0:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004cb2:	0007      	movs	r7, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004cb4:	4699      	mov	r9, r3
 8004cb6:	4c30      	ldr	r4, [pc, #192]	@ (8004d78 <read+0xec>)
 8004cb8:	4642      	mov	r2, r8
 8004cba:	68a3      	ldr	r3, [r4, #8]
 8004cbc:	421a      	tst	r2, r3
 8004cbe:	d015      	beq.n	8004cec <read+0x60>
  *spidr = TxData;
 8004cc0:	7325      	strb	r5, [r4, #12]
    start_time = HAL_GetTick();
 8004cc2:	f002 fb3d 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8004cc6:	23fa      	movs	r3, #250	@ 0xfa
 8004cc8:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004cca:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004ccc:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8004cce:	4698      	mov	r8, r3
 8004cd0:	4c29      	ldr	r4, [pc, #164]	@ (8004d78 <read+0xec>)
 8004cd2:	68a3      	ldr	r3, [r4, #8]
 8004cd4:	421f      	tst	r7, r3
 8004cd6:	d113      	bne.n	8004d00 <read+0x74>
 8004cd8:	f002 fb32 	bl	8007340 <HAL_GetTick>
 8004cdc:	1b40      	subs	r0, r0, r5
 8004cde:	4540      	cmp	r0, r8
 8004ce0:	d9f7      	bls.n	8004cd2 <read+0x46>
            print_error(__func__, __LINE__);
 8004ce2:	4826      	ldr	r0, [pc, #152]	@ (8004d7c <read+0xf0>)
 8004ce4:	4926      	ldr	r1, [pc, #152]	@ (8004d80 <read+0xf4>)
 8004ce6:	f000 fb03 	bl	80052f0 <print_error>
 8004cea:	e7f2      	b.n	8004cd2 <read+0x46>
        if ((HAL_GetTick() - start_time) > 1000)
 8004cec:	f002 fb28 	bl	8007340 <HAL_GetTick>
 8004cf0:	1bc0      	subs	r0, r0, r7
 8004cf2:	4548      	cmp	r0, r9
 8004cf4:	d9e0      	bls.n	8004cb8 <read+0x2c>
            print_error(__func__, __LINE__); // Timeout
 8004cf6:	4821      	ldr	r0, [pc, #132]	@ (8004d7c <read+0xf0>)
 8004cf8:	4922      	ldr	r1, [pc, #136]	@ (8004d84 <read+0xf8>)
 8004cfa:	f000 faf9 	bl	80052f0 <print_error>
 8004cfe:	e7db      	b.n	8004cb8 <read+0x2c>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004d00:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004d02:	f002 fb1d 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8004d06:	23fa      	movs	r3, #250	@ 0xfa
 8004d08:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004d0a:	0004      	movs	r4, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004d0c:	2702      	movs	r7, #2
        if ((HAL_GetTick() - start_time) > 1000)
 8004d0e:	4698      	mov	r8, r3
 8004d10:	4d19      	ldr	r5, [pc, #100]	@ (8004d78 <read+0xec>)
 8004d12:	68ab      	ldr	r3, [r5, #8]
 8004d14:	421f      	tst	r7, r3
 8004d16:	d016      	beq.n	8004d46 <read+0xba>
  *spidr = TxData;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	732b      	strb	r3, [r5, #12]
    start_time = HAL_GetTick();
 8004d1c:	f002 fb10 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8004d20:	23fa      	movs	r3, #250	@ 0xfa
 8004d22:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004d24:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d26:	2701      	movs	r7, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8004d28:	4698      	mov	r8, r3
 8004d2a:	4c13      	ldr	r4, [pc, #76]	@ (8004d78 <read+0xec>)
 8004d2c:	68a3      	ldr	r3, [r4, #8]
 8004d2e:	421f      	tst	r7, r3
 8004d30:	d113      	bne.n	8004d5a <read+0xce>
 8004d32:	f002 fb05 	bl	8007340 <HAL_GetTick>
 8004d36:	1b40      	subs	r0, r0, r5
 8004d38:	4540      	cmp	r0, r8
 8004d3a:	d9f7      	bls.n	8004d2c <read+0xa0>
            print_error(__func__, __LINE__);
 8004d3c:	480f      	ldr	r0, [pc, #60]	@ (8004d7c <read+0xf0>)
 8004d3e:	4910      	ldr	r1, [pc, #64]	@ (8004d80 <read+0xf4>)
 8004d40:	f000 fad6 	bl	80052f0 <print_error>
 8004d44:	e7f2      	b.n	8004d2c <read+0xa0>
        if ((HAL_GetTick() - start_time) > 1000)
 8004d46:	f002 fafb 	bl	8007340 <HAL_GetTick>
 8004d4a:	1b00      	subs	r0, r0, r4
 8004d4c:	4540      	cmp	r0, r8
 8004d4e:	d9e0      	bls.n	8004d12 <read+0x86>
            print_error(__func__, __LINE__); // Timeout
 8004d50:	480a      	ldr	r0, [pc, #40]	@ (8004d7c <read+0xf0>)
 8004d52:	490c      	ldr	r1, [pc, #48]	@ (8004d84 <read+0xf8>)
 8004d54:	f000 facc 	bl	80052f0 <print_error>
 8004d58:	e7db      	b.n	8004d12 <read+0x86>
    RTC_H();
 8004d5a:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004d5c:	7b20      	ldrb	r0, [r4, #12]
 8004d5e:	4b05      	ldr	r3, [pc, #20]	@ (8004d74 <read+0xe8>)
 8004d60:	01d2      	lsls	r2, r2, #7
 8004d62:	b2c0      	uxtb	r0, r0
 8004d64:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d66:	f386 8810 	msr	PRIMASK, r6
    return read_rtc_register(reg);
}
 8004d6a:	bcc0      	pop	{r6, r7}
 8004d6c:	46b9      	mov	r9, r7
 8004d6e:	46b0      	mov	r8, r6
 8004d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	50000400 	.word	0x50000400
 8004d78:	40013000 	.word	0x40013000
 8004d7c:	0800eaa0 	.word	0x0800eaa0
 8004d80:	00000285 	.word	0x00000285
 8004d84:	0000027a 	.word	0x0000027a

08004d88 <write>:

uint8_t write(uint8_t reg, uint8_t value)
{
 8004d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d8a:	4646      	mov	r6, r8
 8004d8c:	46d6      	mov	lr, sl
 8004d8e:	464f      	mov	r7, r9
 8004d90:	b5c0      	push	{r6, r7, lr}
    uint8_t address = offset | 0x80;
 8004d92:	2680      	movs	r6, #128	@ 0x80
{
 8004d94:	000d      	movs	r5, r1
    uint8_t address = offset | 0x80;
 8004d96:	4306      	orrs	r6, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d98:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004d9c:	b672      	cpsid	i
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8004d9e:	2240      	movs	r2, #64	@ 0x40
 8004da0:	4b3a      	ldr	r3, [pc, #232]	@ (8004e8c <write+0x104>)
 8004da2:	6819      	ldr	r1, [r3, #0]
 8004da4:	420a      	tst	r2, r1
 8004da6:	d102      	bne.n	8004dae <write+0x26>
        SPI1->CR1 |= SPI_CR1_SPE;
 8004da8:	6819      	ldr	r1, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	601a      	str	r2, [r3, #0]
        RTC_L();
 8004dae:	2280      	movs	r2, #128	@ 0x80
 8004db0:	4b37      	ldr	r3, [pc, #220]	@ (8004e90 <write+0x108>)
 8004db2:	05d2      	lsls	r2, r2, #23
 8004db4:	619a      	str	r2, [r3, #24]
    uint32_t start_time = HAL_GetTick();
 8004db6:	f002 fac3 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004dba:	2302      	movs	r3, #2
 8004dbc:	4699      	mov	r9, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004dbe:	23fa      	movs	r3, #250	@ 0xfa
 8004dc0:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004dc2:	4680      	mov	r8, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004dc4:	469a      	mov	sl, r3
 8004dc6:	4c31      	ldr	r4, [pc, #196]	@ (8004e8c <write+0x104>)
 8004dc8:	464a      	mov	r2, r9
 8004dca:	68a3      	ldr	r3, [r4, #8]
 8004dcc:	421a      	tst	r2, r3
 8004dce:	d017      	beq.n	8004e00 <write+0x78>
  *spidr = TxData;
 8004dd0:	7326      	strb	r6, [r4, #12]
    start_time = HAL_GetTick();
 8004dd2:	f002 fab5 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004dda:	23fa      	movs	r3, #250	@ 0xfa
 8004ddc:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004dde:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004de0:	4699      	mov	r9, r3
 8004de2:	4c2a      	ldr	r4, [pc, #168]	@ (8004e8c <write+0x104>)
 8004de4:	4642      	mov	r2, r8
 8004de6:	68a3      	ldr	r3, [r4, #8]
 8004de8:	421a      	tst	r2, r3
 8004dea:	d114      	bne.n	8004e16 <write+0x8e>
 8004dec:	f002 faa8 	bl	8007340 <HAL_GetTick>
 8004df0:	1b80      	subs	r0, r0, r6
 8004df2:	4548      	cmp	r0, r9
 8004df4:	d9f6      	bls.n	8004de4 <write+0x5c>
            print_error(__func__, __LINE__);
 8004df6:	4827      	ldr	r0, [pc, #156]	@ (8004e94 <write+0x10c>)
 8004df8:	4927      	ldr	r1, [pc, #156]	@ (8004e98 <write+0x110>)
 8004dfa:	f000 fa79 	bl	80052f0 <print_error>
 8004dfe:	e7f1      	b.n	8004de4 <write+0x5c>
        if ((HAL_GetTick() - start_time) > 1000)
 8004e00:	f002 fa9e 	bl	8007340 <HAL_GetTick>
 8004e04:	4643      	mov	r3, r8
 8004e06:	1ac0      	subs	r0, r0, r3
 8004e08:	4550      	cmp	r0, sl
 8004e0a:	d9dd      	bls.n	8004dc8 <write+0x40>
            print_error(__func__, __LINE__); // Timeout
 8004e0c:	4821      	ldr	r0, [pc, #132]	@ (8004e94 <write+0x10c>)
 8004e0e:	4923      	ldr	r1, [pc, #140]	@ (8004e9c <write+0x114>)
 8004e10:	f000 fa6e 	bl	80052f0 <print_error>
 8004e14:	e7d8      	b.n	8004dc8 <write+0x40>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004e16:	7b23      	ldrb	r3, [r4, #12]
    uint32_t start_time = HAL_GetTick();
 8004e18:	f002 fa92 	bl	8007340 <HAL_GetTick>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	4698      	mov	r8, r3
        if ((HAL_GetTick() - start_time) > 1000)
 8004e20:	23fa      	movs	r3, #250	@ 0xfa
 8004e22:	009b      	lsls	r3, r3, #2
    uint32_t start_time = HAL_GetTick();
 8004e24:	0006      	movs	r6, r0
        if ((HAL_GetTick() - start_time) > 1000)
 8004e26:	4699      	mov	r9, r3
 8004e28:	4c18      	ldr	r4, [pc, #96]	@ (8004e8c <write+0x104>)
 8004e2a:	4642      	mov	r2, r8
 8004e2c:	68a3      	ldr	r3, [r4, #8]
 8004e2e:	421a      	tst	r2, r3
 8004e30:	d015      	beq.n	8004e5e <write+0xd6>
  *spidr = TxData;
 8004e32:	7325      	strb	r5, [r4, #12]
    start_time = HAL_GetTick();
 8004e34:	f002 fa84 	bl	8007340 <HAL_GetTick>
        if ((HAL_GetTick() - start_time) > 1000)
 8004e38:	23fa      	movs	r3, #250	@ 0xfa
 8004e3a:	009b      	lsls	r3, r3, #2
    start_time = HAL_GetTick();
 8004e3c:	0005      	movs	r5, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004e3e:	2601      	movs	r6, #1
        if ((HAL_GetTick() - start_time) > 1000)
 8004e40:	4698      	mov	r8, r3
 8004e42:	4c12      	ldr	r4, [pc, #72]	@ (8004e8c <write+0x104>)
 8004e44:	68a3      	ldr	r3, [r4, #8]
 8004e46:	421e      	tst	r6, r3
 8004e48:	d113      	bne.n	8004e72 <write+0xea>
 8004e4a:	f002 fa79 	bl	8007340 <HAL_GetTick>
 8004e4e:	1b40      	subs	r0, r0, r5
 8004e50:	4540      	cmp	r0, r8
 8004e52:	d9f7      	bls.n	8004e44 <write+0xbc>
            print_error(__func__, __LINE__);
 8004e54:	480f      	ldr	r0, [pc, #60]	@ (8004e94 <write+0x10c>)
 8004e56:	4910      	ldr	r1, [pc, #64]	@ (8004e98 <write+0x110>)
 8004e58:	f000 fa4a 	bl	80052f0 <print_error>
 8004e5c:	e7f2      	b.n	8004e44 <write+0xbc>
        if ((HAL_GetTick() - start_time) > 1000)
 8004e5e:	f002 fa6f 	bl	8007340 <HAL_GetTick>
 8004e62:	1b80      	subs	r0, r0, r6
 8004e64:	4548      	cmp	r0, r9
 8004e66:	d9e0      	bls.n	8004e2a <write+0xa2>
            print_error(__func__, __LINE__); // Timeout
 8004e68:	480a      	ldr	r0, [pc, #40]	@ (8004e94 <write+0x10c>)
 8004e6a:	490c      	ldr	r1, [pc, #48]	@ (8004e9c <write+0x114>)
 8004e6c:	f000 fa40 	bl	80052f0 <print_error>
 8004e70:	e7db      	b.n	8004e2a <write+0xa2>
        RTC_H();
 8004e72:	2280      	movs	r2, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004e74:	7b23      	ldrb	r3, [r4, #12]
 8004e76:	4b06      	ldr	r3, [pc, #24]	@ (8004e90 <write+0x108>)
 8004e78:	01d2      	lsls	r2, r2, #7
 8004e7a:	619a      	str	r2, [r3, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7c:	f387 8810 	msr	PRIMASK, r7
    return write_rtc_register(reg, value);
}
 8004e80:	2001      	movs	r0, #1
 8004e82:	bce0      	pop	{r5, r6, r7}
 8004e84:	46ba      	mov	sl, r7
 8004e86:	46b1      	mov	r9, r6
 8004e88:	46a8      	mov	r8, r5
 8004e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e8c:	40013000 	.word	0x40013000
 8004e90:	50000400 	.word	0x50000400
 8004e94:	0800eaa0 	.word	0x0800eaa0
 8004e98:	00000285 	.word	0x00000285
 8004e9c:	0000027a 	.word	0x0000027a

08004ea0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004ea0:	b530      	push	{r4, r5, lr}
 8004ea2:	b085      	sub	sp, #20

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004ea4:	220c      	movs	r2, #12
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	a801      	add	r0, sp, #4
 8004eaa:	f007 fe63 	bl	800cb74 <memset>
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004eae:	2520      	movs	r5, #32
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004eb0:	2200      	movs	r2, #0
  hadc1.Instance = ADC1;
 8004eb2:	4c1c      	ldr	r4, [pc, #112]	@ (8004f24 <MX_ADC1_Init+0x84>)
 8004eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8004f28 <MX_ADC1_Init+0x88>)
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004eb6:	5562      	strb	r2, [r4, r5]
  hadc1.Instance = ADC1;
 8004eb8:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8004eba:	23c0      	movs	r3, #192	@ 0xc0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004ebc:	350c      	adds	r5, #12
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004ebe:	76a2      	strb	r2, [r4, #26]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004ec0:	5562      	strb	r2, [r4, r5]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8004ec2:	2206      	movs	r2, #6
  hadc1.Init.NbrOfConversion = 1;
 8004ec4:	2101      	movs	r1, #1
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ec6:	2004      	movs	r0, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8004ec8:	061b      	lsls	r3, r3, #24
 8004eca:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004ecc:	2300      	movs	r3, #0
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8004ece:	63a2      	str	r2, [r4, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8004ed0:	3236      	adds	r2, #54	@ 0x36
 8004ed2:	54a1      	strb	r1, [r4, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8004ed4:	3a34      	subs	r2, #52	@ 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ed6:	6160      	str	r0, [r4, #20]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8004ed8:	6360      	str	r0, [r4, #52]	@ 0x34
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8004eda:	6422      	str	r2, [r4, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004edc:	0020      	movs	r0, r4
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8004ede:	3258      	adds	r2, #88	@ 0x58
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004ee0:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ee2:	60e3      	str	r3, [r4, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004ee4:	6123      	str	r3, [r4, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004ee6:	8323      	strh	r3, [r4, #24]
  hadc1.Init.NbrOfConversion = 1;
 8004ee8:	61e1      	str	r1, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004eea:	6263      	str	r3, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004eec:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004eee:	6323      	str	r3, [r4, #48]	@ 0x30
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8004ef0:	6462      	str	r2, [r4, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8004ef2:	64a3      	str	r3, [r4, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004ef4:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ef6:	f002 fa4b 	bl	8007390 <HAL_ADC_Init>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	d10c      	bne.n	8004f18 <MX_ADC1_Init+0x78>
    Error_Handler();
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004efe:	4b0b      	ldr	r3, [pc, #44]	@ (8004f2c <MX_ADC1_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f00:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004f02:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004f04:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f06:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004f08:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004f0a:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f0c:	f002 fb5c 	bl	80075c8 <HAL_ADC_ConfigChannel>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d104      	bne.n	8004f1e <MX_ADC1_Init+0x7e>
    Error_Handler();
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8004f14:	b005      	add	sp, #20
 8004f16:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8004f18:	f000 fc0a 	bl	8005730 <Error_Handler>
 8004f1c:	e7ef      	b.n	8004efe <MX_ADC1_Init+0x5e>
    Error_Handler();
 8004f1e:	f000 fc07 	bl	8005730 <Error_Handler>
}
 8004f22:	e7f7      	b.n	8004f14 <MX_ADC1_Init+0x74>
 8004f24:	20000364 	.word	0x20000364
 8004f28:	40012400 	.word	0x40012400
 8004f2c:	b0001000 	.word	0xb0001000

08004f30 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 8004f30:	b510      	push	{r4, lr}
 8004f32:	0004      	movs	r4, r0
 8004f34:	b092      	sub	sp, #72	@ 0x48

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f36:	2244      	movs	r2, #68	@ 0x44
 8004f38:	2100      	movs	r1, #0
 8004f3a:	a801      	add	r0, sp, #4
 8004f3c:	f007 fe1a 	bl	800cb74 <memset>
  if (adcHandle->Instance == ADC1)
 8004f40:	4b0d      	ldr	r3, [pc, #52]	@ (8004f78 <HAL_ADC_MspInit+0x48>)
 8004f42:	6822      	ldr	r2, [r4, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d001      	beq.n	8004f4c <HAL_ADC_MspInit+0x1c>
    __HAL_RCC_ADC_CLK_ENABLE();
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004f48:	b012      	add	sp, #72	@ 0x48
 8004f4a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004f4c:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f4e:	a801      	add	r0, sp, #4
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004f50:	01db      	lsls	r3, r3, #7
 8004f52:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f54:	f003 fa66 	bl	8008424 <HAL_RCCEx_PeriphCLKConfig>
 8004f58:	2800      	cmp	r0, #0
 8004f5a:	d10a      	bne.n	8004f72 <HAL_ADC_MspInit+0x42>
    __HAL_RCC_ADC_CLK_ENABLE();
 8004f5c:	2180      	movs	r1, #128	@ 0x80
 8004f5e:	4b07      	ldr	r3, [pc, #28]	@ (8004f7c <HAL_ADC_MspInit+0x4c>)
 8004f60:	0349      	lsls	r1, r1, #13
 8004f62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004f64:	430a      	orrs	r2, r1
 8004f66:	661a      	str	r2, [r3, #96]	@ 0x60
 8004f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6a:	400b      	ands	r3, r1
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	9b00      	ldr	r3, [sp, #0]
}
 8004f70:	e7ea      	b.n	8004f48 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8004f72:	f000 fbdd 	bl	8005730 <Error_Handler>
 8004f76:	e7f1      	b.n	8004f5c <HAL_ADC_MspInit+0x2c>
 8004f78:	40012400 	.word	0x40012400
 8004f7c:	40021000 	.word	0x40021000

08004f80 <get_vbat>:
/* USER CODE BEGIN 1 */

// >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

uint32_t get_vbat(void)
{
 8004f80:	b570      	push	{r4, r5, r6, lr}
  // printf("get_vbat\n");
  uint32_t Vdda;

  if (ubAdcGrpRegularUnitaryConvStatus != 0)
 8004f82:	4d19      	ldr	r5, [pc, #100]	@ (8004fe8 <get_vbat+0x68>)
 8004f84:	782b      	ldrb	r3, [r5, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d02a      	beq.n	8004fe0 <get_vbat+0x60>
  {
    ubAdcGrpRegularUnitaryConvStatus = 0;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	702b      	strb	r3, [r5, #0]
  {
    Error_Handler();
  }

  /* Init variable containing ADC conversion data */
  uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; // VAR_CONVERTED_DATA_INIT_VALUE
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	4c16      	ldr	r4, [pc, #88]	@ (8004fec <get_vbat+0x6c>)
 8004f92:	015b      	lsls	r3, r3, #5
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f94:	4a16      	ldr	r2, [pc, #88]	@ (8004ff0 <get_vbat+0x70>)
 8004f96:	8023      	strh	r3, [r4, #0]
 8004f98:	6893      	ldr	r3, [r2, #8]
 8004f9a:	07db      	lsls	r3, r3, #31
 8004f9c:	d502      	bpl.n	8004fa4 <get_vbat+0x24>
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004f9e:	6893      	ldr	r3, [r2, #8]
 8004fa0:	079b      	lsls	r3, r3, #30
 8004fa2:	d513      	bpl.n	8004fcc <get_vbat+0x4c>
    LL_ADC_REG_StartConversion(ADC1);
  }
  else
  {
    /* Error: ADC conversion start could not be performed */
    Error_Handler();
 8004fa4:	f000 fbc4 	bl	8005730 <Error_Handler>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8004fa8:	2104      	movs	r1, #4
 8004faa:	4a11      	ldr	r2, [pc, #68]	@ (8004ff0 <get_vbat+0x70>)
 8004fac:	6813      	ldr	r3, [r2, #0]
 8004fae:	4219      	tst	r1, r3
 8004fb0:	d0fc      	beq.n	8004fac <get_vbat+0x2c>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004fb2:	6011      	str	r1, [r2, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 8004fb4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
  Vdda = 1220 * 4096 / uhADCxConvertedData;
 8004fb6:	480f      	ldr	r0, [pc, #60]	@ (8004ff4 <get_vbat+0x74>)
 8004fb8:	051b      	lsls	r3, r3, #20
 8004fba:	0d1b      	lsrs	r3, r3, #20
  uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 8004fbc:	8023      	strh	r3, [r4, #0]
  ubAdcGrpRegularUnitaryConvStatus = 1;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	702b      	strb	r3, [r5, #0]
  Vdda = 1220 * 4096 / uhADCxConvertedData;
 8004fc2:	8821      	ldrh	r1, [r4, #0]
 8004fc4:	b289      	uxth	r1, r1
 8004fc6:	f7fb f945 	bl	8000254 <__divsi3>
}
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fcc:	2104      	movs	r1, #4
 8004fce:	6893      	ldr	r3, [r2, #8]
 8004fd0:	4219      	tst	r1, r3
 8004fd2:	d1e7      	bne.n	8004fa4 <get_vbat+0x24>
  MODIFY_REG(ADCx->CR,
 8004fd4:	6893      	ldr	r3, [r2, #8]
 8004fd6:	4808      	ldr	r0, [pc, #32]	@ (8004ff8 <get_vbat+0x78>)
 8004fd8:	4003      	ands	r3, r0
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	6093      	str	r3, [r2, #8]
}
 8004fde:	e7e3      	b.n	8004fa8 <get_vbat+0x28>
    Error_Handler();
 8004fe0:	f000 fba6 	bl	8005730 <Error_Handler>
 8004fe4:	e7d3      	b.n	8004f8e <get_vbat+0xe>
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	20000000 	.word	0x20000000
 8004fec:	20000002 	.word	0x20000002
 8004ff0:	40012400 	.word	0x40012400
 8004ff4:	004c4000 	.word	0x004c4000
 8004ff8:	7fffffe8 	.word	0x7fffffe8

08004ffc <Activate_ADC>:
  __IO uint32_t wait_loop_index = 0;
 8004ffc:	2300      	movs	r3, #0
{
 8004ffe:	b500      	push	{lr}
 8005000:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8005002:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005004:	4b20      	ldr	r3, [pc, #128]	@ (8005088 <Activate_ADC+0x8c>)
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	07d2      	lsls	r2, r2, #31
 800500a:	d43a      	bmi.n	8005082 <Activate_ADC+0x86>
  MODIFY_REG(ADCx->CR,
 800500c:	6899      	ldr	r1, [r3, #8]
 800500e:	4a1f      	ldr	r2, [pc, #124]	@ (800508c <Activate_ADC+0x90>)
 8005010:	4011      	ands	r1, r2
 8005012:	2280      	movs	r2, #128	@ 0x80
 8005014:	0552      	lsls	r2, r2, #21
 8005016:	430a      	orrs	r2, r1
 8005018:	609a      	str	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800501a:	4b1d      	ldr	r3, [pc, #116]	@ (8005090 <Activate_ADC+0x94>)
 800501c:	491d      	ldr	r1, [pc, #116]	@ (8005094 <Activate_ADC+0x98>)
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	f7fb f88e 	bl	8000140 <__udivsi3>
 8005024:	0083      	lsls	r3, r0, #2
 8005026:	1818      	adds	r0, r3, r0
 8005028:	210a      	movs	r1, #10
 800502a:	0080      	lsls	r0, r0, #2
 800502c:	f7fb f888 	bl	8000140 <__udivsi3>
 8005030:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0)
 8005032:	9b01      	ldr	r3, [sp, #4]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d005      	beq.n	8005044 <Activate_ADC+0x48>
      wait_loop_index--;
 8005038:	9b01      	ldr	r3, [sp, #4]
 800503a:	3b01      	subs	r3, #1
 800503c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0)
 800503e:	9b01      	ldr	r3, [sp, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1f9      	bne.n	8005038 <Activate_ADC+0x3c>
  MODIFY_REG(ADCx->CR,
 8005044:	4a10      	ldr	r2, [pc, #64]	@ (8005088 <Activate_ADC+0x8c>)
 8005046:	4b14      	ldr	r3, [pc, #80]	@ (8005098 <Activate_ADC+0x9c>)
 8005048:	6891      	ldr	r1, [r2, #8]
 800504a:	4019      	ands	r1, r3
 800504c:	3318      	adds	r3, #24
 800504e:	430b      	orrs	r3, r1
 8005050:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005052:	6893      	ldr	r3, [r2, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	dbfc      	blt.n	8005052 <Activate_ADC+0x56>
    wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 8005058:	2320      	movs	r3, #32
 800505a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0)
 800505c:	9b01      	ldr	r3, [sp, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <Activate_ADC+0x72>
      wait_loop_index--;
 8005062:	9b01      	ldr	r3, [sp, #4]
 8005064:	3b01      	subs	r3, #1
 8005066:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0)
 8005068:	9b01      	ldr	r3, [sp, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f9      	bne.n	8005062 <Activate_ADC+0x66>
  MODIFY_REG(ADCx->CR,
 800506e:	4a06      	ldr	r2, [pc, #24]	@ (8005088 <Activate_ADC+0x8c>)
 8005070:	4909      	ldr	r1, [pc, #36]	@ (8005098 <Activate_ADC+0x9c>)
 8005072:	6893      	ldr	r3, [r2, #8]
 8005074:	400b      	ands	r3, r1
 8005076:	2101      	movs	r1, #1
 8005078:	430b      	orrs	r3, r1
 800507a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800507c:	6813      	ldr	r3, [r2, #0]
 800507e:	4219      	tst	r1, r3
 8005080:	d0fc      	beq.n	800507c <Activate_ADC+0x80>
}
 8005082:	b003      	add	sp, #12
 8005084:	bd00      	pop	{pc}
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	40012400 	.word	0x40012400
 800508c:	6fffffe8 	.word	0x6fffffe8
 8005090:	20000004 	.word	0x20000004
 8005094:	00030d40 	.word	0x00030d40
 8005098:	7fffffe8 	.word	0x7fffffe8

0800509c <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800509c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800509e:	46d6      	mov	lr, sl
 80050a0:	464f      	mov	r7, r9
 80050a2:	4646      	mov	r6, r8
 80050a4:	b5c0      	push	{r6, r7, lr}
 80050a6:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050a8:	2214      	movs	r2, #20
 80050aa:	2100      	movs	r1, #0
 80050ac:	a804      	add	r0, sp, #16
 80050ae:	f007 fd61 	bl	800cb74 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050b2:	2204      	movs	r2, #4
 80050b4:	4b52      	ldr	r3, [pc, #328]	@ (8005200 <MX_GPIO_Init+0x164>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050b6:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050b8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80050ba:	4e52      	ldr	r6, [pc, #328]	@ (8005204 <MX_GPIO_Init+0x168>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050bc:	4311      	orrs	r1, r2
 80050be:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80050c0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80050c2:	0030      	movs	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050c4:	400a      	ands	r2, r1
 80050c6:	9200      	str	r2, [sp, #0]
 80050c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050ca:	2220      	movs	r2, #32
 80050cc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 80050ce:	27a0      	movs	r7, #160	@ 0xa0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050d0:	4311      	orrs	r1, r2
 80050d2:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80050d4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 80050d6:	05ff      	lsls	r7, r7, #23
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050d8:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050da:	2102      	movs	r1, #2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050dc:	9201      	str	r2, [sp, #4]
 80050de:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050e2:	4688      	mov	r8, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e4:	432a      	orrs	r2, r5
 80050e6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80050e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ea:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050ec:	402a      	ands	r2, r5
 80050ee:	9202      	str	r2, [sp, #8]
 80050f0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050f4:	430a      	orrs	r2, r1
 80050f6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80050f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80050fa:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050fc:	400b      	ands	r3, r1
 80050fe:	9303      	str	r3, [sp, #12]
 8005100:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8005102:	4b41      	ldr	r3, [pc, #260]	@ (8005208 <MX_GPIO_Init+0x16c>)
 8005104:	0019      	movs	r1, r3
 8005106:	469a      	mov	sl, r3
 8005108:	f002 fcb0 	bl	8007a6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);
 800510c:	2380      	movs	r3, #128	@ 0x80
 800510e:	01db      	lsls	r3, r3, #7
 8005110:	0019      	movs	r1, r3
 8005112:	0030      	movs	r0, r6
 8005114:	2201      	movs	r2, #1
 8005116:	4699      	mov	r9, r3
 8005118:	f002 fca8 	bl	8007a6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 800511c:	2190      	movs	r1, #144	@ 0x90
 800511e:	0038      	movs	r0, r7
 8005120:	2200      	movs	r2, #0
 8005122:	0109      	lsls	r1, r1, #4
 8005124:	f002 fca2 	bl	8007a6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);
 8005128:	21a0      	movs	r1, #160	@ 0xa0
 800512a:	0038      	movs	r0, r7
 800512c:	2201      	movs	r2, #1
 800512e:	0149      	lsls	r1, r1, #5
 8005130:	f002 fc9c 	bl	8007a6c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005134:	22e0      	movs	r2, #224	@ 0xe0
 8005136:	2303      	movs	r3, #3
 8005138:	0212      	lsls	r2, r2, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800513a:	a904      	add	r1, sp, #16
 800513c:	4833      	ldr	r0, [pc, #204]	@ (800520c <MX_GPIO_Init+0x170>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800513e:	9204      	str	r2, [sp, #16]
 8005140:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005142:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005144:	f002 fb8c 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005148:	220f      	movs	r2, #15
 800514a:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800514c:	a904      	add	r1, sp, #16
 800514e:	4830      	ldr	r0, [pc, #192]	@ (8005210 <MX_GPIO_Init+0x174>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005150:	9204      	str	r2, [sp, #16]
 8005152:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005154:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005156:	f002 fb83 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 800515a:	2303      	movs	r3, #3
 800515c:	4a2d      	ldr	r2, [pc, #180]	@ (8005214 <MX_GPIO_Init+0x178>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800515e:	0038      	movs	r0, r7
 8005160:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 8005162:	9204      	str	r2, [sp, #16]
 8005164:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005166:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005168:	f002 fb7a 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 800516c:	2303      	movs	r3, #3
 800516e:	4a2a      	ldr	r2, [pc, #168]	@ (8005218 <MX_GPIO_Init+0x17c>)
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005170:	0030      	movs	r0, r6
 8005172:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 8005174:	9204      	str	r2, [sp, #16]
 8005176:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005178:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800517a:	f002 fb71 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7;
 800517e:	4653      	mov	r3, sl
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005180:	0030      	movs	r0, r6
 8005182:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8005184:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005186:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005188:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800518a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800518c:	f002 fb68 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_PIN_6,GPIO_PIN_7 */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005190:	23c0      	movs	r3, #192	@ 0xc0
 8005192:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005194:	4643      	mov	r3, r8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005196:	0030      	movs	r0, r6
 8005198:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800519a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800519c:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800519e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051a0:	f002 fb5e 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 80051a4:	2280      	movs	r2, #128	@ 0x80
 80051a6:	2300      	movs	r3, #0
 80051a8:	0152      	lsls	r2, r2, #5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 80051aa:	0030      	movs	r0, r6
 80051ac:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = NIRQ_Pin;
 80051ae:	9204      	str	r2, [sp, #16]
 80051b0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051b2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 80051b4:	f002 fb54 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 80051b8:	464b      	mov	r3, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 80051ba:	0030      	movs	r0, r6
 80051bc:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 80051be:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051c0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80051c4:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 80051c6:	f002 fb4b 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 80051ca:	23e8      	movs	r3, #232	@ 0xe8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051cc:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 80051ce:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051d0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 80051d2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051d4:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051d8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051da:	f002 fb41 	bl	8007860 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 80051de:	2280      	movs	r2, #128	@ 0x80
 80051e0:	2300      	movs	r3, #0
 80051e2:	0092      	lsls	r2, r2, #2
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 80051e4:	0038      	movs	r0, r7
 80051e6:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = BUSY_Pin;
 80051e8:	9204      	str	r2, [sp, #16]
 80051ea:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ec:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 80051ee:	f002 fb37 	bl	8007860 <HAL_GPIO_Init>

}
 80051f2:	b00a      	add	sp, #40	@ 0x28
 80051f4:	bce0      	pop	{r5, r6, r7}
 80051f6:	46ba      	mov	sl, r7
 80051f8:	46b1      	mov	r9, r6
 80051fa:	46a8      	mov	r8, r5
 80051fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	40021000 	.word	0x40021000
 8005204:	50000400 	.word	0x50000400
 8005208:	0000a0c2 	.word	0x0000a0c2
 800520c:	50000800 	.word	0x50000800
 8005210:	50001400 	.word	0x50001400
 8005214:	00008013 	.word	0x00008013
 8005218:	00000f3d 	.word	0x00000f3d

0800521c <enter_stop2>:
 * @param  None
 * @retval None
 */

void enter_stop2(uint32_t sleep_time, uint32_t wakeup_clock)
{
 800521c:	b510      	push	{r4, lr}
	//	uint32_t Timeout = 0; /* Variable used for Timeout management */

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, sleep_time, wakeup_clock, 0) != HAL_OK)
 800521e:	4c0f      	ldr	r4, [pc, #60]	@ (800525c <enter_stop2+0x40>)
{
 8005220:	000a      	movs	r2, r1
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, sleep_time, wakeup_clock, 0) != HAL_OK)
 8005222:	2300      	movs	r3, #0
 8005224:	0001      	movs	r1, r0
 8005226:	0020      	movs	r0, r4
 8005228:	f003 fd42 	bl	8008cb0 <HAL_RTCEx_SetWakeUpTimer_IT>
 800522c:	2800      	cmp	r0, #0
 800522e:	d112      	bne.n	8005256 <enter_stop2+0x3a>
		Error_Handler();
	}

	// gpio_before_stop2();
	// LED1_OFF();
	HAL_SuspendTick();
 8005230:	f002 f89e 	bl	8007370 <HAL_SuspendTick>

	/* Set Standby mode */
	// Configure MCU low-power mode for CPU deep sleep mode
	PWR->CR1 |= LL_PWR_MODE_STOP2; // PWR_CR1_LPMS_SHUTDOWN
 8005234:	2102      	movs	r1, #2
 8005236:	4b0a      	ldr	r3, [pc, #40]	@ (8005260 <enter_stop2+0x44>)
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	601a      	str	r2, [r3, #0]
	(void)PWR->CR1;				   // Ensure that the previous PWR register operations have been completed

	// Configure CPU core
	SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; // Enable CPU deep sleep mode
 800523e:	4a09      	ldr	r2, [pc, #36]	@ (8005264 <enter_stop2+0x48>)
	(void)PWR->CR1;				   // Ensure that the previous PWR register operations have been completed
 8005240:	681b      	ldr	r3, [r3, #0]
	SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; // Enable CPU deep sleep mode
 8005242:	6913      	ldr	r3, [r2, #16]
 8005244:	3102      	adds	r1, #2
 8005246:	430b      	orrs	r3, r1
 8005248:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800524a:	f3bf 8f4f 	dsb	sy
	DBGMCU->CR = 0; // Disable debug, trace and IWDG in low-power modes
#endif

	// Enter low-power mode
	__DSB();
	__WFI();
 800524e:	bf30      	wfi

	HAL_ResumeTick();
 8005250:	f002 f896 	bl	8007380 <HAL_ResumeTick>
	// LED1_ON();
	// gpio_from_stop2();
	// printf("Exit from STOP2\n");
}
 8005254:	bd10      	pop	{r4, pc}
		Error_Handler();
 8005256:	f000 fa6b 	bl	8005730 <Error_Handler>
 800525a:	e7e9      	b.n	8005230 <enter_stop2+0x14>
 800525c:	20000420 	.word	0x20000420
 8005260:	40007000 	.word	0x40007000
 8005264:	e000ed00 	.word	0xe000ed00

08005268 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8005268:	b500      	push	{lr}
 800526a:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800526c:	224c      	movs	r2, #76	@ 0x4c
 800526e:	2100      	movs	r1, #0
 8005270:	a805      	add	r0, sp, #20
 8005272:	f007 fc7f 	bl	800cb74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005276:	2210      	movs	r2, #16
 8005278:	2100      	movs	r1, #0
 800527a:	4668      	mov	r0, sp
 800527c:	f007 fc7a 	bl	800cb74 <memset>

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8005280:	2080      	movs	r0, #128	@ 0x80
 8005282:	00c0      	lsls	r0, r0, #3
 8005284:	f002 fbf8 	bl	8007a78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
 8005288:	2318      	movs	r3, #24
 800528a:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800528c:	3b17      	subs	r3, #23
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 800528e:	2280      	movs	r2, #128	@ 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005290:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005292:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005294:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005296:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005298:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 800529a:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800529c:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800529e:	f002 fce1 	bl	8007c64 <HAL_RCC_OscConfig>
 80052a2:	2800      	cmp	r0, #0
 80052a4:	d001      	beq.n	80052aa <SystemClock_Config+0x42>
  __ASM volatile ("cpsid i" : : : "memory");
 80052a6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80052a8:	e7fe      	b.n	80052a8 <SystemClock_Config+0x40>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80052aa:	2207      	movs	r2, #7
 80052ac:	2300      	movs	r3, #0
 80052ae:	9200      	str	r2, [sp, #0]
 80052b0:	9301      	str	r3, [sp, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80052b6:	2101      	movs	r1, #1
 80052b8:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80052ba:	9202      	str	r2, [sp, #8]
 80052bc:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80052be:	f002 fffd 	bl	80082bc <HAL_RCC_ClockConfig>
 80052c2:	2800      	cmp	r0, #0
 80052c4:	d001      	beq.n	80052ca <SystemClock_Config+0x62>
 80052c6:	b672      	cpsid	i
  while (1)
 80052c8:	e7fe      	b.n	80052c8 <SystemClock_Config+0x60>
}
 80052ca:	b019      	add	sp, #100	@ 0x64
 80052cc:	bd00      	pop	{pc}
 80052ce:	46c0      	nop			@ (mov r8, r8)

080052d0 <read_RTCRam>:
{
 80052d0:	b510      	push	{r4, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	000c      	movs	r4, r1
 80052d6:	0013      	movs	r3, r2
  if (!readRam(address, (uint8_t *)data, sizeof(data), lock))
 80052d8:	a901      	add	r1, sp, #4
 80052da:	2202      	movs	r2, #2
 80052dc:	f7ff f80c 	bl	80042f8 <readRam>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d002      	beq.n	80052ea <read_RTCRam+0x1a>
  *read_data = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 80052e4:	466b      	mov	r3, sp
 80052e6:	889b      	ldrh	r3, [r3, #4]
 80052e8:	8023      	strh	r3, [r4, #0]
}
 80052ea:	b002      	add	sp, #8
 80052ec:	bd10      	pop	{r4, pc}
 80052ee:	46c0      	nop			@ (mov r8, r8)

080052f0 <print_error>:
  printf(" *** Error:  %s ,   %d\n", func, line);
 80052f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005320 <print_error+0x30>)
{
 80052f2:	b510      	push	{r4, lr}
 80052f4:	000a      	movs	r2, r1
  printf(" *** Error:  %s ,   %d\n", func, line);
 80052f6:	0001      	movs	r1, r0
 80052f8:	0018      	movs	r0, r3
 80052fa:	f001 fd6f 	bl	8006ddc <printf_>
  HAL_Delay(100);
 80052fe:	2064      	movs	r0, #100	@ 0x64
 8005300:	f002 f824 	bl	800734c <HAL_Delay>
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 8005304:	22cb      	movs	r2, #203	@ 0xcb
 8005306:	4907      	ldr	r1, [pc, #28]	@ (8005324 <print_error+0x34>)
 8005308:	0052      	lsls	r2, r2, #1
 800530a:	4807      	ldr	r0, [pc, #28]	@ (8005328 <print_error+0x38>)
 800530c:	f001 fd66 	bl	8006ddc <printf_>
  HAL_Delay(10);
 8005310:	200a      	movs	r0, #10
 8005312:	f002 f81b 	bl	800734c <HAL_Delay>
  deepPowerDown(10);
 8005316:	200a      	movs	r0, #10
 8005318:	f7fe fbd4 	bl	8003ac4 <deepPowerDown>
}
 800531c:	bd10      	pop	{r4, pc}
 800531e:	46c0      	nop			@ (mov r8, r8)
 8005320:	0800eab0 	.word	0x0800eab0
 8005324:	0800ec2c 	.word	0x0800ec2c
 8005328:	0800eac8 	.word	0x0800eac8

0800532c <timeout_reset>:
{
 800532c:	b510      	push	{r4, lr}
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 800532e:	4b06      	ldr	r3, [pc, #24]	@ (8005348 <timeout_reset+0x1c>)
{
 8005330:	000a      	movs	r2, r1
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 8005332:	0001      	movs	r1, r0
 8005334:	0018      	movs	r0, r3
 8005336:	f001 fd51 	bl	8006ddc <printf_>
  HAL_Delay(10);
 800533a:	200a      	movs	r0, #10
 800533c:	f002 f806 	bl	800734c <HAL_Delay>
  deepPowerDown(10);
 8005340:	200a      	movs	r0, #10
 8005342:	f7fe fbbf 	bl	8003ac4 <deepPowerDown>
}
 8005346:	bd10      	pop	{r4, pc}
 8005348:	0800eac8 	.word	0x0800eac8

0800534c <stream_sensor_data_forced_mode>:
{
 800534c:	b570      	push	{r4, r5, r6, lr}
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 800534e:	0001      	movs	r1, r0
{
 8005350:	0004      	movs	r4, r0
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 8005352:	2001      	movs	r0, #1
 8005354:	f005 f832 	bl	800a3bc <bme280_set_sensor_mode>
 8005358:	4d06      	ldr	r5, [pc, #24]	@ (8005374 <stream_sensor_data_forced_mode+0x28>)
  HAL_Delay(req_delay); // 9 ms !!!
 800535a:	4b07      	ldr	r3, [pc, #28]	@ (8005378 <stream_sensor_data_forced_mode+0x2c>)
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 800535c:	7028      	strb	r0, [r5, #0]
  HAL_Delay(req_delay); // 9 ms !!!
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	f001 fff4 	bl	800734c <HAL_Delay>
  reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 8005364:	0022      	movs	r2, r4
 8005366:	4905      	ldr	r1, [pc, #20]	@ (800537c <stream_sensor_data_forced_mode+0x30>)
 8005368:	2006      	movs	r0, #6
 800536a:	f004 fc3f 	bl	8009bec <bme280_get_sensor_data>
 800536e:	7028      	strb	r0, [r5, #0]
}
 8005370:	bd70      	pop	{r4, r5, r6, pc}
 8005372:	46c0      	nop			@ (mov r8, r8)
 8005374:	200003d4 	.word	0x200003d4
 8005378:	200003d0 	.word	0x200003d0
 800537c:	20000550 	.word	0x20000550

08005380 <go_down>:
{
 8005380:	b510      	push	{r4, lr}
 8005382:	0004      	movs	r4, r0
  printf("Go down\n");
 8005384:	4804      	ldr	r0, [pc, #16]	@ (8005398 <go_down+0x18>)
 8005386:	f001 fd29 	bl	8006ddc <printf_>
  printf("Clear...\r\n");
 800538a:	4804      	ldr	r0, [pc, #16]	@ (800539c <go_down+0x1c>)
 800538c:	f001 fd26 	bl	8006ddc <printf_>
  final_message(vBat);
 8005390:	0020      	movs	r0, r4
 8005392:	f006 fc9b 	bl	800bccc <final_message>
}
 8005396:	bd10      	pop	{r4, pc}
 8005398:	0800eae8 	.word	0x0800eae8
 800539c:	0800eaf4 	.word	0x0800eaf4

080053a0 <main>:
{
 80053a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053a2:	46de      	mov	lr, fp
 80053a4:	4657      	mov	r7, sl
 80053a6:	464e      	mov	r6, r9
 80053a8:	4645      	mov	r5, r8
 80053aa:	b5e0      	push	{r5, r6, r7, lr}
 80053ac:	b089      	sub	sp, #36	@ 0x24
  uint8_t dev_addr = 0;
 80053ae:	ab04      	add	r3, sp, #16
 80053b0:	469c      	mov	ip, r3
 80053b2:	220b      	movs	r2, #11
 80053b4:	2300      	movs	r3, #0
  dev.intf_ptr = &dev_addr;
 80053b6:	4fc1      	ldr	r7, [pc, #772]	@ (80056bc <main+0x31c>)
  uint8_t dev_addr = 0;
 80053b8:	4462      	add	r2, ip
 80053ba:	7013      	strb	r3, [r2, #0]
  dev.intf = BME280_SPI_INTF;
 80053bc:	723b      	strb	r3, [r7, #8]
  dev.read = user_spi_read;
 80053be:	4bc0      	ldr	r3, [pc, #768]	@ (80056c0 <main+0x320>)
  dev.intf_ptr = &dev_addr;
 80053c0:	607a      	str	r2, [r7, #4]
  dev.read = user_spi_read;
 80053c2:	60fb      	str	r3, [r7, #12]
  dev.write = user_spi_write;
 80053c4:	4bbf      	ldr	r3, [pc, #764]	@ (80056c4 <main+0x324>)
 80053c6:	613b      	str	r3, [r7, #16]
  dev.delay_us = user_delay_us;
 80053c8:	4bbf      	ldr	r3, [pc, #764]	@ (80056c8 <main+0x328>)
 80053ca:	617b      	str	r3, [r7, #20]
  HAL_Init();
 80053cc:	f001 ffa0 	bl	8007310 <HAL_Init>
  SystemClock_Config();
 80053d0:	f7ff ff4a 	bl	8005268 <SystemClock_Config>
  MX_GPIO_Init();
 80053d4:	f7ff fe62 	bl	800509c <MX_GPIO_Init>
  MX_ADC1_Init();
 80053d8:	f7ff fd62 	bl	8004ea0 <MX_ADC1_Init>
  MX_RTC_Init();
 80053dc:	f001 fd3c 	bl	8006e58 <MX_RTC_Init>
  MX_SPI1_Init();
 80053e0:	f001 fdbe 	bl	8006f60 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80053e4:	f001 feb8 	bl	8007158 <MX_USART2_UART_Init>
  * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80053e8:	2102      	movs	r1, #2
 80053ea:	4ab8      	ldr	r2, [pc, #736]	@ (80056cc <main+0x32c>)
 80053ec:	6853      	ldr	r3, [r2, #4]
 80053ee:	438b      	bics	r3, r1
 80053f0:	6053      	str	r3, [r2, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80053f2:	4ab7      	ldr	r2, [pc, #732]	@ (80056d0 <main+0x330>)
 80053f4:	313e      	adds	r1, #62	@ 0x3e
 80053f6:	6813      	ldr	r3, [r2, #0]
 80053f8:	430b      	orrs	r3, r1
 80053fa:	6013      	str	r3, [r2, #0]
  uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM  0x0e;
 80053fc:	4bb5      	ldr	r3, [pc, #724]	@ (80056d4 <main+0x334>)
 80053fe:	781c      	ldrb	r4, [r3, #0]
 8005400:	0020      	movs	r0, r4
 8005402:	f7ff fc43 	bl	8004c8c <read>
  if ((wdalarm & 0xf8) != MAGIC_WORD_1)      // ********   Startup from power up. **** ((wdalarm & 0xf8) != 0xa0)
 8005406:	23f8      	movs	r3, #248	@ 0xf8
 8005408:	4018      	ands	r0, r3
 800540a:	28a0      	cmp	r0, #160	@ 0xa0
 800540c:	d100      	bne.n	8005410 <main+0x70>
 800540e:	e098      	b.n	8005542 <main+0x1a2>
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 8005410:	f002 fbc4 	bl	8007b9c <HAL_RCC_GetSysClockFreq>
    printf("\nMAIN. First power ON.   %d\n", clk);
 8005414:	4bb0      	ldr	r3, [pc, #704]	@ (80056d8 <main+0x338>)
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 8005416:	0001      	movs	r1, r0
    printf("\nMAIN. First power ON.   %d\n", clk);
 8005418:	0018      	movs	r0, r3
 800541a:	f001 fcdf 	bl	8006ddc <printf_>
    HAL_Delay(3000); // AB1805 self initializtion time
 800541e:	48af      	ldr	r0, [pc, #700]	@ (80056dc <main+0x33c>)
 8005420:	f001 ff94 	bl	800734c <HAL_Delay>
    vbat_output_flag = (BAT_OUTPUT_PERIOD); // For first time output must be bigger 15
 8005424:	ab04      	add	r3, sp, #16
 8005426:	469c      	mov	ip, r3
 8005428:	250e      	movs	r5, #14
 800542a:	2310      	movs	r3, #16
 800542c:	4465      	add	r5, ip
    resetConfig(0);
 800542e:	2000      	movs	r0, #0
    vbat_output_flag = (BAT_OUTPUT_PERIOD); // For first time output must be bigger 15
 8005430:	802b      	strh	r3, [r5, #0]
    resetConfig(0);
 8005432:	f7fd f829 	bl	8002488 <resetConfig>
    write(REG_WEEKDAY_ALARM, MAGIC_WORD_1); // Magic word = 0xa0
 8005436:	21a0      	movs	r1, #160	@ 0xa0
 8005438:	0020      	movs	r0, r4
 800543a:	f7ff fca5 	bl	8004d88 <write>
    printf("wdalarm = 0x%x\n", read(REG_WEEKDAY_ALARM));
 800543e:	0020      	movs	r0, r4
 8005440:	f7ff fc24 	bl	8004c8c <read>
 8005444:	4ba6      	ldr	r3, [pc, #664]	@ (80056e0 <main+0x340>)
 8005446:	0001      	movs	r1, r0
 8005448:	0018      	movs	r0, r3
 800544a:	f001 fcc7 	bl	8006ddc <printf_>
    writeRam(H_OLD_RAM_ADDRESS, 0, 1, 0);
 800544e:	2300      	movs	r3, #0
 8005450:	2201      	movs	r2, #1
 8005452:	0019      	movs	r1, r3
 8005454:	2040      	movs	r0, #64	@ 0x40
 8005456:	f7ff f9b7 	bl	80047c8 <writeRam>
    writeRam(T_OLD_RAM_ADDRESS, 0, 1, 0);
 800545a:	2300      	movs	r3, #0
 800545c:	2201      	movs	r2, #1
 800545e:	0019      	movs	r1, r3
 8005460:	2042      	movs	r0, #66	@ 0x42
 8005462:	f7ff f9b1 	bl	80047c8 <writeRam>
    writeRam(VBAT_OLD_RAM_ADDRESS, 0, 1, 0);
 8005466:	2300      	movs	r3, #0
 8005468:	2201      	movs	r2, #1
 800546a:	0019      	movs	r1, r3
 800546c:	2044      	movs	r0, #68	@ 0x44
 800546e:	f7ff f9ab 	bl	80047c8 <writeRam>
 8005472:	4b9c      	ldr	r3, [pc, #624]	@ (80056e4 <main+0x344>)
 8005474:	4e9c      	ldr	r6, [pc, #624]	@ (80056e8 <main+0x348>)
 8005476:	9302      	str	r3, [sp, #8]
 8005478:	4b9c      	ldr	r3, [pc, #624]	@ (80056ec <main+0x34c>)
 800547a:	4699      	mov	r9, r3
 800547c:	4b9c      	ldr	r3, [pc, #624]	@ (80056f0 <main+0x350>)
 800547e:	4698      	mov	r8, r3
  dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 8005480:	2381      	movs	r3, #129	@ 0x81
  rslt = bme280_init(&dev);
 8005482:	0038      	movs	r0, r7
  dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 8005484:	025b      	lsls	r3, r3, #9
 8005486:	643b      	str	r3, [r7, #64]	@ 0x40
  rslt = bme280_init(&dev);
 8005488:	f004 f96e 	bl	8009768 <bme280_init>
 800548c:	ab04      	add	r3, sp, #16
 800548e:	469c      	mov	ip, r3
 8005490:	240a      	movs	r4, #10
 8005492:	4464      	add	r4, ip
 8005494:	7020      	strb	r0, [r4, #0]
  if (rslt != BME280_OK) // OK = 0
 8005496:	7823      	ldrb	r3, [r4, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d006      	beq.n	80054aa <main+0x10a>
    printf("Failed to initialize the device (code %+d).\n", rslt);
 800549c:	7821      	ldrb	r1, [r4, #0]
 800549e:	4895      	ldr	r0, [pc, #596]	@ (80056f4 <main+0x354>)
 80054a0:	b249      	sxtb	r1, r1
 80054a2:	f001 fc9b 	bl	8006ddc <printf_>
 80054a6:	b672      	cpsid	i
  while (1)
 80054a8:	e7fe      	b.n	80054a8 <main+0x108>
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80054aa:	0039      	movs	r1, r7
 80054ac:	200f      	movs	r0, #15
 80054ae:	f004 fdcb 	bl	800a048 <bme280_set_sensor_settings>
 80054b2:	7020      	strb	r0, [r4, #0]
  req_delay = bme280_cal_meas_delay(&dev.settings);
 80054b4:	4890      	ldr	r0, [pc, #576]	@ (80056f8 <main+0x358>)
 80054b6:	f004 fbff 	bl	8009cb8 <bme280_cal_meas_delay>
 80054ba:	4b90      	ldr	r3, [pc, #576]	@ (80056fc <main+0x35c>)
 80054bc:	6018      	str	r0, [r3, #0]
  rslt = stream_sensor_data_forced_mode(&dev); // working time = 0.8 sec
 80054be:	0038      	movs	r0, r7
 80054c0:	f7ff ff44 	bl	800534c <stream_sensor_data_forced_mode>
 80054c4:	7020      	strb	r0, [r4, #0]
  if (rslt != BME280_OK)
 80054c6:	7823      	ldrb	r3, [r4, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d130      	bne.n	800552e <main+0x18e>
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 80054cc:	498c      	ldr	r1, [pc, #560]	@ (8005700 <main+0x360>)
 80054ce:	4b8d      	ldr	r3, [pc, #564]	@ (8005704 <main+0x364>)
 80054d0:	688a      	ldr	r2, [r1, #8]
  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 80054d2:	488d      	ldr	r0, [pc, #564]	@ (8005708 <main+0x368>)
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 80054d4:	b292      	uxth	r2, r2
 80054d6:	4353      	muls	r3, r2
 80054d8:	33f5      	adds	r3, #245	@ 0xf5
  t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 80054da:	684a      	ldr	r2, [r1, #4]
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 80054dc:	33ff      	adds	r3, #255	@ 0xff
 80054de:	151c      	asrs	r4, r3, #20
  t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 80054e0:	4b8a      	ldr	r3, [pc, #552]	@ (800570c <main+0x36c>)
 80054e2:	b292      	uxth	r2, r2
 80054e4:	4353      	muls	r3, r2
 80054e6:	3302      	adds	r3, #2
 80054e8:	141a      	asrs	r2, r3, #16
 80054ea:	4692      	mov	sl, r2
 80054ec:	0c1b      	lsrs	r3, r3, #16
 80054ee:	469b      	mov	fp, r3
  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 80054f0:	9b02      	ldr	r3, [sp, #8]
 80054f2:	0021      	movs	r1, r4
 80054f4:	881a      	ldrh	r2, [r3, #0]
 80054f6:	8833      	ldrh	r3, [r6, #0]
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 80054f8:	9403      	str	r4, [sp, #12]
  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 80054fa:	9300      	str	r3, [sp, #0]
 80054fc:	4653      	mov	r3, sl
 80054fe:	f001 fc6d 	bl	8006ddc <printf_>
  if ((t_ != T_old) | (vbat_output_flag > BAT_OUTPUT_MAX_PERIOD))
 8005502:	8833      	ldrh	r3, [r6, #0]
 8005504:	882f      	ldrh	r7, [r5, #0]
 8005506:	455b      	cmp	r3, fp
 8005508:	d145      	bne.n	8005596 <main+0x1f6>
 800550a:	2f1e      	cmp	r7, #30
 800550c:	d843      	bhi.n	8005596 <main+0x1f6>
  deepPowerDown(SLEEP_TIME_SEC); // All Power off for SLEEP_TIME_SEC , except RTC which turn power on
 800550e:	203c      	movs	r0, #60	@ 0x3c
    LED1_OFF();
 8005510:	2580      	movs	r5, #128	@ 0x80
  deepPowerDown(SLEEP_TIME_SEC); // All Power off for SLEEP_TIME_SEC , except RTC which turn power on
 8005512:	f7fe fad7 	bl	8003ac4 <deepPowerDown>
    LED1_ON();
 8005516:	2602      	movs	r6, #2
 8005518:	4c7d      	ldr	r4, [pc, #500]	@ (8005710 <main+0x370>)
    LED1_OFF();
 800551a:	02ad      	lsls	r5, r5, #10
    HAL_Delay(100);
 800551c:	2064      	movs	r0, #100	@ 0x64
    LED1_ON();
 800551e:	61a6      	str	r6, [r4, #24]
    HAL_Delay(100);
 8005520:	f001 ff14 	bl	800734c <HAL_Delay>
    HAL_Delay(100);
 8005524:	2064      	movs	r0, #100	@ 0x64
    LED1_OFF();
 8005526:	61a5      	str	r5, [r4, #24]
    HAL_Delay(100);
 8005528:	f001 ff10 	bl	800734c <HAL_Delay>
  while (1)
 800552c:	e7f6      	b.n	800551c <main+0x17c>
    fprintf(stderr, "Failed to stream sensor data (code %+d).", rslt);
 800552e:	4b79      	ldr	r3, [pc, #484]	@ (8005714 <main+0x374>)
 8005530:	7822      	ldrb	r2, [r4, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4978      	ldr	r1, [pc, #480]	@ (8005718 <main+0x378>)
 8005536:	68d8      	ldr	r0, [r3, #12]
 8005538:	b252      	sxtb	r2, r2
 800553a:	f007 faa3 	bl	800ca84 <fiprintf>
 800553e:	b672      	cpsid	i
  while (1)
 8005540:	e7fe      	b.n	8005540 <main+0x1a0>
    read_RTCRam(VBAT_OUTPUT_FLAG_ADDRESS, &vbat_output_flag, 1); // Read vbat_output_flag from RTC RAM
 8005542:	ab04      	add	r3, sp, #16
 8005544:	469c      	mov	ip, r3
 8005546:	250e      	movs	r5, #14
 8005548:	4465      	add	r5, ip
 800554a:	2201      	movs	r2, #1
 800554c:	0029      	movs	r1, r5
 800554e:	2046      	movs	r0, #70	@ 0x46
 8005550:	f7ff febe 	bl	80052d0 <read_RTCRam>
    vbat_output_flag++;
 8005554:	882b      	ldrh	r3, [r5, #0]
    printf("\nMAIN. Startup from RTC\n");
 8005556:	4871      	ldr	r0, [pc, #452]	@ (800571c <main+0x37c>)
    vbat_output_flag++;
 8005558:	3301      	adds	r3, #1
 800555a:	802b      	strh	r3, [r5, #0]
    printf("\nMAIN. Startup from RTC\n");
 800555c:	f001 fc3e 	bl	8006ddc <printf_>
    read_RTCRam(H_OLD_RAM_ADDRESS, &H_old, 0);
 8005560:	4b60      	ldr	r3, [pc, #384]	@ (80056e4 <main+0x344>)
 8005562:	2200      	movs	r2, #0
 8005564:	0019      	movs	r1, r3
 8005566:	2040      	movs	r0, #64	@ 0x40
 8005568:	9302      	str	r3, [sp, #8]
 800556a:	f7ff feb1 	bl	80052d0 <read_RTCRam>
    read_RTCRam(T_OLD_RAM_ADDRESS, &T_old, 0);
 800556e:	4e5e      	ldr	r6, [pc, #376]	@ (80056e8 <main+0x348>)
 8005570:	2200      	movs	r2, #0
 8005572:	0031      	movs	r1, r6
 8005574:	2042      	movs	r0, #66	@ 0x42
 8005576:	f7ff feab 	bl	80052d0 <read_RTCRam>
    read_RTCRam(VBAT_OLD_RAM_ADDRESS, &vbat_old, 0);
 800557a:	4b5c      	ldr	r3, [pc, #368]	@ (80056ec <main+0x34c>)
 800557c:	2200      	movs	r2, #0
 800557e:	0019      	movs	r1, r3
 8005580:	2044      	movs	r0, #68	@ 0x44
 8005582:	4699      	mov	r9, r3
 8005584:	f7ff fea4 	bl	80052d0 <read_RTCRam>
    initialized_flag = read(INITIALIZED_FLAG_ADDRESS); // uint8_t
 8005588:	2048      	movs	r0, #72	@ 0x48
 800558a:	f7ff fb7f 	bl	8004c8c <read>
 800558e:	4b58      	ldr	r3, [pc, #352]	@ (80056f0 <main+0x350>)
 8005590:	4698      	mov	r8, r3
 8005592:	7018      	strb	r0, [r3, #0]
 8005594:	e774      	b.n	8005480 <main+0xe0>
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 8005596:	466b      	mov	r3, sp
 8005598:	899b      	ldrh	r3, [r3, #12]
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 800559a:	ac07      	add	r4, sp, #28
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 800559c:	9304      	str	r3, [sp, #16]
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 800559e:	4653      	mov	r3, sl
 80055a0:	7023      	strb	r3, [r4, #0]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 80055a2:	465b      	mov	r3, fp
  uint8_t humidity_new = 0;
 80055a4:	2600      	movs	r6, #0
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	7063      	strb	r3, [r4, #1]
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 80055aa:	2202      	movs	r2, #2
 80055ac:	2301      	movs	r3, #1
 80055ae:	0021      	movs	r1, r4
 80055b0:	2042      	movs	r0, #66	@ 0x42
 80055b2:	f7ff f909 	bl	80047c8 <writeRam>
  uint8_t battery_new = 0;
 80055b6:	46b2      	mov	sl, r6
    if (vbat_output_flag > 15) // output Vbat and Hum after every 15 min;
 80055b8:	2f0f      	cmp	r7, #15
 80055ba:	d832      	bhi.n	8005622 <main+0x282>
    PAPER_ON_H();
 80055bc:	2280      	movs	r2, #128	@ 0x80
 80055be:	4b54      	ldr	r3, [pc, #336]	@ (8005710 <main+0x370>)
 80055c0:	0212      	lsls	r2, r2, #8
 80055c2:	619a      	str	r2, [r3, #24]
    printf("initialized_flag5 = 0x%x\n", initialized_flag);
 80055c4:	4643      	mov	r3, r8
 80055c6:	4856      	ldr	r0, [pc, #344]	@ (8005720 <main+0x380>)
 80055c8:	7819      	ldrb	r1, [r3, #0]
 80055ca:	f001 fc07 	bl	8006ddc <printf_>
    if (initialized_flag == 0)
 80055ce:	4643      	mov	r3, r8
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d014      	beq.n	8005600 <main+0x260>
      EPD_1IN54_V2_Reset();
 80055d6:	f005 f8a1 	bl	800a71c <EPD_1IN54_V2_Reset>
      ESP_Init_standby(); // Initialize after deep power down
 80055da:	f006 fbd5 	bl	800bd88 <ESP_Init_standby>
      temperature_out(t_);
 80055de:	4658      	mov	r0, fp
 80055e0:	f006 fa2a 	bl	800ba38 <temperature_out>
    if (battery_new)
 80055e4:	4653      	mov	r3, sl
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d15b      	bne.n	80056a2 <main+0x302>
    if (humidity_new)
 80055ea:	2e00      	cmp	r6, #0
 80055ec:	d155      	bne.n	800569a <main+0x2fa>
    EPD_1IN54_V2_DisplayPart(BlackImage);
 80055ee:	4b4d      	ldr	r3, [pc, #308]	@ (8005724 <main+0x384>)
 80055f0:	6818      	ldr	r0, [r3, #0]
 80055f2:	f005 fb7d 	bl	800acf0 <EPD_1IN54_V2_DisplayPart>
    PAPER_ON_L(); // e-Paper power OFF
 80055f6:	2280      	movs	r2, #128	@ 0x80
 80055f8:	4b45      	ldr	r3, [pc, #276]	@ (8005710 <main+0x370>)
 80055fa:	0612      	lsls	r2, r2, #24
 80055fc:	619a      	str	r2, [r3, #24]
 80055fe:	e786      	b.n	800550e <main+0x16e>
      ESP_Init();
 8005600:	f006 fa90 	bl	800bb24 <ESP_Init>
      initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 8005604:	4643      	mov	r3, r8
 8005606:	2101      	movs	r1, #1
      write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 8005608:	2048      	movs	r0, #72	@ 0x48
      initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 800560a:	7019      	strb	r1, [r3, #0]
      write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 800560c:	f7ff fbbc 	bl	8004d88 <write>
      printf("initialized_flag = 0x%x\n", read(INITIALIZED_FLAG_ADDRESS));
 8005610:	2048      	movs	r0, #72	@ 0x48
 8005612:	f7ff fb3b 	bl	8004c8c <read>
 8005616:	4b44      	ldr	r3, [pc, #272]	@ (8005728 <main+0x388>)
 8005618:	0001      	movs	r1, r0
 800561a:	0018      	movs	r0, r3
 800561c:	f001 fbde 	bl	8006ddc <printf_>
 8005620:	e7dd      	b.n	80055de <main+0x23e>
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 8005622:	2301      	movs	r3, #1
 8005624:	2202      	movs	r2, #2
 8005626:	0021      	movs	r1, r4
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8005628:	8026      	strh	r6, [r4, #0]
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 800562a:	2046      	movs	r0, #70	@ 0x46
      vbat_output_flag = 0;
 800562c:	802e      	strh	r6, [r5, #0]
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 800562e:	f7ff f8cb 	bl	80047c8 <writeRam>
      Activate_ADC();
 8005632:	f7ff fce3 	bl	8004ffc <Activate_ADC>
      vBat = get_vbat();
 8005636:	f7ff fca3 	bl	8004f80 <get_vbat>
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 800563a:	464b      	mov	r3, r9
      vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 800563c:	4d33      	ldr	r5, [pc, #204]	@ (800570c <main+0x36c>)
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 800563e:	881a      	ldrh	r2, [r3, #0]
      vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 8005640:	4345      	muls	r5, r0
 8005642:	3502      	adds	r5, #2
 8005644:	0c2d      	lsrs	r5, r5, #16
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 8005646:	0029      	movs	r1, r5
 8005648:	4838      	ldr	r0, [pc, #224]	@ (800572c <main+0x38c>)
      vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 800564a:	9505      	str	r5, [sp, #20]
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 800564c:	b2ae      	uxth	r6, r5
 800564e:	f001 fbc5 	bl	8006ddc <printf_>
      if (vBat < UNDERVOLTAGE) // #define UNDERVOLTAGE 220
 8005652:	2ddb      	cmp	r5, #219	@ 0xdb
 8005654:	d92a      	bls.n	80056ac <main+0x30c>
      if (!(vBat == vbat_old)) // it's going to output
 8005656:	464b      	mov	r3, r9
  uint8_t battery_new = 0;
 8005658:	2200      	movs	r2, #0
      if (!(vBat == vbat_old)) // it's going to output
 800565a:	881b      	ldrh	r3, [r3, #0]
  uint8_t battery_new = 0;
 800565c:	4692      	mov	sl, r2
      if (!(vBat == vbat_old)) // it's going to output
 800565e:	42ab      	cmp	r3, r5
 8005660:	d00a      	beq.n	8005678 <main+0x2d8>
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 8005662:	0a36      	lsrs	r6, r6, #8
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 8005664:	2301      	movs	r3, #1
 8005666:	0021      	movs	r1, r4
 8005668:	2044      	movs	r0, #68	@ 0x44
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 800566a:	7025      	strb	r5, [r4, #0]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 800566c:	7066      	strb	r6, [r4, #1]
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 800566e:	3202      	adds	r2, #2
 8005670:	f7ff f8aa 	bl	80047c8 <writeRam>
        battery_new = 1;
 8005674:	2301      	movs	r3, #1
 8005676:	469a      	mov	sl, r3
      if (h_ != H_old)
 8005678:	9b02      	ldr	r3, [sp, #8]
 800567a:	9a04      	ldr	r2, [sp, #16]
 800567c:	881b      	ldrh	r3, [r3, #0]
  uint8_t humidity_new = 0;
 800567e:	2600      	movs	r6, #0
      if (h_ != H_old)
 8005680:	4293      	cmp	r3, r2
 8005682:	d09b      	beq.n	80055bc <main+0x21c>
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8005684:	9b03      	ldr	r3, [sp, #12]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 8005686:	7066      	strb	r6, [r4, #1]
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8005688:	7023      	strb	r3, [r4, #0]
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 800568a:	2202      	movs	r2, #2
 800568c:	2301      	movs	r3, #1
 800568e:	0021      	movs	r1, r4
 8005690:	2040      	movs	r0, #64	@ 0x40
 8005692:	f7ff f899 	bl	80047c8 <writeRam>
        humidity_new = 1;
 8005696:	3601      	adds	r6, #1
 8005698:	e790      	b.n	80055bc <main+0x21c>
      humidity_out(h_);
 800569a:	9804      	ldr	r0, [sp, #16]
 800569c:	f006 fa0e 	bl	800babc <humidity_out>
 80056a0:	e7a5      	b.n	80055ee <main+0x24e>
      battery_out(vBat);
 80056a2:	466b      	mov	r3, sp
 80056a4:	8a98      	ldrh	r0, [r3, #20]
 80056a6:	f006 f98f 	bl	800b9c8 <battery_out>
 80056aa:	e79e      	b.n	80055ea <main+0x24a>
        final_message(vBat);
 80056ac:	0030      	movs	r0, r6
 80056ae:	f006 fb0d 	bl	800bccc <final_message>
        go_down(vBat); // shutdown forever  ****  R E W R I T E !!!   *****
 80056b2:	0030      	movs	r0, r6
 80056b4:	f7ff fe64 	bl	8005380 <go_down>
 80056b8:	e7cd      	b.n	8005656 <main+0x2b6>
 80056ba:	46c0      	nop			@ (mov r8, r8)
 80056bc:	200003d8 	.word	0x200003d8
 80056c0:	0800a4e5 	.word	0x0800a4e5
 80056c4:	0800a555 	.word	0x0800a555
 80056c8:	0800a4dd 	.word	0x0800a4dd
 80056cc:	40015800 	.word	0x40015800
 80056d0:	40013000 	.word	0x40013000
 80056d4:	0800eaae 	.word	0x0800eaae
 80056d8:	0800eb00 	.word	0x0800eb00
 80056dc:	00000bb8 	.word	0x00000bb8
 80056e0:	0800eb20 	.word	0x0800eb20
 80056e4:	200003ce 	.word	0x200003ce
 80056e8:	200003cc 	.word	0x200003cc
 80056ec:	200003ca 	.word	0x200003ca
 80056f0:	200003c8 	.word	0x200003c8
 80056f4:	0800eb4c 	.word	0x0800eb4c
 80056f8:	20000418 	.word	0x20000418
 80056fc:	200003d0 	.word	0x200003d0
 8005700:	20000550 	.word	0x20000550
 8005704:	00000419 	.word	0x00000419
 8005708:	0800eba8 	.word	0x0800eba8
 800570c:	0000199a 	.word	0x0000199a
 8005710:	50000400 	.word	0x50000400
 8005714:	20000184 	.word	0x20000184
 8005718:	0800eb7c 	.word	0x0800eb7c
 800571c:	0800eb30 	.word	0x0800eb30
 8005720:	0800ebf4 	.word	0x0800ebf4
 8005724:	2000057c 	.word	0x2000057c
 8005728:	0800ec10 	.word	0x0800ec10
 800572c:	0800ebd8 	.word	0x0800ebd8

08005730 <Error_Handler>:
 8005730:	b672      	cpsid	i
  while (1)
 8005732:	e7fe      	b.n	8005732 <Error_Handler+0x2>

08005734 <_out_buffer>:


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 8005734:	429a      	cmp	r2, r3
 8005736:	d200      	bcs.n	800573a <_out_buffer+0x6>
    ((char*)buffer)[idx] = character;
 8005738:	5488      	strb	r0, [r1, r2]
  }
}
 800573a:	4770      	bx	lr

0800573c <_out_null>:

// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 800573c:	4770      	bx	lr
 800573e:	46c0      	nop			@ (mov r8, r8)

08005740 <_out_rev>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8005740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005742:	4657      	mov	r7, sl
 8005744:	4645      	mov	r5, r8
 8005746:	46de      	mov	lr, fp
 8005748:	464e      	mov	r6, r9
 800574a:	b5e0      	push	{r5, r6, r7, lr}
 800574c:	4698      	mov	r8, r3
 800574e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005750:	0006      	movs	r6, r0
 8005752:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8005754:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
{
 8005756:	000f      	movs	r7, r1
 8005758:	4693      	mov	fp, r2
 800575a:	0015      	movs	r5, r2
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800575c:	079b      	lsls	r3, r3, #30
 800575e:	d110      	bne.n	8005782 <_out_rev+0x42>
    for (size_t i = len; i < width; i++) {
 8005760:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005762:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005764:	4293      	cmp	r3, r2
 8005766:	d20c      	bcs.n	8005782 <_out_rev+0x42>
 8005768:	0013      	movs	r3, r2
 800576a:	465c      	mov	r4, fp
 800576c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800576e:	1a9d      	subs	r5, r3, r2
 8005770:	445d      	add	r5, fp
      out(' ', buffer, idx++, maxlen);
 8005772:	0022      	movs	r2, r4
 8005774:	4643      	mov	r3, r8
 8005776:	3401      	adds	r4, #1
 8005778:	0039      	movs	r1, r7
 800577a:	2020      	movs	r0, #32
 800577c:	47b0      	blx	r6
    for (size_t i = len; i < width; i++) {
 800577e:	42a5      	cmp	r5, r4
 8005780:	d1f7      	bne.n	8005772 <_out_rev+0x32>
    }
  }

  // reverse string
  while (len) {
 8005782:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005784:	1963      	adds	r3, r4, r5
 8005786:	2c00      	cmp	r4, #0
 8005788:	d009      	beq.n	800579e <_out_rev+0x5e>
 800578a:	001d      	movs	r5, r3
    out(buf[--len], buffer, idx++, maxlen);
 800578c:	4653      	mov	r3, sl
 800578e:	1b2a      	subs	r2, r5, r4
 8005790:	3c01      	subs	r4, #1
 8005792:	5d18      	ldrb	r0, [r3, r4]
 8005794:	0039      	movs	r1, r7
 8005796:	4643      	mov	r3, r8
 8005798:	47b0      	blx	r6
  while (len) {
 800579a:	2c00      	cmp	r4, #0
 800579c:	d1f6      	bne.n	800578c <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 800579e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057a0:	079b      	lsls	r3, r3, #30
 80057a2:	d50e      	bpl.n	80057c2 <_out_rev+0x82>
    while (idx - start_idx < width) {
 80057a4:	465b      	mov	r3, fp
 80057a6:	1aec      	subs	r4, r5, r3
 80057a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80057aa:	42a3      	cmp	r3, r4
 80057ac:	d909      	bls.n	80057c2 <_out_rev+0x82>
 80057ae:	4699      	mov	r9, r3
      out(' ', buffer, idx++, maxlen);
 80057b0:	002a      	movs	r2, r5
 80057b2:	4643      	mov	r3, r8
 80057b4:	0039      	movs	r1, r7
 80057b6:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 80057b8:	3401      	adds	r4, #1
      out(' ', buffer, idx++, maxlen);
 80057ba:	47b0      	blx	r6
 80057bc:	3501      	adds	r5, #1
    while (idx - start_idx < width) {
 80057be:	45a1      	cmp	r9, r4
 80057c0:	d8f6      	bhi.n	80057b0 <_out_rev+0x70>
    }
  }

  return idx;
}
 80057c2:	0028      	movs	r0, r5
 80057c4:	bcf0      	pop	{r4, r5, r6, r7}
 80057c6:	46bb      	mov	fp, r7
 80057c8:	46b2      	mov	sl, r6
 80057ca:	46a9      	mov	r9, r5
 80057cc:	46a0      	mov	r8, r4
 80057ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080057d0 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80057d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057d2:	464f      	mov	r7, r9
 80057d4:	4646      	mov	r6, r8
 80057d6:	46d6      	mov	lr, sl
 80057d8:	b5c0      	push	{r6, r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	4698      	mov	r8, r3
 80057de:	ab0e      	add	r3, sp, #56	@ 0x38
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	4694      	mov	ip, r2
 80057e4:	4699      	mov	r9, r3
 80057e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057e8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80057ea:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80057ec:	9e11      	ldr	r6, [sp, #68]	@ 0x44
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 80057ee:	079a      	lsls	r2, r3, #30
 80057f0:	d424      	bmi.n	800583c <_ntoa_format+0x6c>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80057f2:	2e00      	cmp	r6, #0
 80057f4:	d16a      	bne.n	80058cc <_ntoa_format+0xfc>
      width--;
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80057f6:	42bc      	cmp	r4, r7
 80057f8:	d220      	bcs.n	800583c <_ntoa_format+0x6c>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80057fa:	2201      	movs	r2, #1
 80057fc:	401a      	ands	r2, r3
 80057fe:	4692      	mov	sl, r2
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005800:	2c20      	cmp	r4, #32
 8005802:	d100      	bne.n	8005806 <_ntoa_format+0x36>
 8005804:	e0d2      	b.n	80059ac <_ntoa_format+0x1dc>
 8005806:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005808:	1e55      	subs	r5, r2, #1
      buf[len++] = '0';
 800580a:	2230      	movs	r2, #48	@ 0x30
 800580c:	e001      	b.n	8005812 <_ntoa_format+0x42>
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800580e:	2c20      	cmp	r4, #32
 8005810:	d030      	beq.n	8005874 <_ntoa_format+0xa4>
      buf[len++] = '0';
 8005812:	3401      	adds	r4, #1
 8005814:	552a      	strb	r2, [r5, r4]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005816:	42a7      	cmp	r7, r4
 8005818:	d8f9      	bhi.n	800580e <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800581a:	4652      	mov	r2, sl
 800581c:	2a00      	cmp	r2, #0
 800581e:	d00d      	beq.n	800583c <_ntoa_format+0x6c>
 8005820:	42b4      	cmp	r4, r6
 8005822:	d20b      	bcs.n	800583c <_ntoa_format+0x6c>
 8005824:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005826:	1e55      	subs	r5, r2, #1
      buf[len++] = '0';
 8005828:	2230      	movs	r2, #48	@ 0x30
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800582a:	2c20      	cmp	r4, #32
 800582c:	d102      	bne.n	8005834 <_ntoa_format+0x64>
 800582e:	e026      	b.n	800587e <_ntoa_format+0xae>
 8005830:	2c20      	cmp	r4, #32
 8005832:	d063      	beq.n	80058fc <_ntoa_format+0x12c>
      buf[len++] = '0';
 8005834:	3401      	adds	r4, #1
 8005836:	552a      	strb	r2, [r5, r4]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005838:	42b4      	cmp	r4, r6
 800583a:	d1f9      	bne.n	8005830 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800583c:	06da      	lsls	r2, r3, #27
 800583e:	d534      	bpl.n	80058aa <_ntoa_format+0xda>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8005840:	055a      	lsls	r2, r3, #21
 8005842:	d464      	bmi.n	800590e <_ntoa_format+0x13e>
 8005844:	2c00      	cmp	r4, #0
 8005846:	d15e      	bne.n	8005906 <_ntoa_format+0x136>
      len--;
      if (len && (base == 16U)) {
        len--;
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005848:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800584a:	2a10      	cmp	r2, #16
 800584c:	d100      	bne.n	8005850 <_ntoa_format+0x80>
 800584e:	e097      	b.n	8005980 <_ntoa_format+0x1b0>
      buf[len++] = 'x';
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
      buf[len++] = 'X';
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005850:	2a02      	cmp	r2, #2
 8005852:	d100      	bne.n	8005856 <_ntoa_format+0x86>
 8005854:	e0a8      	b.n	80059a8 <_ntoa_format+0x1d8>
      buf[len++] = 'b';
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
      buf[len++] = '0';
 8005856:	2230      	movs	r2, #48	@ 0x30
 8005858:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800585a:	7022      	strb	r2, [r4, #0]
 800585c:	2401      	movs	r4, #1
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
    if (negative) {
 800585e:	464a      	mov	r2, r9
 8005860:	2a00      	cmp	r2, #0
 8005862:	d15e      	bne.n	8005922 <_ntoa_format+0x152>
      buf[len++] = '-';
    }
    else if (flags & FLAGS_PLUS) {
 8005864:	075a      	lsls	r2, r3, #29
 8005866:	d400      	bmi.n	800586a <_ntoa_format+0x9a>
 8005868:	e083      	b.n	8005972 <_ntoa_format+0x1a2>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800586a:	222b      	movs	r2, #43	@ 0x2b
 800586c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800586e:	552a      	strb	r2, [r5, r4]
 8005870:	3401      	adds	r4, #1
 8005872:	e01c      	b.n	80058ae <_ntoa_format+0xde>
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005874:	4652      	mov	r2, sl
 8005876:	2a00      	cmp	r2, #0
 8005878:	d002      	beq.n	8005880 <_ntoa_format+0xb0>
 800587a:	2e20      	cmp	r6, #32
 800587c:	d93e      	bls.n	80058fc <_ntoa_format+0x12c>
  if (flags & FLAGS_HASH) {
 800587e:	2420      	movs	r4, #32
 8005880:	06da      	lsls	r2, r3, #27
 8005882:	d514      	bpl.n	80058ae <_ntoa_format+0xde>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8005884:	055a      	lsls	r2, r3, #21
 8005886:	d412      	bmi.n	80058ae <_ntoa_format+0xde>
 8005888:	2f20      	cmp	r7, #32
 800588a:	d100      	bne.n	800588e <_ntoa_format+0xbe>
 800588c:	e0a1      	b.n	80059d2 <_ntoa_format+0x202>
 800588e:	2e20      	cmp	r6, #32
 8005890:	d13d      	bne.n	800590e <_ntoa_format+0x13e>
      len--;
 8005892:	2620      	movs	r6, #32
 8005894:	221f      	movs	r2, #31
 8005896:	0034      	movs	r4, r6
      if (len && (base == 16U)) {
 8005898:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800589a:	2d10      	cmp	r5, #16
 800589c:	d100      	bne.n	80058a0 <_ntoa_format+0xd0>
 800589e:	e08b      	b.n	80059b8 <_ntoa_format+0x1e8>
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80058a0:	2d02      	cmp	r5, #2
 80058a2:	d052      	beq.n	800594a <_ntoa_format+0x17a>
      buf[len++] = '0';
 80058a4:	2530      	movs	r5, #48	@ 0x30
 80058a6:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80058a8:	54bd      	strb	r5, [r7, r2]
  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80058aa:	2c20      	cmp	r4, #32
 80058ac:	d1d7      	bne.n	800585e <_ntoa_format+0x8e>
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80058ae:	9303      	str	r3, [sp, #12]
 80058b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058b2:	4662      	mov	r2, ip
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	9602      	str	r6, [sp, #8]
 80058b8:	4643      	mov	r3, r8
 80058ba:	9401      	str	r4, [sp, #4]
 80058bc:	f7ff ff40 	bl	8005740 <_out_rev>
}
 80058c0:	b004      	add	sp, #16
 80058c2:	bce0      	pop	{r5, r6, r7}
 80058c4:	46ba      	mov	sl, r7
 80058c6:	46b1      	mov	r9, r6
 80058c8:	46a8      	mov	r8, r5
 80058ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80058cc:	2201      	movs	r2, #1
 80058ce:	0015      	movs	r5, r2
 80058d0:	401d      	ands	r5, r3
 80058d2:	46aa      	mov	sl, r5
 80058d4:	421a      	tst	r2, r3
 80058d6:	d029      	beq.n	800592c <_ntoa_format+0x15c>
 80058d8:	464a      	mov	r2, r9
 80058da:	2a00      	cmp	r2, #0
 80058dc:	d139      	bne.n	8005952 <_ntoa_format+0x182>
 80058de:	320c      	adds	r2, #12
 80058e0:	421a      	tst	r2, r3
 80058e2:	d136      	bne.n	8005952 <_ntoa_format+0x182>
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80058e4:	42bc      	cmp	r4, r7
 80058e6:	d29b      	bcs.n	8005820 <_ntoa_format+0x50>
 80058e8:	2c20      	cmp	r4, #32
 80058ea:	d000      	beq.n	80058ee <_ntoa_format+0x11e>
 80058ec:	e78b      	b.n	8005806 <_ntoa_format+0x36>
  if (flags & FLAGS_HASH) {
 80058ee:	2210      	movs	r2, #16
 80058f0:	401a      	ands	r2, r3
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80058f2:	2e20      	cmp	r6, #32
 80058f4:	d8c3      	bhi.n	800587e <_ntoa_format+0xae>
  if (flags & FLAGS_HASH) {
 80058f6:	2a00      	cmp	r2, #0
 80058f8:	d1a2      	bne.n	8005840 <_ntoa_format+0x70>
 80058fa:	e7d8      	b.n	80058ae <_ntoa_format+0xde>
 80058fc:	2420      	movs	r4, #32
 80058fe:	06da      	lsls	r2, r3, #27
 8005900:	d5d5      	bpl.n	80058ae <_ntoa_format+0xde>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8005902:	055a      	lsls	r2, r3, #21
 8005904:	d403      	bmi.n	800590e <_ntoa_format+0x13e>
 8005906:	42a7      	cmp	r7, r4
 8005908:	d025      	beq.n	8005956 <_ntoa_format+0x186>
 800590a:	42b4      	cmp	r4, r6
 800590c:	d023      	beq.n	8005956 <_ntoa_format+0x186>
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800590e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005910:	2a10      	cmp	r2, #16
 8005912:	d025      	beq.n	8005960 <_ntoa_format+0x190>
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005914:	2a02      	cmp	r2, #2
 8005916:	d014      	beq.n	8005942 <_ntoa_format+0x172>
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8005918:	2c20      	cmp	r4, #32
 800591a:	d0c8      	beq.n	80058ae <_ntoa_format+0xde>
      buf[len++] = '0';
 800591c:	0022      	movs	r2, r4
 800591e:	3401      	adds	r4, #1
 8005920:	e7c0      	b.n	80058a4 <_ntoa_format+0xd4>
      buf[len++] = '-';
 8005922:	222d      	movs	r2, #45	@ 0x2d
 8005924:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005926:	552a      	strb	r2, [r5, r4]
 8005928:	3401      	adds	r4, #1
 800592a:	e7c0      	b.n	80058ae <_ntoa_format+0xde>
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800592c:	42bc      	cmp	r4, r7
 800592e:	d300      	bcc.n	8005932 <_ntoa_format+0x162>
 8005930:	e784      	b.n	800583c <_ntoa_format+0x6c>
 8005932:	2c20      	cmp	r4, #32
 8005934:	d000      	beq.n	8005938 <_ntoa_format+0x168>
 8005936:	e766      	b.n	8005806 <_ntoa_format+0x36>
  if (flags & FLAGS_HASH) {
 8005938:	2210      	movs	r2, #16
 800593a:	401a      	ands	r2, r3
 800593c:	2a00      	cmp	r2, #0
 800593e:	d1e0      	bne.n	8005902 <_ntoa_format+0x132>
 8005940:	e7b5      	b.n	80058ae <_ntoa_format+0xde>
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005942:	2c20      	cmp	r4, #32
 8005944:	d0b3      	beq.n	80058ae <_ntoa_format+0xde>
      buf[len++] = 'b';
 8005946:	0022      	movs	r2, r4
 8005948:	3401      	adds	r4, #1
 800594a:	2562      	movs	r5, #98	@ 0x62
 800594c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800594e:	54bd      	strb	r5, [r7, r2]
 8005950:	e7e2      	b.n	8005918 <_ntoa_format+0x148>
      width--;
 8005952:	3e01      	subs	r6, #1
 8005954:	e7c6      	b.n	80058e4 <_ntoa_format+0x114>
      len--;
 8005956:	1e62      	subs	r2, r4, #1
      if (len && (base == 16U)) {
 8005958:	2c01      	cmp	r4, #1
 800595a:	d100      	bne.n	800595e <_ntoa_format+0x18e>
 800595c:	e774      	b.n	8005848 <_ntoa_format+0x78>
 800595e:	e79b      	b.n	8005898 <_ntoa_format+0xc8>
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005960:	069a      	lsls	r2, r3, #26
 8005962:	d416      	bmi.n	8005992 <_ntoa_format+0x1c2>
 8005964:	2c20      	cmp	r4, #32
 8005966:	d0a2      	beq.n	80058ae <_ntoa_format+0xde>
      buf[len++] = 'x';
 8005968:	2278      	movs	r2, #120	@ 0x78
 800596a:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800596c:	552a      	strb	r2, [r5, r4]
 800596e:	3401      	adds	r4, #1
 8005970:	e7d2      	b.n	8005918 <_ntoa_format+0x148>
    else if (flags & FLAGS_SPACE) {
 8005972:	071a      	lsls	r2, r3, #28
 8005974:	d59b      	bpl.n	80058ae <_ntoa_format+0xde>
      buf[len++] = ' ';
 8005976:	2220      	movs	r2, #32
 8005978:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800597a:	552a      	strb	r2, [r5, r4]
 800597c:	3401      	adds	r4, #1
 800597e:	e796      	b.n	80058ae <_ntoa_format+0xde>
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005980:	069a      	lsls	r2, r3, #26
 8005982:	d40f      	bmi.n	80059a4 <_ntoa_format+0x1d4>
 8005984:	2278      	movs	r2, #120	@ 0x78
      buf[len++] = 'x';
 8005986:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005988:	7022      	strb	r2, [r4, #0]
      buf[len++] = '0';
 800598a:	2230      	movs	r2, #48	@ 0x30
 800598c:	7062      	strb	r2, [r4, #1]
 800598e:	2402      	movs	r4, #2
 8005990:	e765      	b.n	800585e <_ntoa_format+0x8e>
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8005992:	2c20      	cmp	r4, #32
 8005994:	d100      	bne.n	8005998 <_ntoa_format+0x1c8>
 8005996:	e78a      	b.n	80058ae <_ntoa_format+0xde>
      buf[len++] = 'X';
 8005998:	2558      	movs	r5, #88	@ 0x58
      buf[len++] = 'b';
 800599a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800599c:	1912      	adds	r2, r2, r4
      buf[len++] = 'X';
 800599e:	7015      	strb	r5, [r2, #0]
      buf[len++] = 'b';
 80059a0:	3401      	adds	r4, #1
      buf[len++] = 'X';
 80059a2:	e7b9      	b.n	8005918 <_ntoa_format+0x148>
 80059a4:	2258      	movs	r2, #88	@ 0x58
 80059a6:	e7ee      	b.n	8005986 <_ntoa_format+0x1b6>
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80059a8:	2262      	movs	r2, #98	@ 0x62
 80059aa:	e7ec      	b.n	8005986 <_ntoa_format+0x1b6>
  if (flags & FLAGS_HASH) {
 80059ac:	2210      	movs	r2, #16
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80059ae:	4655      	mov	r5, sl
  if (flags & FLAGS_HASH) {
 80059b0:	401a      	ands	r2, r3
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80059b2:	2d00      	cmp	r5, #0
 80059b4:	d19f      	bne.n	80058f6 <_ntoa_format+0x126>
 80059b6:	e7c1      	b.n	800593c <_ntoa_format+0x16c>
        len--;
 80059b8:	3c02      	subs	r4, #2
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80059ba:	069d      	lsls	r5, r3, #26
 80059bc:	d404      	bmi.n	80059c8 <_ntoa_format+0x1f8>
      buf[len++] = 'x';
 80059be:	2578      	movs	r5, #120	@ 0x78
 80059c0:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80059c2:	553d      	strb	r5, [r7, r4]
 80059c4:	0014      	movs	r4, r2
 80059c6:	e7a9      	b.n	800591c <_ntoa_format+0x14c>
      buf[len++] = 'X';
 80059c8:	2558      	movs	r5, #88	@ 0x58
 80059ca:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80059cc:	553d      	strb	r5, [r7, r4]
 80059ce:	0014      	movs	r4, r2
 80059d0:	e7a4      	b.n	800591c <_ntoa_format+0x14c>
      len--;
 80059d2:	221f      	movs	r2, #31
 80059d4:	e760      	b.n	8005898 <_ntoa_format+0xc8>
 80059d6:	46c0      	nop			@ (mov r8, r8)

080059d8 <_out_char>:
  if (character) {
 80059d8:	2800      	cmp	r0, #0
 80059da:	d005      	beq.n	80059e8 <_out_char+0x10>


void _putchar(char character) {
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 80059dc:	2180      	movs	r1, #128	@ 0x80
 80059de:	4a03      	ldr	r2, [pc, #12]	@ (80059ec <_out_char+0x14>)
 80059e0:	69d3      	ldr	r3, [r2, #28]
 80059e2:	4219      	tst	r1, r3
 80059e4:	d0fc      	beq.n	80059e0 <_out_char+0x8>
      USART2->TDR = character;
 80059e6:	6290      	str	r0, [r2, #40]	@ 0x28
}
 80059e8:	4770      	bx	lr
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	40004400 	.word	0x40004400

080059f0 <_etoa>:
{
 80059f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059f2:	46de      	mov	lr, fp
 80059f4:	464e      	mov	r6, r9
 80059f6:	4645      	mov	r5, r8
 80059f8:	4657      	mov	r7, sl
 80059fa:	b5e0      	push	{r5, r6, r7, lr}
 80059fc:	b099      	sub	sp, #100	@ 0x64
 80059fe:	4681      	mov	r9, r0
 8005a00:	468b      	mov	fp, r1
 8005a02:	4698      	mov	r8, r3
 8005a04:	920b      	str	r2, [sp, #44]	@ 0x2c
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8005a06:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005a08:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005a0a:	0010      	movs	r0, r2
 8005a0c:	0019      	movs	r1, r3
 8005a0e:	f7fa fd1d 	bl	800044c <__aeabi_dcmpeq>
 8005a12:	2800      	cmp	r0, #0
 8005a14:	d100      	bne.n	8005a18 <_etoa+0x28>
 8005a16:	e198      	b.n	8005d4a <_etoa+0x35a>
 8005a18:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8005a1a:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	4bdc      	ldr	r3, [pc, #880]	@ (8005d90 <_etoa+0x3a0>)
 8005a20:	4252      	negs	r2, r2
 8005a22:	f7fa fd2d 	bl	8000480 <__aeabi_dcmpgt>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d000      	beq.n	8005a2c <_etoa+0x3c>
 8005a2a:	e18e      	b.n	8005d4a <_etoa+0x35a>
 8005a2c:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8005a2e:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8005a30:	2201      	movs	r2, #1
 8005a32:	4bd8      	ldr	r3, [pc, #864]	@ (8005d94 <_etoa+0x3a4>)
 8005a34:	4252      	negs	r2, r2
 8005a36:	f7fa fd0f 	bl	8000458 <__aeabi_dcmplt>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d000      	beq.n	8005a40 <_etoa+0x50>
 8005a3e:	e184      	b.n	8005d4a <_etoa+0x35a>
  if (negative) {
 8005a40:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8005a42:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8005a44:	2200      	movs	r2, #0
 8005a46:	2300      	movs	r3, #0
 8005a48:	f7fa fd06 	bl	8000458 <__aeabi_dcmplt>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	d000      	beq.n	8005a52 <_etoa+0x62>
 8005a50:	e1dd      	b.n	8005e0e <_etoa+0x41e>
 8005a52:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005a54:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8005a56:	9308      	str	r3, [sp, #32]
 8005a58:	9409      	str	r4, [sp, #36]	@ 0x24
  if (!(flags & FLAGS_PRECISION)) {
 8005a5a:	2380      	movs	r3, #128	@ 0x80
 8005a5c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005a5e:	00db      	lsls	r3, r3, #3
 8005a60:	401a      	ands	r2, r3
 8005a62:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005a64:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005a66:	421a      	tst	r2, r3
 8005a68:	d101      	bne.n	8005a6e <_etoa+0x7e>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8005a6a:	2306      	movs	r3, #6
 8005a6c:	9324      	str	r3, [sp, #144]	@ 0x90
  conv.F = value;
 8005a6e:	9a08      	ldr	r2, [sp, #32]
 8005a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8005a72:	0058      	lsls	r0, r3, #1
 8005a74:	4bc8      	ldr	r3, [pc, #800]	@ (8005d98 <_etoa+0x3a8>)
 8005a76:	0d40      	lsrs	r0, r0, #21
 8005a78:	469c      	mov	ip, r3
 8005a7a:	4460      	add	r0, ip
  conv.F = value;
 8005a7c:	0014      	movs	r4, r2
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8005a7e:	f7fc fca5 	bl	80023cc <__aeabi_i2d>
 8005a82:	4ac6      	ldr	r2, [pc, #792]	@ (8005d9c <_etoa+0x3ac>)
 8005a84:	4bc6      	ldr	r3, [pc, #792]	@ (8005da0 <_etoa+0x3b0>)
 8005a86:	f7fb fddf 	bl	8001648 <__aeabi_dmul>
 8005a8a:	4ac6      	ldr	r2, [pc, #792]	@ (8005da4 <_etoa+0x3b4>)
 8005a8c:	4bc6      	ldr	r3, [pc, #792]	@ (8005da8 <_etoa+0x3b8>)
 8005a8e:	f7fa fe33 	bl	80006f8 <__aeabi_dadd>
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8005a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a94:	4ac5      	ldr	r2, [pc, #788]	@ (8005dac <_etoa+0x3bc>)
 8005a96:	031b      	lsls	r3, r3, #12
 8005a98:	0b1b      	lsrs	r3, r3, #12
 8005a9a:	431a      	orrs	r2, r3
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8005a9c:	0006      	movs	r6, r0
 8005a9e:	000f      	movs	r7, r1
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8005aa0:	0020      	movs	r0, r4
 8005aa2:	0011      	movs	r1, r2
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8005aa4:	4bc2      	ldr	r3, [pc, #776]	@ (8005db0 <_etoa+0x3c0>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f7fc f896 	bl	8001bd8 <__aeabi_dsub>
 8005aac:	4ac1      	ldr	r2, [pc, #772]	@ (8005db4 <_etoa+0x3c4>)
 8005aae:	4bc2      	ldr	r3, [pc, #776]	@ (8005db8 <_etoa+0x3c8>)
 8005ab0:	f7fb fdca 	bl	8001648 <__aeabi_dmul>
 8005ab4:	0002      	movs	r2, r0
 8005ab6:	000b      	movs	r3, r1
 8005ab8:	0030      	movs	r0, r6
 8005aba:	0039      	movs	r1, r7
 8005abc:	f7fa fe1c 	bl	80006f8 <__aeabi_dadd>
 8005ac0:	f7fc fc48 	bl	8002354 <__aeabi_d2iz>
 8005ac4:	4682      	mov	sl, r0
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8005ac6:	f7fc fc81 	bl	80023cc <__aeabi_i2d>
 8005aca:	4abc      	ldr	r2, [pc, #752]	@ (8005dbc <_etoa+0x3cc>)
 8005acc:	4bbc      	ldr	r3, [pc, #752]	@ (8005dc0 <_etoa+0x3d0>)
 8005ace:	0004      	movs	r4, r0
 8005ad0:	000d      	movs	r5, r1
 8005ad2:	f7fb fdb9 	bl	8001648 <__aeabi_dmul>
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	4bba      	ldr	r3, [pc, #744]	@ (8005dc4 <_etoa+0x3d4>)
 8005ada:	f7fa fe0d 	bl	80006f8 <__aeabi_dadd>
 8005ade:	f7fc fc39 	bl	8002354 <__aeabi_d2iz>
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8005ae2:	4ab9      	ldr	r2, [pc, #740]	@ (8005dc8 <_etoa+0x3d8>)
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8005ae4:	0006      	movs	r6, r0
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8005ae6:	4bb9      	ldr	r3, [pc, #740]	@ (8005dcc <_etoa+0x3dc>)
 8005ae8:	0020      	movs	r0, r4
 8005aea:	0029      	movs	r1, r5
 8005aec:	f7fb fdac 	bl	8001648 <__aeabi_dmul>
 8005af0:	0004      	movs	r4, r0
 8005af2:	0030      	movs	r0, r6
 8005af4:	000d      	movs	r5, r1
 8005af6:	960e      	str	r6, [sp, #56]	@ 0x38
 8005af8:	f7fc fc68 	bl	80023cc <__aeabi_i2d>
 8005afc:	4ab4      	ldr	r2, [pc, #720]	@ (8005dd0 <_etoa+0x3e0>)
 8005afe:	4bb5      	ldr	r3, [pc, #724]	@ (8005dd4 <_etoa+0x3e4>)
 8005b00:	f7fb fda2 	bl	8001648 <__aeabi_dmul>
 8005b04:	0002      	movs	r2, r0
 8005b06:	000b      	movs	r3, r1
 8005b08:	0020      	movs	r0, r4
 8005b0a:	0029      	movs	r1, r5
 8005b0c:	f7fc f864 	bl	8001bd8 <__aeabi_dsub>
  const double z2 = z * z;
 8005b10:	0002      	movs	r2, r0
 8005b12:	000b      	movs	r3, r1
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8005b14:	0006      	movs	r6, r0
 8005b16:	000f      	movs	r7, r1
  const double z2 = z * z;
 8005b18:	f7fb fd96 	bl	8001648 <__aeabi_dmul>
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8005b1c:	0032      	movs	r2, r6
  const double z2 = z * z;
 8005b1e:	0004      	movs	r4, r0
 8005b20:	000d      	movs	r5, r1
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8005b22:	003b      	movs	r3, r7
 8005b24:	0030      	movs	r0, r6
 8005b26:	0039      	movs	r1, r7
 8005b28:	f7fa fde6 	bl	80006f8 <__aeabi_dadd>
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	900c      	str	r0, [sp, #48]	@ 0x30
 8005b30:	910d      	str	r1, [sp, #52]	@ 0x34
 8005b32:	4ba9      	ldr	r3, [pc, #676]	@ (8005dd8 <_etoa+0x3e8>)
 8005b34:	0020      	movs	r0, r4
 8005b36:	0029      	movs	r1, r5
 8005b38:	f7fb f942 	bl	8000dc0 <__aeabi_ddiv>
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	4ba7      	ldr	r3, [pc, #668]	@ (8005ddc <_etoa+0x3ec>)
 8005b40:	f7fa fdda 	bl	80006f8 <__aeabi_dadd>
 8005b44:	0002      	movs	r2, r0
 8005b46:	000b      	movs	r3, r1
 8005b48:	0020      	movs	r0, r4
 8005b4a:	0029      	movs	r1, r5
 8005b4c:	f7fb f938 	bl	8000dc0 <__aeabi_ddiv>
 8005b50:	2200      	movs	r2, #0
 8005b52:	4ba3      	ldr	r3, [pc, #652]	@ (8005de0 <_etoa+0x3f0>)
 8005b54:	f7fa fdd0 	bl	80006f8 <__aeabi_dadd>
 8005b58:	0002      	movs	r2, r0
 8005b5a:	000b      	movs	r3, r1
 8005b5c:	0020      	movs	r0, r4
 8005b5e:	0029      	movs	r1, r5
 8005b60:	f7fb f92e 	bl	8000dc0 <__aeabi_ddiv>
 8005b64:	000d      	movs	r5, r1
 8005b66:	2180      	movs	r1, #128	@ 0x80
 8005b68:	0004      	movs	r4, r0
 8005b6a:	0032      	movs	r2, r6
 8005b6c:	003b      	movs	r3, r7
 8005b6e:	2000      	movs	r0, #0
 8005b70:	05c9      	lsls	r1, r1, #23
 8005b72:	f7fc f831 	bl	8001bd8 <__aeabi_dsub>
 8005b76:	0002      	movs	r2, r0
 8005b78:	000b      	movs	r3, r1
 8005b7a:	0020      	movs	r0, r4
 8005b7c:	0029      	movs	r1, r5
 8005b7e:	f7fa fdbb 	bl	80006f8 <__aeabi_dadd>
 8005b82:	0002      	movs	r2, r0
 8005b84:	000b      	movs	r3, r1
 8005b86:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005b88:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005b8a:	f7fb f919 	bl	8000dc0 <__aeabi_ddiv>
 8005b8e:	2200      	movs	r2, #0
 8005b90:	4b86      	ldr	r3, [pc, #536]	@ (8005dac <_etoa+0x3bc>)
 8005b92:	f7fa fdb1 	bl	80006f8 <__aeabi_dadd>
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8005b96:	4b93      	ldr	r3, [pc, #588]	@ (8005de4 <_etoa+0x3f4>)
 8005b98:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8005b9a:	469c      	mov	ip, r3
 8005b9c:	4464      	add	r4, ip
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	0523      	lsls	r3, r4, #20
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8005ba2:	f7fb fd51 	bl	8001648 <__aeabi_dmul>
 8005ba6:	0006      	movs	r6, r0
 8005ba8:	000f      	movs	r7, r1
  if (value < conv.F) {
 8005baa:	0002      	movs	r2, r0
 8005bac:	000b      	movs	r3, r1
 8005bae:	9808      	ldr	r0, [sp, #32]
 8005bb0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bb2:	f7fa fc51 	bl	8000458 <__aeabi_dcmplt>
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	d00b      	beq.n	8005bd2 <_etoa+0x1e2>
    expval--;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	425b      	negs	r3, r3
 8005bbe:	469c      	mov	ip, r3
    conv.F /= 10;
 8005bc0:	0030      	movs	r0, r6
 8005bc2:	0039      	movs	r1, r7
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	4b85      	ldr	r3, [pc, #532]	@ (8005ddc <_etoa+0x3ec>)
    expval--;
 8005bc8:	44e2      	add	sl, ip
    conv.F /= 10;
 8005bca:	f7fb f8f9 	bl	8000dc0 <__aeabi_ddiv>
 8005bce:	0006      	movs	r6, r0
 8005bd0:	000f      	movs	r7, r1
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8005bd2:	4653      	mov	r3, sl
 8005bd4:	25c6      	movs	r5, #198	@ 0xc6
 8005bd6:	3363      	adds	r3, #99	@ 0x63
 8005bd8:	429d      	cmp	r5, r3
 8005bda:	41ad      	sbcs	r5, r5
  if (flags & FLAGS_ADAPT_EXP) {
 8005bdc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8005bde:	426d      	negs	r5, r5
 8005be0:	3504      	adds	r5, #4
  if (flags & FLAGS_ADAPT_EXP) {
 8005be2:	051b      	lsls	r3, r3, #20
 8005be4:	d521      	bpl.n	8005c2a <_etoa+0x23a>
    if ((value >= 1e-4) && (value < 1e6)) {
 8005be6:	9808      	ldr	r0, [sp, #32]
 8005be8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bea:	4a7f      	ldr	r2, [pc, #508]	@ (8005de8 <_etoa+0x3f8>)
 8005bec:	4b7f      	ldr	r3, [pc, #508]	@ (8005dec <_etoa+0x3fc>)
 8005bee:	f7fa fc51 	bl	8000494 <__aeabi_dcmpge>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	d100      	bne.n	8005bf8 <_etoa+0x208>
 8005bf6:	e0ff      	b.n	8005df8 <_etoa+0x408>
 8005bf8:	9808      	ldr	r0, [sp, #32]
 8005bfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	4b7c      	ldr	r3, [pc, #496]	@ (8005df0 <_etoa+0x400>)
 8005c00:	f7fa fc2a 	bl	8000458 <__aeabi_dcmplt>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d100      	bne.n	8005c0a <_etoa+0x21a>
 8005c08:	e0f6      	b.n	8005df8 <_etoa+0x408>
      if ((int)prec > expval) {
 8005c0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c0c:	459a      	cmp	sl, r3
 8005c0e:	db00      	blt.n	8005c12 <_etoa+0x222>
 8005c10:	e106      	b.n	8005e20 <_etoa+0x430>
        prec = (unsigned)((int)prec - expval - 1);
 8005c12:	4652      	mov	r2, sl
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	3b01      	subs	r3, #1
 8005c18:	9324      	str	r3, [sp, #144]	@ 0x90
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8005c1a:	2380      	movs	r3, #128	@ 0x80
 8005c1c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	431a      	orrs	r2, r3
      expval   = 0;
 8005c22:	2300      	movs	r3, #0
      minwidth = 0U;
 8005c24:	2500      	movs	r5, #0
      expval   = 0;
 8005c26:	469a      	mov	sl, r3
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8005c28:	9226      	str	r2, [sp, #152]	@ 0x98
  if (width > minwidth) {
 8005c2a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
    fwidth = 0U;
 8005c2c:	2400      	movs	r4, #0
  if (width > minwidth) {
 8005c2e:	42ab      	cmp	r3, r5
 8005c30:	d900      	bls.n	8005c34 <_etoa+0x244>
    fwidth -= minwidth;
 8005c32:	1b5c      	subs	r4, r3, r5
  if ((flags & FLAGS_LEFT) && minwidth) {
 8005c34:	2302      	movs	r3, #2
 8005c36:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005c38:	401a      	ands	r2, r3
 8005c3a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005c3c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005c3e:	4213      	tst	r3, r2
 8005c40:	d003      	beq.n	8005c4a <_etoa+0x25a>
    fwidth = 0U;
 8005c42:	426b      	negs	r3, r5
 8005c44:	416b      	adcs	r3, r5
 8005c46:	425b      	negs	r3, r3
 8005c48:	401c      	ands	r4, r3
  if (expval) {
 8005c4a:	4653      	mov	r3, sl
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d000      	beq.n	8005c52 <_etoa+0x262>
 8005c50:	e094      	b.n	8005d7c <_etoa+0x38c>
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8005c52:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8005c54:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8005c56:	2200      	movs	r2, #0
 8005c58:	2300      	movs	r3, #0
 8005c5a:	f7fa fbfd 	bl	8000458 <__aeabi_dcmplt>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	d00a      	beq.n	8005c78 <_etoa+0x288>
 8005c62:	9e08      	ldr	r6, [sp, #32]
 8005c64:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8005c66:	2080      	movs	r0, #128	@ 0x80
 8005c68:	0600      	lsls	r0, r0, #24
 8005c6a:	0039      	movs	r1, r7
 8005c6c:	4684      	mov	ip, r0
 8005c6e:	4461      	add	r1, ip
 8005c70:	0032      	movs	r2, r6
 8005c72:	000b      	movs	r3, r1
 8005c74:	9208      	str	r2, [sp, #32]
 8005c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c78:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005c7a:	4b5e      	ldr	r3, [pc, #376]	@ (8005df4 <_etoa+0x404>)
 8005c7c:	9403      	str	r4, [sp, #12]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c84:	4659      	mov	r1, fp
 8005c86:	9302      	str	r3, [sp, #8]
 8005c88:	4648      	mov	r0, r9
 8005c8a:	9b08      	ldr	r3, [sp, #32]
 8005c8c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8005c8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005c90:	9300      	str	r3, [sp, #0]
 8005c92:	9401      	str	r4, [sp, #4]
 8005c94:	4643      	mov	r3, r8
 8005c96:	f000 f8c7 	bl	8005e28 <_ftoa>
 8005c9a:	0004      	movs	r4, r0
  if (minwidth) {
 8005c9c:	2d00      	cmp	r5, #0
 8005c9e:	d065      	beq.n	8005d6c <_etoa+0x37c>
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8005ca0:	2020      	movs	r0, #32
 8005ca2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005ca4:	4659      	mov	r1, fp
 8005ca6:	4003      	ands	r3, r0
 8005ca8:	425a      	negs	r2, r3
 8005caa:	4153      	adcs	r3, r2
 8005cac:	425b      	negs	r3, r3
 8005cae:	4018      	ands	r0, r3
 8005cb0:	1c63      	adds	r3, r4, #1
 8005cb2:	0022      	movs	r2, r4
 8005cb4:	9308      	str	r3, [sp, #32]
 8005cb6:	3045      	adds	r0, #69	@ 0x45
 8005cb8:	4643      	mov	r3, r8
 8005cba:	47c8      	blx	r9
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8005cbc:	4652      	mov	r2, sl
 8005cbe:	17d3      	asrs	r3, r2, #31
 8005cc0:	18d4      	adds	r4, r2, r3
 8005cc2:	405c      	eors	r4, r3
 8005cc4:	0fd3      	lsrs	r3, r2, #31
 8005cc6:	1e6f      	subs	r7, r5, #1
 8005cc8:	469a      	mov	sl, r3
 8005cca:	2500      	movs	r5, #0
 8005ccc:	e001      	b.n	8005cd2 <_etoa+0x2e2>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8005cce:	2d20      	cmp	r5, #32
 8005cd0:	d013      	beq.n	8005cfa <_etoa+0x30a>
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8005cd2:	aa08      	add	r2, sp, #32
 8005cd4:	4694      	mov	ip, r2
 8005cd6:	231f      	movs	r3, #31
      const char digit = (char)(value % base);
 8005cd8:	0020      	movs	r0, r4
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8005cda:	4463      	add	r3, ip
      const char digit = (char)(value % base);
 8005cdc:	210a      	movs	r1, #10
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8005cde:	3501      	adds	r5, #1
 8005ce0:	195e      	adds	r6, r3, r5
      const char digit = (char)(value % base);
 8005ce2:	f7fa fab3 	bl	800024c <__aeabi_uidivmod>
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8005ce6:	3130      	adds	r1, #48	@ 0x30
 8005ce8:	7031      	strb	r1, [r6, #0]
      value /= base;
 8005cea:	0020      	movs	r0, r4
 8005cec:	210a      	movs	r1, #10
 8005cee:	f7fa fa27 	bl	8000140 <__udivsi3>
 8005cf2:	0026      	movs	r6, r4
 8005cf4:	0004      	movs	r4, r0
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8005cf6:	2e09      	cmp	r6, #9
 8005cf8:	d8e9      	bhi.n	8005cce <_etoa+0x2de>
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8005cfa:	2305      	movs	r3, #5
 8005cfc:	9306      	str	r3, [sp, #24]
 8005cfe:	2300      	movs	r3, #0
 8005d00:	9304      	str	r3, [sp, #16]
 8005d02:	330a      	adds	r3, #10
 8005d04:	9303      	str	r3, [sp, #12]
 8005d06:	4653      	mov	r3, sl
 8005d08:	9302      	str	r3, [sp, #8]
 8005d0a:	ab10      	add	r3, sp, #64	@ 0x40
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	4659      	mov	r1, fp
 8005d10:	4643      	mov	r3, r8
 8005d12:	4648      	mov	r0, r9
 8005d14:	9a08      	ldr	r2, [sp, #32]
 8005d16:	9705      	str	r7, [sp, #20]
 8005d18:	9501      	str	r5, [sp, #4]
 8005d1a:	f7ff fd59 	bl	80057d0 <_ntoa_format>
    if (flags & FLAGS_LEFT) {
 8005d1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8005d20:	0004      	movs	r4, r0
    if (flags & FLAGS_LEFT) {
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d022      	beq.n	8005d6c <_etoa+0x37c>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8005d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d28:	1ac5      	subs	r5, r0, r3
 8005d2a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005d2c:	42ab      	cmp	r3, r5
 8005d2e:	d91d      	bls.n	8005d6c <_etoa+0x37c>
 8005d30:	464e      	mov	r6, r9
 8005d32:	465f      	mov	r7, fp
 8005d34:	0022      	movs	r2, r4
 8005d36:	4643      	mov	r3, r8
 8005d38:	0039      	movs	r1, r7
 8005d3a:	2020      	movs	r0, #32
 8005d3c:	47b0      	blx	r6
 8005d3e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005d40:	3501      	adds	r5, #1
 8005d42:	3401      	adds	r4, #1
 8005d44:	42ab      	cmp	r3, r5
 8005d46:	d8f5      	bhi.n	8005d34 <_etoa+0x344>
 8005d48:	e010      	b.n	8005d6c <_etoa+0x37c>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8005d4a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005d4c:	4659      	mov	r1, fp
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005d52:	4648      	mov	r0, r9
 8005d54:	9303      	str	r3, [sp, #12]
 8005d56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d5a:	9302      	str	r3, [sp, #8]
 8005d5c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005d5e:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	9401      	str	r4, [sp, #4]
 8005d64:	4643      	mov	r3, r8
 8005d66:	f000 f85f 	bl	8005e28 <_ftoa>
 8005d6a:	0004      	movs	r4, r0
}
 8005d6c:	0020      	movs	r0, r4
 8005d6e:	b019      	add	sp, #100	@ 0x64
 8005d70:	bcf0      	pop	{r4, r5, r6, r7}
 8005d72:	46bb      	mov	fp, r7
 8005d74:	46b2      	mov	sl, r6
 8005d76:	46a9      	mov	r9, r5
 8005d78:	46a0      	mov	r8, r4
 8005d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    value /= conv.F;
 8005d7c:	9808      	ldr	r0, [sp, #32]
 8005d7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d80:	0032      	movs	r2, r6
 8005d82:	003b      	movs	r3, r7
 8005d84:	f7fb f81c 	bl	8000dc0 <__aeabi_ddiv>
 8005d88:	9008      	str	r0, [sp, #32]
 8005d8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d8c:	e761      	b.n	8005c52 <_etoa+0x262>
 8005d8e:	46c0      	nop			@ (mov r8, r8)
 8005d90:	7fefffff 	.word	0x7fefffff
 8005d94:	ffefffff 	.word	0xffefffff
 8005d98:	fffffc01 	.word	0xfffffc01
 8005d9c:	509f79fb 	.word	0x509f79fb
 8005da0:	3fd34413 	.word	0x3fd34413
 8005da4:	8b60c8b3 	.word	0x8b60c8b3
 8005da8:	3fc68a28 	.word	0x3fc68a28
 8005dac:	3ff00000 	.word	0x3ff00000
 8005db0:	3ff80000 	.word	0x3ff80000
 8005db4:	636f4361 	.word	0x636f4361
 8005db8:	3fd287a7 	.word	0x3fd287a7
 8005dbc:	0979a371 	.word	0x0979a371
 8005dc0:	400a934f 	.word	0x400a934f
 8005dc4:	3fe00000 	.word	0x3fe00000
 8005dc8:	bbb55516 	.word	0xbbb55516
 8005dcc:	40026bb1 	.word	0x40026bb1
 8005dd0:	fefa39ef 	.word	0xfefa39ef
 8005dd4:	3fe62e42 	.word	0x3fe62e42
 8005dd8:	402c0000 	.word	0x402c0000
 8005ddc:	40240000 	.word	0x40240000
 8005de0:	40180000 	.word	0x40180000
 8005de4:	000003ff 	.word	0x000003ff
 8005de8:	eb1c432d 	.word	0xeb1c432d
 8005dec:	3f1a36e2 	.word	0x3f1a36e2
 8005df0:	412e8480 	.word	0x412e8480
 8005df4:	fffff7ff 	.word	0xfffff7ff
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8005df8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d100      	bne.n	8005e00 <_etoa+0x410>
 8005dfe:	e714      	b.n	8005c2a <_etoa+0x23a>
        --prec;
 8005e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e02:	1e5a      	subs	r2, r3, #1
 8005e04:	4193      	sbcs	r3, r2
 8005e06:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	9324      	str	r3, [sp, #144]	@ 0x90
 8005e0c:	e70d      	b.n	8005c2a <_etoa+0x23a>
    value = -value;
 8005e0e:	2280      	movs	r2, #128	@ 0x80
 8005e10:	0612      	lsls	r2, r2, #24
 8005e12:	4694      	mov	ip, r2
 8005e14:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005e16:	9308      	str	r3, [sp, #32]
 8005e18:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e1a:	4463      	add	r3, ip
 8005e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e1e:	e61c      	b.n	8005a5a <_etoa+0x6a>
        prec = 0;
 8005e20:	2300      	movs	r3, #0
 8005e22:	9324      	str	r3, [sp, #144]	@ 0x90
 8005e24:	e6f9      	b.n	8005c1a <_etoa+0x22a>
 8005e26:	46c0      	nop			@ (mov r8, r8)

08005e28 <_ftoa>:
{
 8005e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e2a:	4645      	mov	r5, r8
 8005e2c:	46de      	mov	lr, fp
 8005e2e:	464e      	mov	r6, r9
 8005e30:	4657      	mov	r7, sl
 8005e32:	b5e0      	push	{r5, r6, r7, lr}
 8005e34:	b095      	sub	sp, #84	@ 0x54
 8005e36:	468b      	mov	fp, r1
 8005e38:	4690      	mov	r8, r2
 8005e3a:	4699      	mov	r9, r3
  if (value != value)
 8005e3c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8005e3e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
{
 8005e40:	900a      	str	r0, [sp, #40]	@ 0x28
  if (value != value)
 8005e42:	0019      	movs	r1, r3
 8005e44:	0010      	movs	r0, r2
{
 8005e46:	9d20      	ldr	r5, [sp, #128]	@ 0x80
  if (value != value)
 8005e48:	f7fa fb00 	bl	800044c <__aeabi_dcmpeq>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	d100      	bne.n	8005e52 <_ftoa+0x2a>
 8005e50:	e0af      	b.n	8005fb2 <_ftoa+0x18a>
  if (value < -DBL_MAX)
 8005e52:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005e54:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005e56:	2201      	movs	r2, #1
 8005e58:	4bc4      	ldr	r3, [pc, #784]	@ (800616c <_ftoa+0x344>)
 8005e5a:	4252      	negs	r2, r2
 8005e5c:	f7fa fafc 	bl	8000458 <__aeabi_dcmplt>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	d000      	beq.n	8005e66 <_ftoa+0x3e>
 8005e64:	e130      	b.n	80060c8 <_ftoa+0x2a0>
  if (value > DBL_MAX)
 8005e66:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005e68:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	4bc0      	ldr	r3, [pc, #768]	@ (8006170 <_ftoa+0x348>)
 8005e6e:	4252      	negs	r2, r2
 8005e70:	f7fa fb06 	bl	8000480 <__aeabi_dcmpgt>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	d000      	beq.n	8005e7a <_ftoa+0x52>
 8005e78:	e08f      	b.n	8005f9a <_ftoa+0x172>
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8005e7a:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005e7c:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4bbc      	ldr	r3, [pc, #752]	@ (8006174 <_ftoa+0x34c>)
 8005e82:	f7fa fafd 	bl	8000480 <__aeabi_dcmpgt>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d000      	beq.n	8005e8c <_ftoa+0x64>
 8005e8a:	e10d      	b.n	80060a8 <_ftoa+0x280>
 8005e8c:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005e8e:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005e90:	2200      	movs	r2, #0
 8005e92:	4bb9      	ldr	r3, [pc, #740]	@ (8006178 <_ftoa+0x350>)
 8005e94:	f7fa fae0 	bl	8000458 <__aeabi_dcmplt>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	d000      	beq.n	8005e9e <_ftoa+0x76>
 8005e9c:	e104      	b.n	80060a8 <_ftoa+0x280>
  if (value < 0) {
 8005e9e:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005ea0:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f7fa fad7 	bl	8000458 <__aeabi_dcmplt>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d000      	beq.n	8005eb0 <_ftoa+0x88>
 8005eae:	e0b3      	b.n	8006018 <_ftoa+0x1f0>
  bool negative = false;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (!(flags & FLAGS_PRECISION)) {
 8005eb4:	2380      	movs	r3, #128	@ 0x80
 8005eb6:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8005eb8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005eba:	00db      	lsls	r3, r3, #3
 8005ebc:	401c      	ands	r4, r3
 8005ebe:	421a      	tst	r2, r3
 8005ec0:	d100      	bne.n	8005ec4 <_ftoa+0x9c>
 8005ec2:	e117      	b.n	80060f4 <_ftoa+0x2cc>
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8005ec4:	2d09      	cmp	r5, #9
 8005ec6:	d800      	bhi.n	8005eca <_ftoa+0xa2>
 8005ec8:	e174      	b.n	80061b4 <_ftoa+0x38c>
 8005eca:	a906      	add	r1, sp, #24
 8005ecc:	468c      	mov	ip, r1
 8005ece:	002c      	movs	r4, r5
 8005ed0:	2217      	movs	r2, #23
 8005ed2:	2300      	movs	r3, #0
    buf[len++] = '0';
 8005ed4:	2130      	movs	r1, #48	@ 0x30
 8005ed6:	3c09      	subs	r4, #9
 8005ed8:	4462      	add	r2, ip
 8005eda:	3301      	adds	r3, #1
 8005edc:	54d1      	strb	r1, [r2, r3]
    prec--;
 8005ede:	1aef      	subs	r7, r5, r3
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	d100      	bne.n	8005ee6 <_ftoa+0xbe>
 8005ee4:	e12e      	b.n	8006144 <_ftoa+0x31c>
 8005ee6:	42a3      	cmp	r3, r4
 8005ee8:	d1f7      	bne.n	8005eda <_ftoa+0xb2>
 8005eea:	2200      	movs	r2, #0
 8005eec:	4ba1      	ldr	r3, [pc, #644]	@ (8006174 <_ftoa+0x34c>)
 8005eee:	9206      	str	r2, [sp, #24]
 8005ef0:	9307      	str	r3, [sp, #28]
  int whole = (int)value;
 8005ef2:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005ef4:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005ef6:	f7fc fa2d 	bl	8002354 <__aeabi_d2iz>
 8005efa:	0005      	movs	r5, r0
  double tmp = (value - whole) * pow10[prec];
 8005efc:	f7fc fa66 	bl	80023cc <__aeabi_i2d>
 8005f00:	0002      	movs	r2, r0
 8005f02:	000b      	movs	r3, r1
 8005f04:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005f06:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005f08:	f7fb fe66 	bl	8001bd8 <__aeabi_dsub>
 8005f0c:	9a06      	ldr	r2, [sp, #24]
 8005f0e:	9b07      	ldr	r3, [sp, #28]
 8005f10:	f7fb fb9a 	bl	8001648 <__aeabi_dmul>
  unsigned long frac = (unsigned long)tmp;
 8005f14:	9008      	str	r0, [sp, #32]
 8005f16:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f18:	f7fa fb04 	bl	8000524 <__aeabi_d2uiz>
 8005f1c:	0006      	movs	r6, r0
  diff = tmp - frac;
 8005f1e:	f7fc fa83 	bl	8002428 <__aeabi_ui2d>
 8005f22:	0002      	movs	r2, r0
 8005f24:	000b      	movs	r3, r1
 8005f26:	9808      	ldr	r0, [sp, #32]
 8005f28:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f2a:	f7fb fe55 	bl	8001bd8 <__aeabi_dsub>
  if (diff > 0.5) {
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4b92      	ldr	r3, [pc, #584]	@ (800617c <_ftoa+0x354>)
  diff = tmp - frac;
 8005f32:	9008      	str	r0, [sp, #32]
 8005f34:	9109      	str	r1, [sp, #36]	@ 0x24
  if (diff > 0.5) {
 8005f36:	f7fa faa3 	bl	8000480 <__aeabi_dcmpgt>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	d100      	bne.n	8005f40 <_ftoa+0x118>
 8005f3e:	e0cc      	b.n	80060da <_ftoa+0x2b2>
    ++frac;
 8005f40:	3601      	adds	r6, #1
    if (frac >= pow10[prec]) {
 8005f42:	0030      	movs	r0, r6
 8005f44:	f7fc fa70 	bl	8002428 <__aeabi_ui2d>
 8005f48:	9a06      	ldr	r2, [sp, #24]
 8005f4a:	9b07      	ldr	r3, [sp, #28]
 8005f4c:	f7fa faa2 	bl	8000494 <__aeabi_dcmpge>
 8005f50:	2800      	cmp	r0, #0
 8005f52:	d001      	beq.n	8005f58 <_ftoa+0x130>
      frac = 0;
 8005f54:	2600      	movs	r6, #0
      ++whole;
 8005f56:	3501      	adds	r5, #1
  if (prec == 0U) {
 8005f58:	46aa      	mov	sl, r5
 8005f5a:	2f00      	cmp	r7, #0
 8005f5c:	d153      	bne.n	8006006 <_ftoa+0x1de>
    diff = value - (double)whole;
 8005f5e:	0028      	movs	r0, r5
 8005f60:	f7fc fa34 	bl	80023cc <__aeabi_i2d>
 8005f64:	0002      	movs	r2, r0
 8005f66:	000b      	movs	r3, r1
 8005f68:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8005f6a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8005f6c:	f7fb fe34 	bl	8001bd8 <__aeabi_dsub>
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8005f70:	2200      	movs	r2, #0
 8005f72:	4b82      	ldr	r3, [pc, #520]	@ (800617c <_ftoa+0x354>)
    diff = value - (double)whole;
 8005f74:	0006      	movs	r6, r0
 8005f76:	000f      	movs	r7, r1
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8005f78:	f7fa fa6e 	bl	8000458 <__aeabi_dcmplt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d007      	beq.n	8005f90 <_ftoa+0x168>
 8005f80:	2200      	movs	r2, #0
 8005f82:	0030      	movs	r0, r6
 8005f84:	0039      	movs	r1, r7
 8005f86:	4b7d      	ldr	r3, [pc, #500]	@ (800617c <_ftoa+0x354>)
 8005f88:	f7fa fa7a 	bl	8000480 <__aeabi_dcmpgt>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d03e      	beq.n	800600e <_ftoa+0x1e6>
 8005f90:	af0c      	add	r7, sp, #48	@ 0x30
 8005f92:	07eb      	lsls	r3, r5, #31
 8005f94:	d55d      	bpl.n	8006052 <_ftoa+0x22a>
      ++whole;
 8005f96:	3501      	adds	r5, #1
 8005f98:	e05b      	b.n	8006052 <_ftoa+0x22a>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8005f9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005f9c:	075b      	lsls	r3, r3, #29
 8005f9e:	d438      	bmi.n	8006012 <_ftoa+0x1ea>
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	4b77      	ldr	r3, [pc, #476]	@ (8006180 <_ftoa+0x358>)
 8005fa4:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8005fa6:	9201      	str	r2, [sp, #4]
 8005fa8:	9103      	str	r1, [sp, #12]
 8005faa:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	9102      	str	r1, [sp, #8]
 8005fb0:	e007      	b.n	8005fc2 <_ftoa+0x19a>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8005fb2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005fb4:	9303      	str	r3, [sp, #12]
 8005fb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fb8:	9302      	str	r3, [sp, #8]
 8005fba:	2303      	movs	r3, #3
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	4b71      	ldr	r3, [pc, #452]	@ (8006184 <_ftoa+0x35c>)
 8005fc0:	9300      	str	r3, [sp, #0]
  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	4659      	mov	r1, fp
 8005fc8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005fca:	f7ff fbb9 	bl	8005740 <_out_rev>
}
 8005fce:	b015      	add	sp, #84	@ 0x54
 8005fd0:	bcf0      	pop	{r4, r5, r6, r7}
 8005fd2:	46bb      	mov	fp, r7
 8005fd4:	46b2      	mov	sl, r6
 8005fd6:	46a9      	mov	r9, r5
 8005fd8:	46a0      	mov	r8, r4
 8005fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
      buf[len++] = (char)(48U + (frac % 10U));
 8005fdc:	aa06      	add	r2, sp, #24
 8005fde:	4694      	mov	ip, r2
 8005fe0:	2317      	movs	r3, #23
 8005fe2:	210a      	movs	r1, #10
 8005fe4:	4463      	add	r3, ip
 8005fe6:	0030      	movs	r0, r6
 8005fe8:	3401      	adds	r4, #1
 8005fea:	191d      	adds	r5, r3, r4
 8005fec:	f7fa f92e 	bl	800024c <__aeabi_uidivmod>
 8005ff0:	3130      	adds	r1, #48	@ 0x30
 8005ff2:	7029      	strb	r1, [r5, #0]
      if (!(frac /= 10U)) {
 8005ff4:	0030      	movs	r0, r6
 8005ff6:	210a      	movs	r1, #10
      --count;
 8005ff8:	3f01      	subs	r7, #1
      if (!(frac /= 10U)) {
 8005ffa:	f7fa f8a1 	bl	8000140 <__udivsi3>
 8005ffe:	2e09      	cmp	r6, #9
 8006000:	d800      	bhi.n	8006004 <_ftoa+0x1dc>
 8006002:	e08b      	b.n	800611c <_ftoa+0x2f4>
 8006004:	0006      	movs	r6, r0
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8006006:	2c20      	cmp	r4, #32
 8006008:	d1e8      	bne.n	8005fdc <_ftoa+0x1b4>
 800600a:	4655      	mov	r5, sl
      buf[len++] = (char)(48U + (frac % 10U));
 800600c:	2420      	movs	r4, #32
 800600e:	af0c      	add	r7, sp, #48	@ 0x30
 8006010:	e01f      	b.n	8006052 <_ftoa+0x22a>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8006012:	2204      	movs	r2, #4
 8006014:	4b5c      	ldr	r3, [pc, #368]	@ (8006188 <_ftoa+0x360>)
 8006016:	e7c5      	b.n	8005fa4 <_ftoa+0x17c>
    value = 0 - value;
 8006018:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800601a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800601c:	2000      	movs	r0, #0
 800601e:	2100      	movs	r1, #0
 8006020:	f7fb fdda 	bl	8001bd8 <__aeabi_dsub>
    negative = true;
 8006024:	2301      	movs	r3, #1
    value = 0 - value;
 8006026:	901e      	str	r0, [sp, #120]	@ 0x78
 8006028:	911f      	str	r1, [sp, #124]	@ 0x7c
    negative = true;
 800602a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800602c:	e742      	b.n	8005eb4 <_ftoa+0x8c>
    buf[len++] = (char)(48 + (whole % 10));
 800602e:	aa06      	add	r2, sp, #24
 8006030:	4694      	mov	ip, r2
 8006032:	2317      	movs	r3, #23
 8006034:	0028      	movs	r0, r5
 8006036:	4463      	add	r3, ip
 8006038:	210a      	movs	r1, #10
 800603a:	3401      	adds	r4, #1
 800603c:	191e      	adds	r6, r3, r4
 800603e:	f7fa f9ef 	bl	8000420 <__aeabi_idivmod>
 8006042:	3130      	adds	r1, #48	@ 0x30
    if (!(whole /= 10)) {
 8006044:	0028      	movs	r0, r5
    buf[len++] = (char)(48 + (whole % 10));
 8006046:	7031      	strb	r1, [r6, #0]
    if (!(whole /= 10)) {
 8006048:	210a      	movs	r1, #10
 800604a:	f7fa f903 	bl	8000254 <__divsi3>
 800604e:	1e05      	subs	r5, r0, #0
 8006050:	d056      	beq.n	8006100 <_ftoa+0x2d8>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8006052:	2c20      	cmp	r4, #32
 8006054:	d1eb      	bne.n	800602e <_ftoa+0x206>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8006056:	2303      	movs	r3, #3
 8006058:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800605a:	4013      	ands	r3, r2
 800605c:	2b01      	cmp	r3, #1
 800605e:	d11c      	bne.n	800609a <_ftoa+0x272>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8006060:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006062:	2b00      	cmp	r3, #0
 8006064:	d019      	beq.n	800609a <_ftoa+0x272>
 8006066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006068:	2b00      	cmp	r3, #0
 800606a:	d000      	beq.n	800606e <_ftoa+0x246>
 800606c:	e09b      	b.n	80061a6 <_ftoa+0x37e>
 800606e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006070:	330c      	adds	r3, #12
 8006072:	4213      	tst	r3, r2
 8006074:	d000      	beq.n	8006078 <_ftoa+0x250>
 8006076:	e096      	b.n	80061a6 <_ftoa+0x37e>
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8006078:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800607a:	42a3      	cmp	r3, r4
 800607c:	d964      	bls.n	8006148 <_ftoa+0x320>
 800607e:	ab06      	add	r3, sp, #24
 8006080:	469c      	mov	ip, r3
 8006082:	2217      	movs	r2, #23
      buf[len++] = '0';
 8006084:	2330      	movs	r3, #48	@ 0x30
 8006086:	4462      	add	r2, ip
 8006088:	e004      	b.n	8006094 <_ftoa+0x26c>
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800608a:	9921      	ldr	r1, [sp, #132]	@ 0x84
      buf[len++] = '0';
 800608c:	3401      	adds	r4, #1
 800608e:	5513      	strb	r3, [r2, r4]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8006090:	428c      	cmp	r4, r1
 8006092:	d03a      	beq.n	800610a <_ftoa+0x2e2>
 8006094:	2c20      	cmp	r4, #32
 8006096:	d1f8      	bne.n	800608a <_ftoa+0x262>
      buf[len++] = ' ';
 8006098:	2420      	movs	r4, #32
  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800609a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800609c:	9401      	str	r4, [sp, #4]
 800609e:	9303      	str	r3, [sp, #12]
 80060a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060a2:	9700      	str	r7, [sp, #0]
 80060a4:	9302      	str	r3, [sp, #8]
 80060a6:	e78c      	b.n	8005fc2 <_ftoa+0x19a>
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80060a8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80060aa:	4642      	mov	r2, r8
 80060ac:	9304      	str	r3, [sp, #16]
 80060ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060b0:	4659      	mov	r1, fp
 80060b2:	9303      	str	r3, [sp, #12]
 80060b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80060b6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80060b8:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 80060ba:	9502      	str	r5, [sp, #8]
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	9401      	str	r4, [sp, #4]
 80060c0:	464b      	mov	r3, r9
 80060c2:	f7ff fc95 	bl	80059f0 <_etoa>
 80060c6:	e782      	b.n	8005fce <_ftoa+0x1a6>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80060c8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80060ca:	9303      	str	r3, [sp, #12]
 80060cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060ce:	9302      	str	r3, [sp, #8]
 80060d0:	2304      	movs	r3, #4
 80060d2:	9301      	str	r3, [sp, #4]
 80060d4:	4b2d      	ldr	r3, [pc, #180]	@ (800618c <_ftoa+0x364>)
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	e773      	b.n	8005fc2 <_ftoa+0x19a>
  else if (diff < 0.5) {
 80060da:	2200      	movs	r2, #0
 80060dc:	9808      	ldr	r0, [sp, #32]
 80060de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060e0:	4b26      	ldr	r3, [pc, #152]	@ (800617c <_ftoa+0x354>)
 80060e2:	f7fa f9b9 	bl	8000458 <__aeabi_dcmplt>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	d000      	beq.n	80060ec <_ftoa+0x2c4>
 80060ea:	e735      	b.n	8005f58 <_ftoa+0x130>
  else if ((frac == 0U) || (frac & 1U)) {
 80060ec:	2e00      	cmp	r6, #0
 80060ee:	d155      	bne.n	800619c <_ftoa+0x374>
    ++frac;
 80060f0:	3601      	adds	r6, #1
 80060f2:	e731      	b.n	8005f58 <_ftoa+0x130>
 80060f4:	2200      	movs	r2, #0
 80060f6:	4b26      	ldr	r3, [pc, #152]	@ (8006190 <_ftoa+0x368>)
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80060f8:	2706      	movs	r7, #6
 80060fa:	9206      	str	r2, [sp, #24]
 80060fc:	9307      	str	r3, [sp, #28]
 80060fe:	e6f8      	b.n	8005ef2 <_ftoa+0xca>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8006100:	2303      	movs	r3, #3
 8006102:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006104:	4013      	ands	r3, r2
 8006106:	2b01      	cmp	r3, #1
 8006108:	d05e      	beq.n	80061c8 <_ftoa+0x3a0>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800610a:	2c20      	cmp	r4, #32
 800610c:	d0c5      	beq.n	800609a <_ftoa+0x272>
    if (negative) {
 800610e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006110:	2b00      	cmp	r3, #0
 8006112:	d01b      	beq.n	800614c <_ftoa+0x324>
      buf[len++] = '-';
 8006114:	232d      	movs	r3, #45	@ 0x2d
 8006116:	553b      	strb	r3, [r7, r4]
 8006118:	3401      	adds	r4, #1
 800611a:	e7be      	b.n	800609a <_ftoa+0x272>
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800611c:	4655      	mov	r5, sl
 800611e:	2c20      	cmp	r4, #32
 8006120:	d100      	bne.n	8006124 <_ftoa+0x2fc>
 8006122:	e773      	b.n	800600c <_ftoa+0x1e4>
      buf[len++] = '0';
 8006124:	2230      	movs	r2, #48	@ 0x30
 8006126:	193b      	adds	r3, r7, r4
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8006128:	2f00      	cmp	r7, #0
 800612a:	d102      	bne.n	8006132 <_ftoa+0x30a>
 800612c:	e018      	b.n	8006160 <_ftoa+0x338>
 800612e:	429c      	cmp	r4, r3
 8006130:	d017      	beq.n	8006162 <_ftoa+0x33a>
      buf[len++] = '0';
 8006132:	2017      	movs	r0, #23
 8006134:	a906      	add	r1, sp, #24
 8006136:	3401      	adds	r4, #1
 8006138:	1809      	adds	r1, r1, r0
 800613a:	550a      	strb	r2, [r1, r4]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800613c:	2c20      	cmp	r4, #32
 800613e:	d1f6      	bne.n	800612e <_ftoa+0x306>
      buf[len++] = (char)(48U + (frac % 10U));
 8006140:	2420      	movs	r4, #32
 8006142:	e764      	b.n	800600e <_ftoa+0x1e6>
 8006144:	2420      	movs	r4, #32
 8006146:	e6d0      	b.n	8005eea <_ftoa+0xc2>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8006148:	2c20      	cmp	r4, #32
 800614a:	d0a6      	beq.n	800609a <_ftoa+0x272>
    else if (flags & FLAGS_PLUS) {
 800614c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800614e:	075b      	lsls	r3, r3, #29
 8006150:	d420      	bmi.n	8006194 <_ftoa+0x36c>
    else if (flags & FLAGS_SPACE) {
 8006152:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006154:	071b      	lsls	r3, r3, #28
 8006156:	d5a0      	bpl.n	800609a <_ftoa+0x272>
      buf[len++] = ' ';
 8006158:	2320      	movs	r3, #32
 800615a:	553b      	strb	r3, [r7, r4]
 800615c:	3401      	adds	r4, #1
 800615e:	e79c      	b.n	800609a <_ftoa+0x272>
      buf[len++] = (char)(48U + (frac % 10U));
 8006160:	0023      	movs	r3, r4
      buf[len++] = '.';
 8006162:	222e      	movs	r2, #46	@ 0x2e
 8006164:	af0c      	add	r7, sp, #48	@ 0x30
 8006166:	1c5c      	adds	r4, r3, #1
 8006168:	54fa      	strb	r2, [r7, r3]
 800616a:	e772      	b.n	8006052 <_ftoa+0x22a>
 800616c:	ffefffff 	.word	0xffefffff
 8006170:	7fefffff 	.word	0x7fefffff
 8006174:	41cdcd65 	.word	0x41cdcd65
 8006178:	c1cdcd65 	.word	0xc1cdcd65
 800617c:	3fe00000 	.word	0x3fe00000
 8006180:	0800ec40 	.word	0x0800ec40
 8006184:	0800ec44 	.word	0x0800ec44
 8006188:	0800ec38 	.word	0x0800ec38
 800618c:	0800ec48 	.word	0x0800ec48
 8006190:	412e8480 	.word	0x412e8480
      buf[len++] = '+';  // ignore the space if the '+' exists
 8006194:	232b      	movs	r3, #43	@ 0x2b
 8006196:	553b      	strb	r3, [r7, r4]
 8006198:	3401      	adds	r4, #1
 800619a:	e77e      	b.n	800609a <_ftoa+0x272>
  else if ((frac == 0U) || (frac & 1U)) {
 800619c:	07f3      	lsls	r3, r6, #31
 800619e:	d400      	bmi.n	80061a2 <_ftoa+0x37a>
 80061a0:	e6da      	b.n	8005f58 <_ftoa+0x130>
    ++frac;
 80061a2:	3601      	adds	r6, #1
 80061a4:	e6d8      	b.n	8005f58 <_ftoa+0x130>
      width--;
 80061a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061a8:	3b01      	subs	r3, #1
 80061aa:	9321      	str	r3, [sp, #132]	@ 0x84
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80061ac:	42a3      	cmp	r3, r4
 80061ae:	d900      	bls.n	80061b2 <_ftoa+0x38a>
 80061b0:	e765      	b.n	800607e <_ftoa+0x256>
 80061b2:	e7aa      	b.n	800610a <_ftoa+0x2e2>
  double tmp = (value - whole) * pow10[prec];
 80061b4:	4b06      	ldr	r3, [pc, #24]	@ (80061d0 <_ftoa+0x3a8>)
 80061b6:	00ea      	lsls	r2, r5, #3
 80061b8:	189b      	adds	r3, r3, r2
 80061ba:	685c      	ldr	r4, [r3, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	002f      	movs	r7, r5
 80061c0:	9306      	str	r3, [sp, #24]
 80061c2:	9407      	str	r4, [sp, #28]
 80061c4:	2400      	movs	r4, #0
 80061c6:	e694      	b.n	8005ef2 <_ftoa+0xca>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80061c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d09d      	beq.n	800610a <_ftoa+0x2e2>
 80061ce:	e74a      	b.n	8006066 <_ftoa+0x23e>
 80061d0:	0800edf0 	.word	0x0800edf0

080061d4 <_vsnprintf>:
{
 80061d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061d6:	4645      	mov	r5, r8
 80061d8:	46de      	mov	lr, fp
 80061da:	4657      	mov	r7, sl
 80061dc:	464e      	mov	r6, r9
 80061de:	b5e0      	push	{r5, r6, r7, lr}
 80061e0:	b0a1      	sub	sp, #132	@ 0x84
 80061e2:	001d      	movs	r5, r3
 80061e4:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80061e6:	4683      	mov	fp, r0
 80061e8:	468a      	mov	sl, r1
 80061ea:	4690      	mov	r8, r2
 80061ec:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (!buffer) {
 80061ee:	2900      	cmp	r1, #0
 80061f0:	d100      	bne.n	80061f4 <_vsnprintf+0x20>
 80061f2:	e198      	b.n	8006526 <_vsnprintf+0x352>
  while (*format)
 80061f4:	2300      	movs	r3, #0
 80061f6:	7828      	ldrb	r0, [r5, #0]
 80061f8:	4699      	mov	r9, r3
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d100      	bne.n	8006200 <_vsnprintf+0x2c>
 80061fe:	e19a      	b.n	8006536 <_vsnprintf+0x362>
      switch (*format) {
 8006200:	4bce      	ldr	r3, [pc, #824]	@ (800653c <_vsnprintf+0x368>)
 8006202:	465e      	mov	r6, fp
 8006204:	9309      	str	r3, [sp, #36]	@ 0x24
    switch (*format) {
 8006206:	4bce      	ldr	r3, [pc, #824]	@ (8006540 <_vsnprintf+0x36c>)
 8006208:	464c      	mov	r4, r9
 800620a:	46d3      	mov	fp, sl
 800620c:	4647      	mov	r7, r8
 800620e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006210:	e00a      	b.n	8006228 <_vsnprintf+0x54>
        out(*format, buffer, idx++, maxlen);
 8006212:	1c63      	adds	r3, r4, #1
 8006214:	4698      	mov	r8, r3
 8006216:	0022      	movs	r2, r4
 8006218:	003b      	movs	r3, r7
 800621a:	4659      	mov	r1, fp
 800621c:	47b0      	blx	r6
 800621e:	4644      	mov	r4, r8
  while (*format)
 8006220:	7828      	ldrb	r0, [r5, #0]
 8006222:	2800      	cmp	r0, #0
 8006224:	d100      	bne.n	8006228 <_vsnprintf+0x54>
 8006226:	e0cd      	b.n	80063c4 <_vsnprintf+0x1f0>
      format++;
 8006228:	3501      	adds	r5, #1
    if (*format != '%') {
 800622a:	2825      	cmp	r0, #37	@ 0x25
 800622c:	d1f1      	bne.n	8006212 <_vsnprintf+0x3e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800622e:	2308      	movs	r3, #8
 8006230:	469a      	mov	sl, r3
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8006232:	3b04      	subs	r3, #4
 8006234:	4699      	mov	r9, r3
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8006236:	3b02      	subs	r3, #2
 8006238:	4698      	mov	r8, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800623a:	3b01      	subs	r3, #1
    flags = 0U;
 800623c:	2200      	movs	r2, #0
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800623e:	469c      	mov	ip, r3
 8006240:	940c      	str	r4, [sp, #48]	@ 0x30
      switch (*format) {
 8006242:	7828      	ldrb	r0, [r5, #0]
      format++;
 8006244:	1c69      	adds	r1, r5, #1
      switch (*format) {
 8006246:	0003      	movs	r3, r0
 8006248:	3b20      	subs	r3, #32
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b10      	cmp	r3, #16
 800624e:	d803      	bhi.n	8006258 <_vsnprintf+0x84>
 8006250:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	58e3      	ldr	r3, [r4, r3]
 8006256:	469f      	mov	pc, r3
    if (_is_digit(*format)) {
 8006258:	0003      	movs	r3, r0
 800625a:	3b30      	subs	r3, #48	@ 0x30
 800625c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800625e:	920a      	str	r2, [sp, #40]	@ 0x28
 8006260:	2b09      	cmp	r3, #9
 8006262:	d97f      	bls.n	8006364 <_vsnprintf+0x190>
    width = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	4698      	mov	r8, r3
    else if (*format == '*') {
 8006268:	282a      	cmp	r0, #42	@ 0x2a
 800626a:	d100      	bne.n	800626e <_vsnprintf+0x9a>
 800626c:	e0c1      	b.n	80063f2 <_vsnprintf+0x21e>
    precision = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	469a      	mov	sl, r3
    if (*format == '.') {
 8006272:	282e      	cmp	r0, #46	@ 0x2e
 8006274:	d100      	bne.n	8006278 <_vsnprintf+0xa4>
 8006276:	e090      	b.n	800639a <_vsnprintf+0x1c6>
    switch (*format) {
 8006278:	0003      	movs	r3, r0
 800627a:	3b68      	subs	r3, #104	@ 0x68
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b12      	cmp	r3, #18
 8006280:	d81e      	bhi.n	80062c0 <_vsnprintf+0xec>
 8006282:	4ab0      	ldr	r2, [pc, #704]	@ (8006544 <_vsnprintf+0x370>)
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	58d3      	ldr	r3, [r2, r3]
 8006288:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800628a:	4663      	mov	r3, ip
      format++;
 800628c:	000d      	movs	r5, r1
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800628e:	431a      	orrs	r2, r3
 8006290:	e7d7      	b.n	8006242 <_vsnprintf+0x6e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8006292:	4643      	mov	r3, r8
      format++;
 8006294:	000d      	movs	r5, r1
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8006296:	431a      	orrs	r2, r3
 8006298:	e7d3      	b.n	8006242 <_vsnprintf+0x6e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800629a:	464b      	mov	r3, r9
      format++;
 800629c:	000d      	movs	r5, r1
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800629e:	431a      	orrs	r2, r3
 80062a0:	e7cf      	b.n	8006242 <_vsnprintf+0x6e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80062a2:	2310      	movs	r3, #16
      format++;
 80062a4:	000d      	movs	r5, r1
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80062a6:	431a      	orrs	r2, r3
 80062a8:	e7cb      	b.n	8006242 <_vsnprintf+0x6e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80062aa:	4653      	mov	r3, sl
      format++;
 80062ac:	000d      	movs	r5, r1
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80062ae:	431a      	orrs	r2, r3
 80062b0:	e7c7      	b.n	8006242 <_vsnprintf+0x6e>
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80062b2:	2380      	movs	r3, #128	@ 0x80
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
        if (*format == 'l') {
 80062b8:	7868      	ldrb	r0, [r5, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80062ba:	431a      	orrs	r2, r3
 80062bc:	920a      	str	r2, [sp, #40]	@ 0x28
        break;
 80062be:	3101      	adds	r1, #1
        format++;
 80062c0:	000d      	movs	r5, r1
    switch (*format) {
 80062c2:	2867      	cmp	r0, #103	@ 0x67
 80062c4:	d80a      	bhi.n	80062dc <_vsnprintf+0x108>
 80062c6:	2824      	cmp	r0, #36	@ 0x24
 80062c8:	d9a3      	bls.n	8006212 <_vsnprintf+0x3e>
 80062ca:	0003      	movs	r3, r0
 80062cc:	3b25      	subs	r3, #37	@ 0x25
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b42      	cmp	r3, #66	@ 0x42
 80062d2:	d89e      	bhi.n	8006212 <_vsnprintf+0x3e>
 80062d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	58d3      	ldr	r3, [r2, r3]
 80062da:	469f      	mov	pc, r3
 80062dc:	0001      	movs	r1, r0
 80062de:	3969      	subs	r1, #105	@ 0x69
 80062e0:	b2c9      	uxtb	r1, r1
 80062e2:	290f      	cmp	r1, #15
 80062e4:	d895      	bhi.n	8006212 <_vsnprintf+0x3e>
 80062e6:	2301      	movs	r3, #1
 80062e8:	408b      	lsls	r3, r1
 80062ea:	469c      	mov	ip, r3
 80062ec:	4b96      	ldr	r3, [pc, #600]	@ (8006548 <_vsnprintf+0x374>)
 80062ee:	4699      	mov	r9, r3
 80062f0:	4663      	mov	r3, ip
 80062f2:	464a      	mov	r2, r9
 80062f4:	4013      	ands	r3, r2
 80062f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80062f8:	4662      	mov	r2, ip
 80062fa:	464b      	mov	r3, r9
 80062fc:	421a      	tst	r2, r3
 80062fe:	d000      	beq.n	8006302 <_vsnprintf+0x12e>
 8006300:	e25d      	b.n	80067be <_vsnprintf+0x5ea>
 8006302:	290a      	cmp	r1, #10
 8006304:	d100      	bne.n	8006308 <_vsnprintf+0x134>
 8006306:	e123      	b.n	8006550 <_vsnprintf+0x37c>
 8006308:	2907      	cmp	r1, #7
 800630a:	d182      	bne.n	8006212 <_vsnprintf+0x3e>
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800630c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800630e:	cb02      	ldmia	r3!, {r1}
 8006310:	4698      	mov	r8, r3
  if (!value) {
 8006312:	2900      	cmp	r1, #0
 8006314:	d100      	bne.n	8006318 <_vsnprintf+0x144>
 8006316:	e19a      	b.n	800664e <_vsnprintf+0x47a>
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8006318:	2021      	movs	r0, #33	@ 0x21
 800631a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800631c:	4302      	orrs	r2, r0
 800631e:	4691      	mov	r9, r2
 8006320:	ab10      	add	r3, sp, #64	@ 0x40
 8006322:	469c      	mov	ip, r3
 8006324:	221f      	movs	r2, #31
      const char digit = (char)(value % base);
 8006326:	230f      	movs	r3, #15
 8006328:	4640      	mov	r0, r8
 800632a:	4462      	add	r2, ip
 800632c:	950b      	str	r5, [sp, #44]	@ 0x2c
 800632e:	469c      	mov	ip, r3
 8006330:	46a0      	mov	r8, r4
 8006332:	0015      	movs	r5, r2
 8006334:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006336:	900a      	str	r0, [sp, #40]	@ 0x28
 8006338:	e002      	b.n	8006340 <_vsnprintf+0x16c>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800633a:	2b20      	cmp	r3, #32
 800633c:	d00c      	beq.n	8006358 <_vsnprintf+0x184>
      value /= base;
 800633e:	0011      	movs	r1, r2
      const char digit = (char)(value % base);
 8006340:	4664      	mov	r4, ip
 8006342:	400c      	ands	r4, r1
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006344:	0020      	movs	r0, r4
 8006346:	3037      	adds	r0, #55	@ 0x37
 8006348:	2c09      	cmp	r4, #9
 800634a:	d800      	bhi.n	800634e <_vsnprintf+0x17a>
 800634c:	3807      	subs	r0, #7
 800634e:	3301      	adds	r3, #1
 8006350:	54e8      	strb	r0, [r5, r3]
      value /= base;
 8006352:	090a      	lsrs	r2, r1, #4
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006354:	290f      	cmp	r1, #15
 8006356:	d8f0      	bhi.n	800633a <_vsnprintf+0x166>
 8006358:	930c      	str	r3, [sp, #48]	@ 0x30
 800635a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800635c:	4644      	mov	r4, r8
 800635e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006360:	4698      	mov	r8, r3
 8006362:	e184      	b.n	800666e <_vsnprintf+0x49a>
  unsigned int i = 0U;
 8006364:	2300      	movs	r3, #0
 8006366:	4698      	mov	r8, r3
 8006368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800636a:	4645      	mov	r5, r8
 800636c:	469c      	mov	ip, r3
 800636e:	e000      	b.n	8006372 <_vsnprintf+0x19e>
 8006370:	3101      	adds	r1, #1
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8006372:	00ab      	lsls	r3, r5, #2
 8006374:	195b      	adds	r3, r3, r5
 8006376:	005b      	lsls	r3, r3, #1
 8006378:	181d      	adds	r5, r3, r0
  while (_is_digit(**str)) {
 800637a:	7808      	ldrb	r0, [r1, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800637c:	3d30      	subs	r5, #48	@ 0x30
  while (_is_digit(**str)) {
 800637e:	0003      	movs	r3, r0
 8006380:	3b30      	subs	r3, #48	@ 0x30
 8006382:	2b09      	cmp	r3, #9
 8006384:	d9f4      	bls.n	8006370 <_vsnprintf+0x19c>
 8006386:	4663      	mov	r3, ip
 8006388:	930a      	str	r3, [sp, #40]	@ 0x28
    precision = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	46a8      	mov	r8, r5
 800638e:	469a      	mov	sl, r3
 8006390:	000d      	movs	r5, r1
 8006392:	3101      	adds	r1, #1
    if (*format == '.') {
 8006394:	282e      	cmp	r0, #46	@ 0x2e
 8006396:	d000      	beq.n	800639a <_vsnprintf+0x1c6>
 8006398:	e76e      	b.n	8006278 <_vsnprintf+0xa4>
      flags |= FLAGS_PRECISION;
 800639a:	2080      	movs	r0, #128	@ 0x80
 800639c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800639e:	00c0      	lsls	r0, r0, #3
 80063a0:	4302      	orrs	r2, r0
 80063a2:	920a      	str	r2, [sp, #40]	@ 0x28
      if (_is_digit(*format)) {
 80063a4:	2230      	movs	r2, #48	@ 0x30
 80063a6:	4252      	negs	r2, r2
 80063a8:	4694      	mov	ip, r2
 80063aa:	7868      	ldrb	r0, [r5, #1]
      format++;
 80063ac:	000b      	movs	r3, r1
      if (_is_digit(*format)) {
 80063ae:	4484      	add	ip, r0
 80063b0:	4662      	mov	r2, ip
 80063b2:	2a09      	cmp	r2, #9
 80063b4:	d800      	bhi.n	80063b8 <_vsnprintf+0x1e4>
 80063b6:	e12d      	b.n	8006614 <_vsnprintf+0x440>
      else if (*format == '*') {
 80063b8:	282a      	cmp	r0, #42	@ 0x2a
 80063ba:	d100      	bne.n	80063be <_vsnprintf+0x1ea>
 80063bc:	e13c      	b.n	8006638 <_vsnprintf+0x464>
      format++;
 80063be:	000d      	movs	r5, r1
 80063c0:	3101      	adds	r1, #1
 80063c2:	e759      	b.n	8006278 <_vsnprintf+0xa4>
  return (int)idx;
 80063c4:	46da      	mov	sl, fp
 80063c6:	46a1      	mov	r9, r4
 80063c8:	46b3      	mov	fp, r6
 80063ca:	46b8      	mov	r8, r7
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80063cc:	45c8      	cmp	r8, r9
 80063ce:	d803      	bhi.n	80063d8 <_vsnprintf+0x204>
 80063d0:	2301      	movs	r3, #1
 80063d2:	425b      	negs	r3, r3
 80063d4:	4443      	add	r3, r8
 80063d6:	4699      	mov	r9, r3
 80063d8:	4643      	mov	r3, r8
 80063da:	464a      	mov	r2, r9
 80063dc:	4651      	mov	r1, sl
 80063de:	2000      	movs	r0, #0
 80063e0:	47d8      	blx	fp
}
 80063e2:	0020      	movs	r0, r4
 80063e4:	b021      	add	sp, #132	@ 0x84
 80063e6:	bcf0      	pop	{r4, r5, r6, r7}
 80063e8:	46bb      	mov	fp, r7
 80063ea:	46b2      	mov	sl, r6
 80063ec:	46a9      	mov	r9, r5
 80063ee:	46a0      	mov	r8, r4
 80063f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      const int w = va_arg(va, int);
 80063f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063f4:	cb04      	ldmia	r3!, {r2}
 80063f6:	4690      	mov	r8, r2
      if (w < 0) {
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	db04      	blt.n	8006406 <_vsnprintf+0x232>
    if (*format == '.') {
 80063fc:	7868      	ldrb	r0, [r5, #1]
      const int w = va_arg(va, int);
 80063fe:	930b      	str	r3, [sp, #44]	@ 0x2c
      format++;
 8006400:	000d      	movs	r5, r1
 8006402:	3101      	adds	r1, #1
 8006404:	e733      	b.n	800626e <_vsnprintf+0x9a>
        flags |= FLAGS_LEFT;    // reverse padding
 8006406:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006408:	3828      	subs	r0, #40	@ 0x28
 800640a:	4302      	orrs	r2, r0
 800640c:	920a      	str	r2, [sp, #40]	@ 0x28
        width = (unsigned int)-w;
 800640e:	4642      	mov	r2, r8
 8006410:	4252      	negs	r2, r2
    if (*format == '.') {
 8006412:	7868      	ldrb	r0, [r5, #1]
        width = (unsigned int)-w;
 8006414:	4690      	mov	r8, r2
      format++;
 8006416:	000d      	movs	r5, r1
      const int w = va_arg(va, int);
 8006418:	930b      	str	r3, [sp, #44]	@ 0x2c
 800641a:	3101      	adds	r1, #1
 800641c:	e727      	b.n	800626e <_vsnprintf+0x9a>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800641e:	2867      	cmp	r0, #103	@ 0x67
 8006420:	d100      	bne.n	8006424 <_vsnprintf+0x250>
 8006422:	e1c6      	b.n	80067b2 <_vsnprintf+0x5de>
 8006424:	2847      	cmp	r0, #71	@ 0x47
 8006426:	d100      	bne.n	800642a <_vsnprintf+0x256>
 8006428:	e213      	b.n	8006852 <_vsnprintf+0x67e>
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800642a:	2845      	cmp	r0, #69	@ 0x45
 800642c:	d100      	bne.n	8006430 <_vsnprintf+0x25c>
 800642e:	e215      	b.n	800685c <_vsnprintf+0x688>
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8006430:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006432:	2107      	movs	r1, #7
 8006434:	9204      	str	r2, [sp, #16]
 8006436:	4642      	mov	r2, r8
 8006438:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800643a:	9203      	str	r2, [sp, #12]
 800643c:	3307      	adds	r3, #7
 800643e:	4652      	mov	r2, sl
 8006440:	438b      	bics	r3, r1
 8006442:	0019      	movs	r1, r3
 8006444:	9202      	str	r2, [sp, #8]
 8006446:	c90c      	ldmia	r1!, {r2, r3}
 8006448:	0030      	movs	r0, r6
 800644a:	9200      	str	r2, [sp, #0]
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006450:	0022      	movs	r2, r4
 8006452:	003b      	movs	r3, r7
 8006454:	4659      	mov	r1, fp
 8006456:	f7ff facb 	bl	80059f0 <_etoa>
 800645a:	0004      	movs	r4, r0
        break;
 800645c:	e6e0      	b.n	8006220 <_vsnprintf+0x4c>
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800645e:	2380      	movs	r3, #128	@ 0x80
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	e728      	b.n	80062b6 <_vsnprintf+0xe2>
        if (*format == 'h') {
 8006464:	7868      	ldrb	r0, [r5, #1]
 8006466:	2868      	cmp	r0, #104	@ 0x68
 8006468:	d100      	bne.n	800646c <_vsnprintf+0x298>
 800646a:	e21a      	b.n	80068a2 <_vsnprintf+0x6ce>
        flags |= FLAGS_SHORT;
 800646c:	2380      	movs	r3, #128	@ 0x80
 800646e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006470:	3101      	adds	r1, #1
 8006472:	431a      	orrs	r2, r3
 8006474:	920a      	str	r2, [sp, #40]	@ 0x28
 8006476:	e723      	b.n	80062c0 <_vsnprintf+0xec>
        if (*format == 'l') {
 8006478:	7868      	ldrb	r0, [r5, #1]
 800647a:	286c      	cmp	r0, #108	@ 0x6c
 800647c:	d100      	bne.n	8006480 <_vsnprintf+0x2ac>
 800647e:	e208      	b.n	8006892 <_vsnprintf+0x6be>
        flags |= FLAGS_LONG;
 8006480:	2380      	movs	r3, #128	@ 0x80
 8006482:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	431a      	orrs	r2, r3
 8006488:	920a      	str	r2, [sp, #40]	@ 0x28
 800648a:	3101      	adds	r1, #1
 800648c:	e718      	b.n	80062c0 <_vsnprintf+0xec>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800648e:	2846      	cmp	r0, #70	@ 0x46
 8006490:	d100      	bne.n	8006494 <_vsnprintf+0x2c0>
 8006492:	e189      	b.n	80067a8 <_vsnprintf+0x5d4>
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8006494:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006496:	2107      	movs	r1, #7
 8006498:	9204      	str	r2, [sp, #16]
 800649a:	4642      	mov	r2, r8
 800649c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800649e:	9203      	str	r2, [sp, #12]
 80064a0:	3307      	adds	r3, #7
 80064a2:	4652      	mov	r2, sl
 80064a4:	438b      	bics	r3, r1
 80064a6:	0019      	movs	r1, r3
 80064a8:	9202      	str	r2, [sp, #8]
 80064aa:	c90c      	ldmia	r1!, {r2, r3}
 80064ac:	0030      	movs	r0, r6
 80064ae:	9200      	str	r2, [sp, #0]
 80064b0:	9301      	str	r3, [sp, #4]
 80064b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80064b4:	0022      	movs	r2, r4
 80064b6:	003b      	movs	r3, r7
 80064b8:	4659      	mov	r1, fp
 80064ba:	f7ff fcb5 	bl	8005e28 <_ftoa>
 80064be:	0004      	movs	r4, r0
        break;
 80064c0:	e6ae      	b.n	8006220 <_vsnprintf+0x4c>
        out('%', buffer, idx++, maxlen);
 80064c2:	1c63      	adds	r3, r4, #1
 80064c4:	4698      	mov	r8, r3
 80064c6:	0022      	movs	r2, r4
 80064c8:	003b      	movs	r3, r7
 80064ca:	4659      	mov	r1, fp
 80064cc:	2025      	movs	r0, #37	@ 0x25
 80064ce:	47b0      	blx	r6
 80064d0:	4644      	mov	r4, r8
        break;
 80064d2:	e6a5      	b.n	8006220 <_vsnprintf+0x4c>
            const long value = va_arg(va, long);
 80064d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064d6:	3304      	adds	r3, #4
 80064d8:	930c      	str	r3, [sp, #48]	@ 0x30
      out(*format, buffer, idx++, maxlen);
 80064da:	1c63      	adds	r3, r4, #1
 80064dc:	4699      	mov	r9, r3
        if (!(flags & FLAGS_LEFT)) {
 80064de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064e0:	079a      	lsls	r2, r3, #30
 80064e2:	d400      	bmi.n	80064e6 <_vsnprintf+0x312>
 80064e4:	e1e3      	b.n	80068ae <_vsnprintf+0x6da>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80064e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064e8:	0022      	movs	r2, r4
 80064ea:	7818      	ldrb	r0, [r3, #0]
 80064ec:	4659      	mov	r1, fp
 80064ee:	003b      	movs	r3, r7
 80064f0:	47b0      	blx	r6
          while (l++ < width) {
 80064f2:	4643      	mov	r3, r8
 80064f4:	4444      	add	r4, r8
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d800      	bhi.n	80064fc <_vsnprintf+0x328>
 80064fa:	e2b4      	b.n	8006a66 <_vsnprintf+0x892>
 80064fc:	002b      	movs	r3, r5
 80064fe:	46b8      	mov	r8, r7
 8006500:	0025      	movs	r5, r4
 8006502:	465f      	mov	r7, fp
 8006504:	464c      	mov	r4, r9
 8006506:	4699      	mov	r9, r3
            out(' ', buffer, idx++, maxlen);
 8006508:	0022      	movs	r2, r4
 800650a:	4643      	mov	r3, r8
 800650c:	3401      	adds	r4, #1
 800650e:	0039      	movs	r1, r7
 8006510:	2020      	movs	r0, #32
 8006512:	47b0      	blx	r6
          while (l++ < width) {
 8006514:	42ac      	cmp	r4, r5
 8006516:	d1f7      	bne.n	8006508 <_vsnprintf+0x334>
 8006518:	002c      	movs	r4, r5
 800651a:	46bb      	mov	fp, r7
 800651c:	464d      	mov	r5, r9
        break;
 800651e:	4647      	mov	r7, r8
 8006520:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006522:	930b      	str	r3, [sp, #44]	@ 0x2c
        break;
 8006524:	e67c      	b.n	8006220 <_vsnprintf+0x4c>
    out = _out_null;
 8006526:	4b09      	ldr	r3, [pc, #36]	@ (800654c <_vsnprintf+0x378>)
  while (*format)
 8006528:	7828      	ldrb	r0, [r5, #0]
    out = _out_null;
 800652a:	469b      	mov	fp, r3
  while (*format)
 800652c:	2300      	movs	r3, #0
 800652e:	4699      	mov	r9, r3
 8006530:	2800      	cmp	r0, #0
 8006532:	d000      	beq.n	8006536 <_vsnprintf+0x362>
 8006534:	e664      	b.n	8006200 <_vsnprintf+0x2c>
 8006536:	2400      	movs	r4, #0
 8006538:	e748      	b.n	80063cc <_vsnprintf+0x1f8>
 800653a:	46c0      	nop			@ (mov r8, r8)
 800653c:	0800ec50 	.word	0x0800ec50
 8006540:	0800ece0 	.word	0x0800ece0
 8006544:	0800ec94 	.word	0x0800ec94
 8006548:	00009041 	.word	0x00009041
 800654c:	0800573d 	.word	0x0800573d
        const char* p = va_arg(va, char*);
 8006550:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006552:	cb02      	ldmia	r3!, {r1}
 8006554:	9312      	str	r3, [sp, #72]	@ 0x48
  for (s = str; *s && maxsize--; ++s);
 8006556:	780b      	ldrb	r3, [r1, #0]
 8006558:	469c      	mov	ip, r3
 800655a:	0018      	movs	r0, r3
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800655c:	4653      	mov	r3, sl
 800655e:	2b00      	cmp	r3, #0
 8006560:	d000      	beq.n	8006564 <_vsnprintf+0x390>
 8006562:	e09c      	b.n	800669e <_vsnprintf+0x4ca>
  for (s = str; *s && maxsize--; ++s);
 8006564:	2800      	cmp	r0, #0
 8006566:	d012      	beq.n	800658e <_vsnprintf+0x3ba>
 8006568:	2302      	movs	r3, #2
 800656a:	425b      	negs	r3, r3
 800656c:	3301      	adds	r3, #1
 800656e:	4699      	mov	r9, r3
 8006570:	4489      	add	r9, r1
 8006572:	464a      	mov	r2, r9
 8006574:	000b      	movs	r3, r1
 8006576:	4689      	mov	r9, r1
 8006578:	0011      	movs	r1, r2
 800657a:	e001      	b.n	8006580 <_vsnprintf+0x3ac>
 800657c:	428b      	cmp	r3, r1
 800657e:	d003      	beq.n	8006588 <_vsnprintf+0x3b4>
 8006580:	785a      	ldrb	r2, [r3, #1]
 8006582:	3301      	adds	r3, #1
 8006584:	2a00      	cmp	r2, #0
 8006586:	d1f9      	bne.n	800657c <_vsnprintf+0x3a8>
  return (unsigned int)(s - str);
 8006588:	4649      	mov	r1, r9
 800658a:	1a5b      	subs	r3, r3, r1
 800658c:	930c      	str	r3, [sp, #48]	@ 0x30
        if (flags & FLAGS_PRECISION) {
 800658e:	2380      	movs	r3, #128	@ 0x80
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	4699      	mov	r9, r3
 8006594:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006596:	4013      	ands	r3, r2
 8006598:	930b      	str	r3, [sp, #44]	@ 0x2c
 800659a:	464b      	mov	r3, r9
 800659c:	421a      	tst	r2, r3
 800659e:	d004      	beq.n	80065aa <_vsnprintf+0x3d6>
          l = (l < precision ? l : precision);
 80065a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065a2:	4553      	cmp	r3, sl
 80065a4:	d901      	bls.n	80065aa <_vsnprintf+0x3d6>
 80065a6:	4653      	mov	r3, sl
 80065a8:	930c      	str	r3, [sp, #48]	@ 0x30
        if (!(flags & FLAGS_LEFT)) {
 80065aa:	2302      	movs	r3, #2
 80065ac:	4699      	mov	r9, r3
 80065ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065b0:	4013      	ands	r3, r2
 80065b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065b4:	464b      	mov	r3, r9
 80065b6:	4213      	tst	r3, r2
 80065b8:	d100      	bne.n	80065bc <_vsnprintf+0x3e8>
 80065ba:	e1b2      	b.n	8006922 <_vsnprintf+0x74e>
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80065bc:	4663      	mov	r3, ip
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d100      	bne.n	80065c4 <_vsnprintf+0x3f0>
 80065c2:	e194      	b.n	80068ee <_vsnprintf+0x71a>
 80065c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d100      	bne.n	80065cc <_vsnprintf+0x3f8>
 80065ca:	e14c      	b.n	8006866 <_vsnprintf+0x692>
 80065cc:	46d1      	mov	r9, sl
 80065ce:	1b0b      	subs	r3, r1, r4
 80065d0:	469a      	mov	sl, r3
 80065d2:	002b      	movs	r3, r5
 80065d4:	44a1      	add	r9, r4
 80065d6:	464d      	mov	r5, r9
            out(' ', buffer, idx++, maxlen);
 80065d8:	0022      	movs	r2, r4
 80065da:	46b9      	mov	r9, r7
 80065dc:	465f      	mov	r7, fp
 80065de:	469b      	mov	fp, r3
 80065e0:	e009      	b.n	80065f6 <_vsnprintf+0x422>
          out(*(p++), buffer, idx++, maxlen);
 80065e2:	464b      	mov	r3, r9
 80065e4:	0039      	movs	r1, r7
 80065e6:	1c54      	adds	r4, r2, #1
 80065e8:	47b0      	blx	r6
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80065ea:	4653      	mov	r3, sl
 80065ec:	5d18      	ldrb	r0, [r3, r4]
 80065ee:	2800      	cmp	r0, #0
 80065f0:	d100      	bne.n	80065f4 <_vsnprintf+0x420>
 80065f2:	e158      	b.n	80068a6 <_vsnprintf+0x6d2>
          out(*(p++), buffer, idx++, maxlen);
 80065f4:	0022      	movs	r2, r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80065f6:	4295      	cmp	r5, r2
 80065f8:	d1f3      	bne.n	80065e2 <_vsnprintf+0x40e>
 80065fa:	465b      	mov	r3, fp
 80065fc:	46bb      	mov	fp, r7
 80065fe:	464f      	mov	r7, r9
 8006600:	46a9      	mov	r9, r5
 8006602:	001d      	movs	r5, r3
 8006604:	464c      	mov	r4, r9
        if (flags & FLAGS_LEFT) {
 8006606:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006608:	2b00      	cmp	r3, #0
 800660a:	d000      	beq.n	800660e <_vsnprintf+0x43a>
 800660c:	e16f      	b.n	80068ee <_vsnprintf+0x71a>
        const char* p = va_arg(va, char*);
 800660e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006610:	930b      	str	r3, [sp, #44]	@ 0x2c
        break;
 8006612:	e605      	b.n	8006220 <_vsnprintf+0x4c>
 8006614:	4655      	mov	r5, sl
 8006616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8006618:	00a9      	lsls	r1, r5, #2
 800661a:	1949      	adds	r1, r1, r5
 800661c:	0049      	lsls	r1, r1, #1
 800661e:	3301      	adds	r3, #1
 8006620:	180d      	adds	r5, r1, r0
  while (_is_digit(**str)) {
 8006622:	7818      	ldrb	r0, [r3, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8006624:	3d30      	subs	r5, #48	@ 0x30
  while (_is_digit(**str)) {
 8006626:	0001      	movs	r1, r0
 8006628:	3930      	subs	r1, #48	@ 0x30
 800662a:	2909      	cmp	r1, #9
 800662c:	d9f4      	bls.n	8006618 <_vsnprintf+0x444>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800662e:	46aa      	mov	sl, r5
 8006630:	920a      	str	r2, [sp, #40]	@ 0x28
 8006632:	001d      	movs	r5, r3
 8006634:	1c59      	adds	r1, r3, #1
 8006636:	e61f      	b.n	8006278 <_vsnprintf+0xa4>
        const int prec = (int)va_arg(va, int);
 8006638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    switch (*format) {
 800663a:	78a8      	ldrb	r0, [r5, #2]
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800663c:	cb04      	ldmia	r3!, {r2}
        format++;
 800663e:	3502      	adds	r5, #2
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8006640:	43d1      	mvns	r1, r2
 8006642:	17c9      	asrs	r1, r1, #31
 8006644:	400a      	ands	r2, r1
 8006646:	4692      	mov	sl, r2
        const int prec = (int)va_arg(va, int);
 8006648:	930b      	str	r3, [sp, #44]	@ 0x2c
 800664a:	1c69      	adds	r1, r5, #1
 800664c:	e614      	b.n	8006278 <_vsnprintf+0xa4>
    flags &= ~FLAGS_HASH;
 800664e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006650:	2110      	movs	r1, #16
 8006652:	001a      	movs	r2, r3
 8006654:	438a      	bics	r2, r1
 8006656:	0010      	movs	r0, r2
 8006658:	3111      	adds	r1, #17
 800665a:	4308      	orrs	r0, r1
 800665c:	4681      	mov	r9, r0
  if (!(flags & FLAGS_PRECISION) || value) {
 800665e:	2080      	movs	r0, #128	@ 0x80
 8006660:	001a      	movs	r2, r3
 8006662:	00c0      	lsls	r0, r0, #3
 8006664:	4002      	ands	r2, r0
 8006666:	0011      	movs	r1, r2
 8006668:	4203      	tst	r3, r0
 800666a:	d100      	bne.n	800666e <_vsnprintf+0x49a>
 800666c:	e658      	b.n	8006320 <_vsnprintf+0x14c>
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800666e:	464b      	mov	r3, r9
 8006670:	2208      	movs	r2, #8
 8006672:	9306      	str	r3, [sp, #24]
 8006674:	4653      	mov	r3, sl
 8006676:	9205      	str	r2, [sp, #20]
 8006678:	3208      	adds	r2, #8
 800667a:	9203      	str	r2, [sp, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	9304      	str	r3, [sp, #16]
 8006680:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006682:	9202      	str	r2, [sp, #8]
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	ab18      	add	r3, sp, #96	@ 0x60
 8006688:	0022      	movs	r2, r4
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	4659      	mov	r1, fp
 800668e:	003b      	movs	r3, r7
 8006690:	0030      	movs	r0, r6
 8006692:	f7ff f89d 	bl	80057d0 <_ntoa_format>
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8006696:	4643      	mov	r3, r8
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006698:	0004      	movs	r4, r0
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800669a:	930b      	str	r3, [sp, #44]	@ 0x2c
        break;
 800669c:	e5c0      	b.n	8006220 <_vsnprintf+0x4c>
  for (s = str; *s && maxsize--; ++s);
 800669e:	2800      	cmp	r0, #0
 80066a0:	d100      	bne.n	80066a4 <_vsnprintf+0x4d0>
 80066a2:	e774      	b.n	800658e <_vsnprintf+0x3ba>
 80066a4:	4653      	mov	r3, sl
 80066a6:	3b01      	subs	r3, #1
 80066a8:	e760      	b.n	800656c <_vsnprintf+0x398>
        if (*format == 'x' || *format == 'X') {
 80066aa:	2862      	cmp	r0, #98	@ 0x62
 80066ac:	d100      	bne.n	80066b0 <_vsnprintf+0x4dc>
 80066ae:	e1dc      	b.n	8006a6a <_vsnprintf+0x896>
 80066b0:	2858      	cmp	r0, #88	@ 0x58
 80066b2:	d100      	bne.n	80066b6 <_vsnprintf+0x4e2>
 80066b4:	e1e9      	b.n	8006a8a <_vsnprintf+0x8b6>
        if (flags & FLAGS_PRECISION) {
 80066b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066b8:	2380      	movs	r3, #128	@ 0x80
 80066ba:	000a      	movs	r2, r1
 80066bc:	00db      	lsls	r3, r3, #3
 80066be:	401a      	ands	r2, r3
 80066c0:	0010      	movs	r0, r2
 80066c2:	000a      	movs	r2, r1
 80066c4:	4219      	tst	r1, r3
 80066c6:	d100      	bne.n	80066ca <_vsnprintf+0x4f6>
 80066c8:	e1ba      	b.n	8006a40 <_vsnprintf+0x86c>
          flags &= ~FLAGS_ZEROPAD;
 80066ca:	2311      	movs	r3, #17
 80066cc:	439a      	bics	r2, r3
 80066ce:	920c      	str	r2, [sp, #48]	@ 0x30
          if (flags & FLAGS_LONG_LONG) {
 80066d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80066d2:	2380      	movs	r3, #128	@ 0x80
 80066d4:	0011      	movs	r1, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4019      	ands	r1, r3
 80066da:	468c      	mov	ip, r1
 80066dc:	421a      	tst	r2, r3
 80066de:	d000      	beq.n	80066e2 <_vsnprintf+0x50e>
 80066e0:	e143      	b.n	800696a <_vsnprintf+0x796>
          else if (flags & FLAGS_LONG) {
 80066e2:	2380      	movs	r3, #128	@ 0x80
 80066e4:	0011      	movs	r1, r2
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	4019      	ands	r1, r3
 80066ea:	4689      	mov	r9, r1
            const long value = va_arg(va, long);
 80066ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80066ee:	3104      	adds	r1, #4
 80066f0:	910a      	str	r1, [sp, #40]	@ 0x28
          else if (flags & FLAGS_LONG) {
 80066f2:	421a      	tst	r2, r3
 80066f4:	d000      	beq.n	80066f8 <_vsnprintf+0x524>
 80066f6:	e28c      	b.n	8006c12 <_vsnprintf+0xa3e>
 80066f8:	0013      	movs	r3, r2
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80066fa:	065b      	lsls	r3, r3, #25
 80066fc:	d500      	bpl.n	8006700 <_vsnprintf+0x52c>
 80066fe:	e19b      	b.n	8006a38 <_vsnprintf+0x864>
 8006700:	0013      	movs	r3, r2
 8006702:	061b      	lsls	r3, r3, #24
 8006704:	d400      	bmi.n	8006708 <_vsnprintf+0x534>
 8006706:	e323      	b.n	8006d50 <_vsnprintf+0xb7c>
 8006708:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800670a:	2200      	movs	r2, #0
 800670c:	5e9b      	ldrsh	r3, [r3, r2]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800670e:	17d9      	asrs	r1, r3, #31
 8006710:	185a      	adds	r2, r3, r1
 8006712:	404a      	eors	r2, r1
 8006714:	b292      	uxth	r2, r2
 8006716:	0fd9      	lsrs	r1, r3, #31
 8006718:	910b      	str	r1, [sp, #44]	@ 0x2c
  if (!value) {
 800671a:	2b00      	cmp	r3, #0
 800671c:	d100      	bne.n	8006720 <_vsnprintf+0x54c>
 800671e:	e274      	b.n	8006c0a <_vsnprintf+0xa36>
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8006720:	0010      	movs	r0, r2
 8006722:	aa10      	add	r2, sp, #64	@ 0x40
 8006724:	4694      	mov	ip, r2
 8006726:	4642      	mov	r2, r8
 8006728:	231f      	movs	r3, #31
 800672a:	9212      	str	r2, [sp, #72]	@ 0x48
 800672c:	4652      	mov	r2, sl
 800672e:	4463      	add	r3, ip
 8006730:	46aa      	mov	sl, r5
 8006732:	9414      	str	r4, [sp, #80]	@ 0x50
 8006734:	464d      	mov	r5, r9
 8006736:	0004      	movs	r4, r0
 8006738:	46b9      	mov	r9, r7
 800673a:	46b0      	mov	r8, r6
 800673c:	001f      	movs	r7, r3
 800673e:	9213      	str	r2, [sp, #76]	@ 0x4c
 8006740:	e001      	b.n	8006746 <_vsnprintf+0x572>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006742:	2d20      	cmp	r5, #32
 8006744:	d00f      	beq.n	8006766 <_vsnprintf+0x592>
      const char digit = (char)(value % base);
 8006746:	0020      	movs	r0, r4
 8006748:	210a      	movs	r1, #10
 800674a:	f7f9 fd7f 	bl	800024c <__aeabi_uidivmod>
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800674e:	3501      	adds	r5, #1
 8006750:	197e      	adds	r6, r7, r5
 8006752:	3130      	adds	r1, #48	@ 0x30
 8006754:	7031      	strb	r1, [r6, #0]
      value /= base;
 8006756:	0020      	movs	r0, r4
 8006758:	210a      	movs	r1, #10
 800675a:	f7f9 fcf1 	bl	8000140 <__udivsi3>
 800675e:	0026      	movs	r6, r4
 8006760:	0004      	movs	r4, r0
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006762:	2e09      	cmp	r6, #9
 8006764:	d8ed      	bhi.n	8006742 <_vsnprintf+0x56e>
 8006766:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006768:	4646      	mov	r6, r8
 800676a:	4698      	mov	r8, r3
 800676c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800676e:	464f      	mov	r7, r9
 8006770:	46a9      	mov	r9, r5
 8006772:	4655      	mov	r5, sl
 8006774:	469a      	mov	sl, r3
 8006776:	9c14      	ldr	r4, [sp, #80]	@ 0x50
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006778:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800677a:	9306      	str	r3, [sp, #24]
 800677c:	4643      	mov	r3, r8
 800677e:	9305      	str	r3, [sp, #20]
 8006780:	4653      	mov	r3, sl
 8006782:	9304      	str	r3, [sp, #16]
 8006784:	230a      	movs	r3, #10
 8006786:	9303      	str	r3, [sp, #12]
 8006788:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800678a:	9302      	str	r3, [sp, #8]
 800678c:	464b      	mov	r3, r9
 800678e:	9301      	str	r3, [sp, #4]
 8006790:	ab18      	add	r3, sp, #96	@ 0x60
 8006792:	0022      	movs	r2, r4
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	4659      	mov	r1, fp
 8006798:	003b      	movs	r3, r7
 800679a:	0030      	movs	r0, r6
 800679c:	f7ff f818 	bl	80057d0 <_ntoa_format>
 80067a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067a2:	0004      	movs	r4, r0
 80067a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067a6:	e53b      	b.n	8006220 <_vsnprintf+0x4c>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 80067a8:	2320      	movs	r3, #32
 80067aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067ac:	431a      	orrs	r2, r3
 80067ae:	920a      	str	r2, [sp, #40]	@ 0x28
 80067b0:	e670      	b.n	8006494 <_vsnprintf+0x2c0>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80067b2:	2380      	movs	r3, #128	@ 0x80
 80067b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067b6:	011b      	lsls	r3, r3, #4
 80067b8:	431a      	orrs	r2, r3
 80067ba:	920a      	str	r2, [sp, #40]	@ 0x28
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80067bc:	e638      	b.n	8006430 <_vsnprintf+0x25c>
        if (*format == 'x' || *format == 'X') {
 80067be:	2878      	cmp	r0, #120	@ 0x78
 80067c0:	d000      	beq.n	80067c4 <_vsnprintf+0x5f0>
 80067c2:	e1ac      	b.n	8006b1e <_vsnprintf+0x94a>
        if (flags & FLAGS_PRECISION) {
 80067c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80067c6:	2380      	movs	r3, #128	@ 0x80
 80067c8:	0002      	movs	r2, r0
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	401a      	ands	r2, r3
 80067ce:	0011      	movs	r1, r2
 80067d0:	0002      	movs	r2, r0
 80067d2:	4218      	tst	r0, r3
 80067d4:	d100      	bne.n	80067d8 <_vsnprintf+0x604>
 80067d6:	e2cd      	b.n	8006d74 <_vsnprintf+0xba0>
          flags &= ~FLAGS_ZEROPAD;
 80067d8:	230d      	movs	r3, #13
 80067da:	439a      	bics	r2, r3
 80067dc:	0010      	movs	r0, r2
 80067de:	3303      	adds	r3, #3
 80067e0:	930a      	str	r3, [sp, #40]	@ 0x28
          if (flags & FLAGS_LONG_LONG) {
 80067e2:	2380      	movs	r3, #128	@ 0x80
 80067e4:	0002      	movs	r2, r0
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	401a      	ands	r2, r3
 80067ea:	4694      	mov	ip, r2
 80067ec:	4218      	tst	r0, r3
 80067ee:	d000      	beq.n	80067f2 <_vsnprintf+0x61e>
 80067f0:	e1a9      	b.n	8006b46 <_vsnprintf+0x972>
          else if (flags & FLAGS_LONG) {
 80067f2:	2380      	movs	r3, #128	@ 0x80
 80067f4:	0002      	movs	r2, r0
 80067f6:	005b      	lsls	r3, r3, #1
 80067f8:	401a      	ands	r2, r3
 80067fa:	4691      	mov	r9, r2
            const long value = va_arg(va, long);
 80067fc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80067fe:	3204      	adds	r2, #4
 8006800:	920c      	str	r2, [sp, #48]	@ 0x30
          else if (flags & FLAGS_LONG) {
 8006802:	4218      	tst	r0, r3
 8006804:	d000      	beq.n	8006808 <_vsnprintf+0x634>
 8006806:	e247      	b.n	8006c98 <_vsnprintf+0xac4>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8006808:	0643      	lsls	r3, r0, #25
 800680a:	d400      	bmi.n	800680e <_vsnprintf+0x63a>
 800680c:	e290      	b.n	8006d30 <_vsnprintf+0xb5c>
 800680e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	9308      	str	r3, [sp, #32]
  if (!value) {
 8006814:	2b00      	cmp	r3, #0
 8006816:	d000      	beq.n	800681a <_vsnprintf+0x646>
 8006818:	e148      	b.n	8006aac <_vsnprintf+0x8d8>
    flags &= ~FLAGS_HASH;
 800681a:	3310      	adds	r3, #16
 800681c:	4398      	bics	r0, r3
  if (!(flags & FLAGS_PRECISION) || value) {
 800681e:	2900      	cmp	r1, #0
 8006820:	d100      	bne.n	8006824 <_vsnprintf+0x650>
 8006822:	e143      	b.n	8006aac <_vsnprintf+0x8d8>
  size_t len = 0U;
 8006824:	2300      	movs	r3, #0
 8006826:	4699      	mov	r9, r3
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006828:	4643      	mov	r3, r8
 800682a:	9305      	str	r3, [sp, #20]
 800682c:	4653      	mov	r3, sl
 800682e:	9304      	str	r3, [sp, #16]
 8006830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006832:	9006      	str	r0, [sp, #24]
 8006834:	9303      	str	r3, [sp, #12]
 8006836:	2300      	movs	r3, #0
 8006838:	9302      	str	r3, [sp, #8]
 800683a:	464b      	mov	r3, r9
 800683c:	9301      	str	r3, [sp, #4]
 800683e:	ab18      	add	r3, sp, #96	@ 0x60
 8006840:	0022      	movs	r2, r4
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	4659      	mov	r1, fp
 8006846:	003b      	movs	r3, r7
 8006848:	0030      	movs	r0, r6
 800684a:	f7fe ffc1 	bl	80057d0 <_ntoa_format>
 800684e:	0004      	movs	r4, r0
 8006850:	e666      	b.n	8006520 <_vsnprintf+0x34c>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8006852:	2380      	movs	r3, #128	@ 0x80
 8006854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	431a      	orrs	r2, r3
 800685a:	920a      	str	r2, [sp, #40]	@ 0x28
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800685c:	2320      	movs	r3, #32
 800685e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006860:	431a      	orrs	r2, r3
 8006862:	920a      	str	r2, [sp, #40]	@ 0x28
 8006864:	e5e4      	b.n	8006430 <_vsnprintf+0x25c>
 8006866:	1b0b      	subs	r3, r1, r4
 8006868:	469a      	mov	sl, r3
 800686a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800686c:	4699      	mov	r9, r3
 800686e:	002b      	movs	r3, r5
 8006870:	465d      	mov	r5, fp
 8006872:	469b      	mov	fp, r3
          out(*(p++), buffer, idx++, maxlen);
 8006874:	0022      	movs	r2, r4
 8006876:	003b      	movs	r3, r7
 8006878:	0029      	movs	r1, r5
 800687a:	47b0      	blx	r6
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800687c:	4653      	mov	r3, sl
          out(*(p++), buffer, idx++, maxlen);
 800687e:	3401      	adds	r4, #1
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8006880:	5d18      	ldrb	r0, [r3, r4]
 8006882:	2800      	cmp	r0, #0
 8006884:	d1f6      	bne.n	8006874 <_vsnprintf+0x6a0>
 8006886:	464b      	mov	r3, r9
 8006888:	930c      	str	r3, [sp, #48]	@ 0x30
 800688a:	465b      	mov	r3, fp
 800688c:	46ab      	mov	fp, r5
 800688e:	001d      	movs	r5, r3
 8006890:	e6b9      	b.n	8006606 <_vsnprintf+0x432>
          flags |= FLAGS_LONG_LONG;
 8006892:	23c0      	movs	r3, #192	@ 0xc0
 8006894:	009b      	lsls	r3, r3, #2
          flags |= FLAGS_CHAR;
 8006896:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    switch (*format) {
 8006898:	78a8      	ldrb	r0, [r5, #2]
          flags |= FLAGS_CHAR;
 800689a:	431a      	orrs	r2, r3
 800689c:	920a      	str	r2, [sp, #40]	@ 0x28
          format++;
 800689e:	1ce9      	adds	r1, r5, #3
 80068a0:	e50e      	b.n	80062c0 <_vsnprintf+0xec>
          flags |= FLAGS_CHAR;
 80068a2:	23c0      	movs	r3, #192	@ 0xc0
 80068a4:	e7f7      	b.n	8006896 <_vsnprintf+0x6c2>
 80068a6:	465d      	mov	r5, fp
 80068a8:	46bb      	mov	fp, r7
 80068aa:	464f      	mov	r7, r9
 80068ac:	e6ab      	b.n	8006606 <_vsnprintf+0x432>
          while (l++ < width) {
 80068ae:	4643      	mov	r3, r8
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d800      	bhi.n	80068b6 <_vsnprintf+0x6e2>
 80068b4:	e0d1      	b.n	8006a5a <_vsnprintf+0x886>
 80068b6:	1e63      	subs	r3, r4, #1
 80068b8:	4443      	add	r3, r8
 80068ba:	46b9      	mov	r9, r7
 80068bc:	001d      	movs	r5, r3
 80068be:	465f      	mov	r7, fp
 80068c0:	46a2      	mov	sl, r4
 80068c2:	468b      	mov	fp, r1
            out(' ', buffer, idx++, maxlen);
 80068c4:	0022      	movs	r2, r4
 80068c6:	464b      	mov	r3, r9
 80068c8:	3401      	adds	r4, #1
 80068ca:	0039      	movs	r1, r7
 80068cc:	2020      	movs	r0, #32
 80068ce:	47b0      	blx	r6
          while (l++ < width) {
 80068d0:	42ac      	cmp	r4, r5
 80068d2:	d1f7      	bne.n	80068c4 <_vsnprintf+0x6f0>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80068d4:	465d      	mov	r5, fp
 80068d6:	46bb      	mov	fp, r7
 80068d8:	464f      	mov	r7, r9
 80068da:	46a1      	mov	r9, r4
 80068dc:	4654      	mov	r4, sl
 80068de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068e0:	464a      	mov	r2, r9
 80068e2:	7818      	ldrb	r0, [r3, #0]
 80068e4:	4659      	mov	r1, fp
 80068e6:	003b      	movs	r3, r7
 80068e8:	4444      	add	r4, r8
 80068ea:	47b0      	blx	r6
        if (flags & FLAGS_LEFT) {
 80068ec:	e618      	b.n	8006520 <_vsnprintf+0x34c>
          while (l++ < width) {
 80068ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068f0:	46a1      	mov	r9, r4
 80068f2:	4598      	cmp	r8, r3
 80068f4:	d800      	bhi.n	80068f8 <_vsnprintf+0x724>
 80068f6:	e68a      	b.n	800660e <_vsnprintf+0x43a>
 80068f8:	4444      	add	r4, r8
 80068fa:	1ae4      	subs	r4, r4, r3
 80068fc:	002b      	movs	r3, r5
 80068fe:	46b8      	mov	r8, r7
 8006900:	0025      	movs	r5, r4
 8006902:	465f      	mov	r7, fp
 8006904:	464c      	mov	r4, r9
 8006906:	4699      	mov	r9, r3
            out(' ', buffer, idx++, maxlen);
 8006908:	0022      	movs	r2, r4
 800690a:	4643      	mov	r3, r8
 800690c:	3401      	adds	r4, #1
 800690e:	0039      	movs	r1, r7
 8006910:	2020      	movs	r0, #32
 8006912:	47b0      	blx	r6
          while (l++ < width) {
 8006914:	42ac      	cmp	r4, r5
 8006916:	d1f7      	bne.n	8006908 <_vsnprintf+0x734>
 8006918:	002c      	movs	r4, r5
 800691a:	46bb      	mov	fp, r7
 800691c:	464d      	mov	r5, r9
 800691e:	4647      	mov	r7, r8
 8006920:	e675      	b.n	800660e <_vsnprintf+0x43a>
          while (l++ < width) {
 8006922:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006924:	4580      	cmp	r8, r0
 8006926:	d800      	bhi.n	800692a <_vsnprintf+0x756>
 8006928:	e21c      	b.n	8006d64 <_vsnprintf+0xb90>
 800692a:	4643      	mov	r3, r8
 800692c:	191a      	adds	r2, r3, r4
 800692e:	1a13      	subs	r3, r2, r0
 8006930:	4699      	mov	r9, r3
 8006932:	002b      	movs	r3, r5
 8006934:	464d      	mov	r5, r9
 8006936:	46b9      	mov	r9, r7
 8006938:	465f      	mov	r7, fp
 800693a:	469b      	mov	fp, r3
 800693c:	910c      	str	r1, [sp, #48]	@ 0x30
            out(' ', buffer, idx++, maxlen);
 800693e:	0022      	movs	r2, r4
 8006940:	464b      	mov	r3, r9
 8006942:	3401      	adds	r4, #1
 8006944:	0039      	movs	r1, r7
 8006946:	2020      	movs	r0, #32
 8006948:	47b0      	blx	r6
          while (l++ < width) {
 800694a:	42ac      	cmp	r4, r5
 800694c:	d1f7      	bne.n	800693e <_vsnprintf+0x76a>
 800694e:	4643      	mov	r3, r8
 8006950:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006952:	3301      	adds	r3, #1
 8006954:	930c      	str	r3, [sp, #48]	@ 0x30
 8006956:	780b      	ldrb	r3, [r1, #0]
 8006958:	465d      	mov	r5, fp
 800695a:	469c      	mov	ip, r3
 800695c:	46bb      	mov	fp, r7
 800695e:	464f      	mov	r7, r9
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8006960:	4660      	mov	r0, ip
 8006962:	2800      	cmp	r0, #0
 8006964:	d000      	beq.n	8006968 <_vsnprintf+0x794>
 8006966:	e62d      	b.n	80065c4 <_vsnprintf+0x3f0>
 8006968:	e651      	b.n	800660e <_vsnprintf+0x43a>
            const long long value = va_arg(va, long long);
 800696a:	2207      	movs	r2, #7
 800696c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800696e:	3307      	adds	r3, #7
 8006970:	4393      	bics	r3, r2
 8006972:	3201      	adds	r2, #1
 8006974:	4694      	mov	ip, r2
 8006976:	449c      	add	ip, r3
 8006978:	4662      	mov	r2, ip
 800697a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800697c:	cb0c      	ldmia	r3, {r2, r3}
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800697e:	0fd9      	lsrs	r1, r3, #31
 8006980:	910a      	str	r1, [sp, #40]	@ 0x28
  if (!value) {
 8006982:	0011      	movs	r1, r2
 8006984:	4319      	orrs	r1, r3
 8006986:	d05f      	beq.n	8006a48 <_vsnprintf+0x874>
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8006988:	17d9      	asrs	r1, r3, #31
 800698a:	9111      	str	r1, [sp, #68]	@ 0x44
 800698c:	9110      	str	r1, [sp, #64]	@ 0x40
 800698e:	4051      	eors	r1, r2
 8006990:	910e      	str	r1, [sp, #56]	@ 0x38
 8006992:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006994:	4059      	eors	r1, r3
 8006996:	910f      	str	r1, [sp, #60]	@ 0x3c
 8006998:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800699a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800699c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800699e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80069a0:	1a80      	subs	r0, r0, r2
 80069a2:	4199      	sbcs	r1, r3
 80069a4:	900e      	str	r0, [sp, #56]	@ 0x38
 80069a6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80069a8:	aa10      	add	r2, sp, #64	@ 0x40
  if (!(flags & FLAGS_PRECISION) || value) {
 80069aa:	2300      	movs	r3, #0
 80069ac:	4694      	mov	ip, r2
 80069ae:	4642      	mov	r2, r8
 80069b0:	4699      	mov	r9, r3
 80069b2:	9212      	str	r2, [sp, #72]	@ 0x48
 80069b4:	4652      	mov	r2, sl
 80069b6:	331f      	adds	r3, #31
 80069b8:	4463      	add	r3, ip
 80069ba:	46b0      	mov	r8, r6
 80069bc:	46aa      	mov	sl, r5
 80069be:	464e      	mov	r6, r9
 80069c0:	9414      	str	r4, [sp, #80]	@ 0x50
 80069c2:	46b9      	mov	r9, r7
 80069c4:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80069c6:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80069c8:	001f      	movs	r7, r3
 80069ca:	9213      	str	r2, [sp, #76]	@ 0x4c
 80069cc:	e001      	b.n	80069d2 <_vsnprintf+0x7fe>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80069ce:	2e20      	cmp	r6, #32
 80069d0:	d010      	beq.n	80069f4 <_vsnprintf+0x820>
      const char digit = (char)(value % base);
 80069d2:	0020      	movs	r0, r4
 80069d4:	0029      	movs	r1, r5
 80069d6:	220a      	movs	r2, #10
 80069d8:	2300      	movs	r3, #0
 80069da:	f7f9 fd83 	bl	80004e4 <__aeabi_uldivmod>
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80069de:	3601      	adds	r6, #1
 80069e0:	3230      	adds	r2, #48	@ 0x30
 80069e2:	002b      	movs	r3, r5
 80069e4:	55ba      	strb	r2, [r7, r6]
      value /= base;
 80069e6:	000d      	movs	r5, r1
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80069e8:	0022      	movs	r2, r4
      value /= base;
 80069ea:	0004      	movs	r4, r0
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d1ee      	bne.n	80069ce <_vsnprintf+0x7fa>
 80069f0:	2a09      	cmp	r2, #9
 80069f2:	d8ec      	bhi.n	80069ce <_vsnprintf+0x7fa>
 80069f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80069f6:	464f      	mov	r7, r9
 80069f8:	46b1      	mov	r9, r6
 80069fa:	4646      	mov	r6, r8
 80069fc:	4698      	mov	r8, r3
 80069fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a00:	940e      	str	r4, [sp, #56]	@ 0x38
 8006a02:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006a04:	4655      	mov	r5, sl
 8006a06:	469a      	mov	sl, r3
 8006a08:	9c14      	ldr	r4, [sp, #80]	@ 0x50
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006a0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a0c:	9306      	str	r3, [sp, #24]
 8006a0e:	4643      	mov	r3, r8
 8006a10:	9305      	str	r3, [sp, #20]
 8006a12:	4653      	mov	r3, sl
 8006a14:	9304      	str	r3, [sp, #16]
 8006a16:	230a      	movs	r3, #10
 8006a18:	9303      	str	r3, [sp, #12]
 8006a1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a1c:	9302      	str	r3, [sp, #8]
 8006a1e:	464b      	mov	r3, r9
 8006a20:	9301      	str	r3, [sp, #4]
 8006a22:	ab18      	add	r3, sp, #96	@ 0x60
 8006a24:	0022      	movs	r2, r4
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	4659      	mov	r1, fp
 8006a2a:	003b      	movs	r3, r7
 8006a2c:	0030      	movs	r0, r6
 8006a2e:	f7fe fecf 	bl	80057d0 <_ntoa_format>
 8006a32:	0004      	movs	r4, r0
 8006a34:	f7ff fbf4 	bl	8006220 <_vsnprintf+0x4c>
 8006a38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	001a      	movs	r2, r3
 8006a3e:	e66a      	b.n	8006716 <_vsnprintf+0x542>
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8006a40:	2310      	movs	r3, #16
 8006a42:	439a      	bics	r2, r3
 8006a44:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a46:	e643      	b.n	80066d0 <_vsnprintf+0x4fc>
  size_t len = 0U;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	4699      	mov	r9, r3
  if (!(flags & FLAGS_PRECISION) || value) {
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	d1dc      	bne.n	8006a0a <_vsnprintf+0x836>
 8006a50:	2200      	movs	r2, #0
 8006a52:	2300      	movs	r3, #0
 8006a54:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a56:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a58:	e7a6      	b.n	80069a8 <_vsnprintf+0x7d4>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8006a5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a5c:	0022      	movs	r2, r4
 8006a5e:	7818      	ldrb	r0, [r3, #0]
 8006a60:	4659      	mov	r1, fp
 8006a62:	003b      	movs	r3, r7
 8006a64:	47b0      	blx	r6
          while (l++ < width) {
 8006a66:	464c      	mov	r4, r9
 8006a68:	e55a      	b.n	8006520 <_vsnprintf+0x34c>
        if (flags & FLAGS_PRECISION) {
 8006a6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a6c:	2380      	movs	r3, #128	@ 0x80
 8006a6e:	0002      	movs	r2, r0
 8006a70:	00db      	lsls	r3, r3, #3
 8006a72:	401a      	ands	r2, r3
 8006a74:	0011      	movs	r1, r2
 8006a76:	4218      	tst	r0, r3
 8006a78:	d100      	bne.n	8006a7c <_vsnprintf+0x8a8>
 8006a7a:	e15f      	b.n	8006d3c <_vsnprintf+0xb68>
 8006a7c:	0002      	movs	r2, r0
          flags &= ~FLAGS_ZEROPAD;
 8006a7e:	230d      	movs	r3, #13
 8006a80:	439a      	bics	r2, r3
 8006a82:	3b0b      	subs	r3, #11
 8006a84:	0010      	movs	r0, r2
 8006a86:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a88:	e6ab      	b.n	80067e2 <_vsnprintf+0x60e>
        if (flags & FLAGS_PRECISION) {
 8006a8a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a8c:	2380      	movs	r3, #128	@ 0x80
 8006a8e:	0002      	movs	r2, r0
 8006a90:	00db      	lsls	r3, r3, #3
 8006a92:	401a      	ands	r2, r3
 8006a94:	0011      	movs	r1, r2
 8006a96:	0002      	movs	r2, r0
 8006a98:	4218      	tst	r0, r3
 8006a9a:	d100      	bne.n	8006a9e <_vsnprintf+0x8ca>
 8006a9c:	e166      	b.n	8006d6c <_vsnprintf+0xb98>
          flags &= ~FLAGS_ZEROPAD;
 8006a9e:	230d      	movs	r3, #13
 8006aa0:	2020      	movs	r0, #32
 8006aa2:	439a      	bics	r2, r3
 8006aa4:	3303      	adds	r3, #3
 8006aa6:	4310      	orrs	r0, r2
 8006aa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aaa:	e69a      	b.n	80067e2 <_vsnprintf+0x60e>
 8006aac:	2361      	movs	r3, #97	@ 0x61
 8006aae:	0682      	lsls	r2, r0, #26
 8006ab0:	d500      	bpl.n	8006ab4 <_vsnprintf+0x8e0>
 8006ab2:	2341      	movs	r3, #65	@ 0x41
 8006ab4:	b2db      	uxtb	r3, r3
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006ab6:	3b0a      	subs	r3, #10
 8006ab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006aba:	4643      	mov	r3, r8
 8006abc:	a910      	add	r1, sp, #64	@ 0x40
 8006abe:	221f      	movs	r2, #31
 8006ac0:	468c      	mov	ip, r1
 8006ac2:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ac4:	4653      	mov	r3, sl
 8006ac6:	4462      	add	r2, ip
 8006ac8:	46aa      	mov	sl, r5
 8006aca:	9414      	str	r4, [sp, #80]	@ 0x50
 8006acc:	9715      	str	r7, [sp, #84]	@ 0x54
 8006ace:	464c      	mov	r4, r9
 8006ad0:	4680      	mov	r8, r0
 8006ad2:	46b1      	mov	r9, r6
 8006ad4:	0017      	movs	r7, r2
 8006ad6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006ad8:	9d08      	ldr	r5, [sp, #32]
 8006ada:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006adc:	e008      	b.n	8006af0 <_vsnprintf+0x91c>
 8006ade:	3330      	adds	r3, #48	@ 0x30
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	3401      	adds	r4, #1
 8006ae4:	553b      	strb	r3, [r7, r4]
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006ae6:	42b5      	cmp	r5, r6
 8006ae8:	d30e      	bcc.n	8006b08 <_vsnprintf+0x934>
 8006aea:	2c20      	cmp	r4, #32
 8006aec:	d00c      	beq.n	8006b08 <_vsnprintf+0x934>
      value /= base;
 8006aee:	0005      	movs	r5, r0
      const char digit = (char)(value % base);
 8006af0:	0031      	movs	r1, r6
 8006af2:	0028      	movs	r0, r5
 8006af4:	f7f9 fbaa 	bl	800024c <__aeabi_uidivmod>
 8006af8:	b2cb      	uxtb	r3, r1
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006afa:	2909      	cmp	r1, #9
 8006afc:	d9ef      	bls.n	8006ade <_vsnprintf+0x90a>
 8006afe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b00:	4694      	mov	ip, r2
 8006b02:	4463      	add	r3, ip
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	e7ec      	b.n	8006ae2 <_vsnprintf+0x90e>
 8006b08:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4698      	mov	r8, r3
 8006b0e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006b10:	464e      	mov	r6, r9
 8006b12:	4655      	mov	r5, sl
 8006b14:	46a1      	mov	r9, r4
 8006b16:	469a      	mov	sl, r3
 8006b18:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8006b1a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8006b1c:	e684      	b.n	8006828 <_vsnprintf+0x654>
 8006b1e:	286f      	cmp	r0, #111	@ 0x6f
 8006b20:	d000      	beq.n	8006b24 <_vsnprintf+0x950>
 8006b22:	e137      	b.n	8006d94 <_vsnprintf+0xbc0>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006b24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b26:	230c      	movs	r3, #12
 8006b28:	000a      	movs	r2, r1
 8006b2a:	439a      	bics	r2, r3
        if (flags & FLAGS_PRECISION) {
 8006b2c:	2380      	movs	r3, #128	@ 0x80
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006b2e:	0010      	movs	r0, r2
        if (flags & FLAGS_PRECISION) {
 8006b30:	000a      	movs	r2, r1
 8006b32:	00db      	lsls	r3, r3, #3
 8006b34:	401a      	ands	r2, r3
 8006b36:	0011      	movs	r1, r2
 8006b38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b3a:	421a      	tst	r2, r3
 8006b3c:	d000      	beq.n	8006b40 <_vsnprintf+0x96c>
 8006b3e:	e121      	b.n	8006d84 <_vsnprintf+0xbb0>
 8006b40:	2308      	movs	r3, #8
 8006b42:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b44:	e64d      	b.n	80067e2 <_vsnprintf+0x60e>
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8006b46:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b48:	3bfa      	subs	r3, #250	@ 0xfa
 8006b4a:	3bff      	subs	r3, #255	@ 0xff
 8006b4c:	3207      	adds	r2, #7
 8006b4e:	439a      	bics	r2, r3
 8006b50:	3301      	adds	r3, #1
 8006b52:	469c      	mov	ip, r3
 8006b54:	4494      	add	ip, r2
 8006b56:	4663      	mov	r3, ip
 8006b58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b5a:	6813      	ldr	r3, [r2, #0]
 8006b5c:	6852      	ldr	r2, [r2, #4]
 8006b5e:	9308      	str	r3, [sp, #32]
  if (!value) {
 8006b60:	4313      	orrs	r3, r2
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8006b62:	9212      	str	r2, [sp, #72]	@ 0x48
  if (!value) {
 8006b64:	1e1a      	subs	r2, r3, #0
 8006b66:	d105      	bne.n	8006b74 <_vsnprintf+0x9a0>
  size_t len = 0U;
 8006b68:	2300      	movs	r3, #0
    flags &= ~FLAGS_HASH;
 8006b6a:	3210      	adds	r2, #16
  size_t len = 0U;
 8006b6c:	4699      	mov	r9, r3
    flags &= ~FLAGS_HASH;
 8006b6e:	4390      	bics	r0, r2
  if (!(flags & FLAGS_PRECISION) || value) {
 8006b70:	2900      	cmp	r1, #0
 8006b72:	d141      	bne.n	8006bf8 <_vsnprintf+0xa24>
 8006b74:	2261      	movs	r2, #97	@ 0x61
 8006b76:	0681      	lsls	r1, r0, #26
 8006b78:	d500      	bpl.n	8006b7c <_vsnprintf+0x9a8>
 8006b7a:	2241      	movs	r2, #65	@ 0x41
 8006b7c:	b2d2      	uxtb	r2, r2
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006b7e:	3a0a      	subs	r2, #10
 8006b80:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b82:	4642      	mov	r2, r8
 8006b84:	2300      	movs	r3, #0
 8006b86:	a910      	add	r1, sp, #64	@ 0x40
 8006b88:	9213      	str	r2, [sp, #76]	@ 0x4c
 8006b8a:	4652      	mov	r2, sl
 8006b8c:	468c      	mov	ip, r1
 8006b8e:	4699      	mov	r9, r3
 8006b90:	9214      	str	r2, [sp, #80]	@ 0x50
 8006b92:	331f      	adds	r3, #31
 8006b94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b96:	4463      	add	r3, ip
 8006b98:	46aa      	mov	sl, r5
 8006b9a:	9415      	str	r4, [sp, #84]	@ 0x54
 8006b9c:	9617      	str	r6, [sp, #92]	@ 0x5c
 8006b9e:	464c      	mov	r4, r9
 8006ba0:	4690      	mov	r8, r2
 8006ba2:	46b9      	mov	r9, r7
 8006ba4:	9e08      	ldr	r6, [sp, #32]
 8006ba6:	001f      	movs	r7, r3
 8006ba8:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8006baa:	9016      	str	r0, [sp, #88]	@ 0x58
 8006bac:	e00a      	b.n	8006bc4 <_vsnprintf+0x9f0>
 8006bae:	3230      	adds	r2, #48	@ 0x30
 8006bb0:	b2d2      	uxtb	r2, r2
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006bb2:	2300      	movs	r3, #0
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006bb4:	3401      	adds	r4, #1
 8006bb6:	553a      	strb	r2, [r7, r4]
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006bb8:	42ab      	cmp	r3, r5
 8006bba:	d011      	beq.n	8006be0 <_vsnprintf+0xa0c>
 8006bbc:	2c20      	cmp	r4, #32
 8006bbe:	d011      	beq.n	8006be4 <_vsnprintf+0xa10>
      value /= base;
 8006bc0:	0006      	movs	r6, r0
 8006bc2:	000d      	movs	r5, r1
      const char digit = (char)(value % base);
 8006bc4:	4642      	mov	r2, r8
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	0030      	movs	r0, r6
 8006bca:	0029      	movs	r1, r5
 8006bcc:	f7f9 fc8a 	bl	80004e4 <__aeabi_uldivmod>
 8006bd0:	b2d2      	uxtb	r2, r2
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006bd2:	2a09      	cmp	r2, #9
 8006bd4:	d9eb      	bls.n	8006bae <_vsnprintf+0x9da>
 8006bd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bd8:	469c      	mov	ip, r3
 8006bda:	4462      	add	r2, ip
 8006bdc:	b2d2      	uxtb	r2, r2
 8006bde:	e7e8      	b.n	8006bb2 <_vsnprintf+0x9de>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006be0:	45b0      	cmp	r8, r6
 8006be2:	d9eb      	bls.n	8006bbc <_vsnprintf+0x9e8>
 8006be4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006be6:	4655      	mov	r5, sl
 8006be8:	4698      	mov	r8, r3
 8006bea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bec:	464f      	mov	r7, r9
 8006bee:	469a      	mov	sl, r3
 8006bf0:	46a1      	mov	r9, r4
 8006bf2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006bf4:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8006bf6:	9c15      	ldr	r4, [sp, #84]	@ 0x54
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006bf8:	4643      	mov	r3, r8
 8006bfa:	9305      	str	r3, [sp, #20]
 8006bfc:	4653      	mov	r3, sl
 8006bfe:	9304      	str	r3, [sp, #16]
 8006c00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c02:	9006      	str	r0, [sp, #24]
 8006c04:	9303      	str	r3, [sp, #12]
 8006c06:	2300      	movs	r3, #0
 8006c08:	e708      	b.n	8006a1c <_vsnprintf+0x848>
  if (!(flags & FLAGS_PRECISION) || value) {
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d000      	beq.n	8006c10 <_vsnprintf+0xa3c>
 8006c0e:	e5b3      	b.n	8006778 <_vsnprintf+0x5a4>
 8006c10:	e587      	b.n	8006722 <_vsnprintf+0x54e>
            const long value = va_arg(va, long);
 8006c12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c14:	681b      	ldr	r3, [r3, #0]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8006c16:	0fda      	lsrs	r2, r3, #31
 8006c18:	0011      	movs	r1, r2
  if (!value) {
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d100      	bne.n	8006c20 <_vsnprintf+0xa4c>
 8006c1e:	e094      	b.n	8006d4a <_vsnprintf+0xb76>
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8006c20:	17da      	asrs	r2, r3, #31
 8006c22:	1898      	adds	r0, r3, r2
 8006c24:	4050      	eors	r0, r2
 8006c26:	aa10      	add	r2, sp, #64	@ 0x40
 8006c28:	4691      	mov	r9, r2
 8006c2a:	4642      	mov	r2, r8
 8006c2c:	231f      	movs	r3, #31
 8006c2e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006c30:	4652      	mov	r2, sl
 8006c32:	444b      	add	r3, r9
 8006c34:	46a0      	mov	r8, r4
 8006c36:	46aa      	mov	sl, r5
 8006c38:	9714      	str	r7, [sp, #80]	@ 0x50
 8006c3a:	0004      	movs	r4, r0
 8006c3c:	46b1      	mov	r9, r6
 8006c3e:	4665      	mov	r5, ip
 8006c40:	001f      	movs	r7, r3
 8006c42:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c44:	9213      	str	r2, [sp, #76]	@ 0x4c
 8006c46:	e001      	b.n	8006c4c <_vsnprintf+0xa78>
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006c48:	2d20      	cmp	r5, #32
 8006c4a:	d00f      	beq.n	8006c6c <_vsnprintf+0xa98>
      const char digit = (char)(value % base);
 8006c4c:	0020      	movs	r0, r4
 8006c4e:	210a      	movs	r1, #10
 8006c50:	f7f9 fafc 	bl	800024c <__aeabi_uidivmod>
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006c54:	3501      	adds	r5, #1
 8006c56:	197e      	adds	r6, r7, r5
 8006c58:	3130      	adds	r1, #48	@ 0x30
 8006c5a:	7031      	strb	r1, [r6, #0]
      value /= base;
 8006c5c:	0020      	movs	r0, r4
 8006c5e:	210a      	movs	r1, #10
 8006c60:	f7f9 fa6e 	bl	8000140 <__udivsi3>
 8006c64:	0026      	movs	r6, r4
 8006c66:	0004      	movs	r4, r0
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006c68:	2e09      	cmp	r6, #9
 8006c6a:	d8ed      	bhi.n	8006c48 <_vsnprintf+0xa74>
 8006c6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c6e:	4644      	mov	r4, r8
 8006c70:	4698      	mov	r8, r3
 8006c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c74:	46ac      	mov	ip, r5
 8006c76:	0019      	movs	r1, r3
 8006c78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c7a:	4655      	mov	r5, sl
 8006c7c:	464e      	mov	r6, r9
 8006c7e:	469a      	mov	sl, r3
 8006c80:	9f14      	ldr	r7, [sp, #80]	@ 0x50
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006c82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c84:	9102      	str	r1, [sp, #8]
 8006c86:	9306      	str	r3, [sp, #24]
 8006c88:	4643      	mov	r3, r8
 8006c8a:	9305      	str	r3, [sp, #20]
 8006c8c:	4653      	mov	r3, sl
 8006c8e:	9304      	str	r3, [sp, #16]
 8006c90:	230a      	movs	r3, #10
 8006c92:	9303      	str	r3, [sp, #12]
 8006c94:	4663      	mov	r3, ip
 8006c96:	e57a      	b.n	800678e <_vsnprintf+0x5ba>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8006c98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	9308      	str	r3, [sp, #32]
  if (!value) {
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <_vsnprintf+0xad6>
    flags &= ~FLAGS_HASH;
 8006ca2:	3310      	adds	r3, #16
 8006ca4:	4398      	bics	r0, r3
  if (!(flags & FLAGS_PRECISION) || value) {
 8006ca6:	2900      	cmp	r1, #0
 8006ca8:	d137      	bne.n	8006d1a <_vsnprintf+0xb46>
 8006caa:	2361      	movs	r3, #97	@ 0x61
 8006cac:	0682      	lsls	r2, r0, #26
 8006cae:	d500      	bpl.n	8006cb2 <_vsnprintf+0xade>
 8006cb0:	2341      	movs	r3, #65	@ 0x41
 8006cb2:	b2db      	uxtb	r3, r3
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006cb4:	3b0a      	subs	r3, #10
 8006cb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cb8:	4643      	mov	r3, r8
 8006cba:	a910      	add	r1, sp, #64	@ 0x40
 8006cbc:	4689      	mov	r9, r1
 8006cbe:	221f      	movs	r2, #31
 8006cc0:	9312      	str	r3, [sp, #72]	@ 0x48
 8006cc2:	4653      	mov	r3, sl
 8006cc4:	444a      	add	r2, r9
 8006cc6:	46aa      	mov	sl, r5
 8006cc8:	46b1      	mov	r9, r6
 8006cca:	9414      	str	r4, [sp, #80]	@ 0x50
 8006ccc:	9715      	str	r7, [sp, #84]	@ 0x54
 8006cce:	4664      	mov	r4, ip
 8006cd0:	4680      	mov	r8, r0
 8006cd2:	0017      	movs	r7, r2
 8006cd4:	9d08      	ldr	r5, [sp, #32]
 8006cd6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006cd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cda:	e008      	b.n	8006cee <_vsnprintf+0xb1a>
 8006cdc:	3330      	adds	r3, #48	@ 0x30
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	3401      	adds	r4, #1
 8006ce2:	553b      	strb	r3, [r7, r4]
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8006ce4:	42b5      	cmp	r5, r6
 8006ce6:	d30e      	bcc.n	8006d06 <_vsnprintf+0xb32>
 8006ce8:	2c20      	cmp	r4, #32
 8006cea:	d00c      	beq.n	8006d06 <_vsnprintf+0xb32>
      value /= base;
 8006cec:	0005      	movs	r5, r0
      const char digit = (char)(value % base);
 8006cee:	0031      	movs	r1, r6
 8006cf0:	0028      	movs	r0, r5
 8006cf2:	f7f9 faab 	bl	800024c <__aeabi_uidivmod>
 8006cf6:	b2cb      	uxtb	r3, r1
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8006cf8:	2909      	cmp	r1, #9
 8006cfa:	d9ef      	bls.n	8006cdc <_vsnprintf+0xb08>
 8006cfc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006cfe:	4694      	mov	ip, r2
 8006d00:	4463      	add	r3, ip
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	e7ec      	b.n	8006ce0 <_vsnprintf+0xb0c>
 8006d06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d08:	4640      	mov	r0, r8
 8006d0a:	4698      	mov	r8, r3
 8006d0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d0e:	4655      	mov	r5, sl
 8006d10:	464e      	mov	r6, r9
 8006d12:	469a      	mov	sl, r3
 8006d14:	46a4      	mov	ip, r4
 8006d16:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8006d18:	9c14      	ldr	r4, [sp, #80]	@ 0x50
  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8006d1a:	4643      	mov	r3, r8
 8006d1c:	9305      	str	r3, [sp, #20]
 8006d1e:	4653      	mov	r3, sl
 8006d20:	9304      	str	r3, [sp, #16]
 8006d22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d24:	9006      	str	r0, [sp, #24]
 8006d26:	9303      	str	r3, [sp, #12]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	9302      	str	r3, [sp, #8]
 8006d2c:	4663      	mov	r3, ip
 8006d2e:	e585      	b.n	800683c <_vsnprintf+0x668>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8006d30:	0603      	lsls	r3, r0, #24
 8006d32:	d513      	bpl.n	8006d5c <_vsnprintf+0xb88>
 8006d34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d36:	881b      	ldrh	r3, [r3, #0]
 8006d38:	9308      	str	r3, [sp, #32]
 8006d3a:	e56b      	b.n	8006814 <_vsnprintf+0x640>
 8006d3c:	0002      	movs	r2, r0
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006d3e:	230c      	movs	r3, #12
 8006d40:	439a      	bics	r2, r3
 8006d42:	3b0a      	subs	r3, #10
 8006d44:	0010      	movs	r0, r2
 8006d46:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d48:	e54b      	b.n	80067e2 <_vsnprintf+0x60e>
  if (!(flags & FLAGS_PRECISION) || value) {
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d199      	bne.n	8006c82 <_vsnprintf+0xaae>
 8006d4e:	e76a      	b.n	8006c26 <_vsnprintf+0xa52>
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8006d50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d52:	681b      	ldr	r3, [r3, #0]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8006d54:	17d9      	asrs	r1, r3, #31
 8006d56:	185a      	adds	r2, r3, r1
 8006d58:	404a      	eors	r2, r1
 8006d5a:	e4dc      	b.n	8006716 <_vsnprintf+0x542>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8006d5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	9308      	str	r3, [sp, #32]
 8006d62:	e557      	b.n	8006814 <_vsnprintf+0x640>
 8006d64:	0003      	movs	r3, r0
          while (l++ < width) {
 8006d66:	3301      	adds	r3, #1
 8006d68:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d6a:	e5f9      	b.n	8006960 <_vsnprintf+0x78c>
          flags |= FLAGS_UPPERCASE;
 8006d6c:	2320      	movs	r3, #32
 8006d6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d70:	431a      	orrs	r2, r3
 8006d72:	920a      	str	r2, [sp, #40]	@ 0x28
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006d74:	230c      	movs	r3, #12
 8006d76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d78:	2100      	movs	r1, #0
 8006d7a:	439a      	bics	r2, r3
 8006d7c:	3304      	adds	r3, #4
 8006d7e:	0010      	movs	r0, r2
 8006d80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d82:	e52e      	b.n	80067e2 <_vsnprintf+0x60e>
        if (flags & FLAGS_PRECISION) {
 8006d84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d86:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d88:	2308      	movs	r3, #8
 8006d8a:	930a      	str	r3, [sp, #40]	@ 0x28
          flags &= ~FLAGS_ZEROPAD;
 8006d8c:	230d      	movs	r3, #13
 8006d8e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006d90:	4398      	bics	r0, r3
        if ((*format == 'i') || (*format == 'd')) {
 8006d92:	e526      	b.n	80067e2 <_vsnprintf+0x60e>
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8006d94:	2310      	movs	r3, #16
 8006d96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d98:	439a      	bics	r2, r3
 8006d9a:	920c      	str	r2, [sp, #48]	@ 0x30
        if ((*format != 'i') && (*format != 'd')) {
 8006d9c:	2869      	cmp	r0, #105	@ 0x69
 8006d9e:	d10a      	bne.n	8006db6 <_vsnprintf+0xbe2>
        if (flags & FLAGS_PRECISION) {
 8006da0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006da2:	2380      	movs	r3, #128	@ 0x80
 8006da4:	000a      	movs	r2, r1
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	401a      	ands	r2, r3
 8006daa:	0010      	movs	r0, r2
 8006dac:	000a      	movs	r2, r1
 8006dae:	4219      	tst	r1, r3
 8006db0:	d100      	bne.n	8006db4 <_vsnprintf+0xbe0>
 8006db2:	e48d      	b.n	80066d0 <_vsnprintf+0x4fc>
 8006db4:	e489      	b.n	80066ca <_vsnprintf+0x4f6>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006db6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006db8:	231c      	movs	r3, #28
 8006dba:	000a      	movs	r2, r1
 8006dbc:	439a      	bics	r2, r3
        if (flags & FLAGS_PRECISION) {
 8006dbe:	2380      	movs	r3, #128	@ 0x80
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8006dc0:	0010      	movs	r0, r2
        if (flags & FLAGS_PRECISION) {
 8006dc2:	000a      	movs	r2, r1
 8006dc4:	00db      	lsls	r3, r3, #3
 8006dc6:	401a      	ands	r2, r3
 8006dc8:	0011      	movs	r1, r2
 8006dca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dcc:	421a      	tst	r2, r3
 8006dce:	d102      	bne.n	8006dd6 <_vsnprintf+0xc02>
          base = 10U;
 8006dd0:	230a      	movs	r3, #10
 8006dd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dd4:	e505      	b.n	80067e2 <_vsnprintf+0x60e>
 8006dd6:	230a      	movs	r3, #10
 8006dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dda:	e7d7      	b.n	8006d8c <_vsnprintf+0xbb8>

08006ddc <printf_>:
{
 8006ddc:	b40f      	push	{r0, r1, r2, r3}
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8006dde:	2201      	movs	r2, #1
{
 8006de0:	b500      	push	{lr}
 8006de2:	b085      	sub	sp, #20
 8006de4:	a906      	add	r1, sp, #24
 8006de6:	c908      	ldmia	r1!, {r3}
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8006de8:	4252      	negs	r2, r2
  va_start(va, format);
 8006dea:	9103      	str	r1, [sp, #12]
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8006dec:	9100      	str	r1, [sp, #0]
 8006dee:	4804      	ldr	r0, [pc, #16]	@ (8006e00 <printf_+0x24>)
 8006df0:	a902      	add	r1, sp, #8
 8006df2:	f7ff f9ef 	bl	80061d4 <_vsnprintf>
}
 8006df6:	b005      	add	sp, #20
 8006df8:	bc08      	pop	{r3}
 8006dfa:	b004      	add	sp, #16
 8006dfc:	4718      	bx	r3
 8006dfe:	46c0      	nop			@ (mov r8, r8)
 8006e00:	080059d9 	.word	0x080059d9

08006e04 <sprintf_>:
{
 8006e04:	b40e      	push	{r1, r2, r3}
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8006e06:	2201      	movs	r2, #1
{
 8006e08:	b530      	push	{r4, r5, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	ac07      	add	r4, sp, #28
 8006e0e:	cc08      	ldmia	r4!, {r3}
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8006e10:	4d06      	ldr	r5, [pc, #24]	@ (8006e2c <sprintf_+0x28>)
{
 8006e12:	0001      	movs	r1, r0
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8006e14:	9400      	str	r4, [sp, #0]
 8006e16:	0028      	movs	r0, r5
 8006e18:	4252      	negs	r2, r2
  va_start(va, format);
 8006e1a:	9403      	str	r4, [sp, #12]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8006e1c:	f7ff f9da 	bl	80061d4 <_vsnprintf>
}
 8006e20:	b004      	add	sp, #16
 8006e22:	bc30      	pop	{r4, r5}
 8006e24:	bc08      	pop	{r3}
 8006e26:	b003      	add	sp, #12
 8006e28:	4718      	bx	r3
 8006e2a:	46c0      	nop			@ (mov r8, r8)
 8006e2c:	08005735 	.word	0x08005735

08006e30 <snprintf_>:
{
 8006e30:	b40c      	push	{r2, r3}
 8006e32:	b530      	push	{r4, r5, lr}
 8006e34:	b085      	sub	sp, #20
 8006e36:	ac08      	add	r4, sp, #32
 8006e38:	cc08      	ldmia	r4!, {r3}
  const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 8006e3a:	4d06      	ldr	r5, [pc, #24]	@ (8006e54 <snprintf_+0x24>)
{
 8006e3c:	000a      	movs	r2, r1
  const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 8006e3e:	9400      	str	r4, [sp, #0]
 8006e40:	0001      	movs	r1, r0
 8006e42:	0028      	movs	r0, r5
  va_start(va, format);
 8006e44:	9403      	str	r4, [sp, #12]
  const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 8006e46:	f7ff f9c5 	bl	80061d4 <_vsnprintf>
}
 8006e4a:	b005      	add	sp, #20
 8006e4c:	bc30      	pop	{r4, r5}
 8006e4e:	bc08      	pop	{r3}
 8006e50:	b002      	add	sp, #8
 8006e52:	4718      	bx	r3
 8006e54:	08005735 	.word	0x08005735

08006e58 <MX_RTC_Init>:

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
 8006e58:	227f      	movs	r2, #127	@ 0x7f
{
 8006e5a:	b510      	push	{r4, lr}
  hrtc.Instance = RTC;
 8006e5c:	4c1e      	ldr	r4, [pc, #120]	@ (8006ed8 <MX_RTC_Init+0x80>)
 8006e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006edc <MX_RTC_Init+0x84>)
  hrtc.Init.AsynchPrediv = 127;
 8006e60:	60a2      	str	r2, [r4, #8]
  hrtc.Init.SynchPrediv = 255;
 8006e62:	3280      	adds	r2, #128	@ 0x80
 8006e64:	60e2      	str	r2, [r4, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006e66:	2280      	movs	r2, #128	@ 0x80
  hrtc.Instance = RTC;
 8006e68:	6023      	str	r3, [r4, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8006e6a:	2300      	movs	r3, #0
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006e6c:	05d2      	lsls	r2, r2, #23
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  hrtc.Init.BinMode = RTC_BINARY_NONE;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8006e6e:	0020      	movs	r0, r4
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8006e70:	6063      	str	r3, [r4, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8006e72:	6123      	str	r3, [r4, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8006e74:	6163      	str	r3, [r4, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006e76:	61a3      	str	r3, [r4, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006e78:	61e2      	str	r2, [r4, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8006e7a:	6223      	str	r3, [r4, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8006e7c:	6263      	str	r3, [r4, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8006e7e:	f001 fe8f 	bl	8008ba0 <HAL_RTC_Init>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d11b      	bne.n	8006ebe <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
 8006e86:	2300      	movs	r3, #0
 8006e88:	2204      	movs	r2, #4
 8006e8a:	213c      	movs	r1, #60	@ 0x3c
 8006e8c:	0020      	movs	r0, r4
 8006e8e:	f001 ff0f 	bl	8008cb0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	d11d      	bne.n	8006ed2 <MX_RTC_Init+0x7a>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006e96:	2080      	movs	r0, #128	@ 0x80
 8006e98:	2280      	movs	r2, #128	@ 0x80
 8006e9a:	4b11      	ldr	r3, [pc, #68]	@ (8006ee0 <MX_RTC_Init+0x88>)
 8006e9c:	0352      	lsls	r2, r2, #13
 8006e9e:	5819      	ldr	r1, [r3, r0]
 8006ea0:	4311      	orrs	r1, r2
 8006ea2:	5019      	str	r1, [r3, r0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006ea4:	6819      	ldr	r1, [r3, #0]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eaa:	2204      	movs	r2, #4
 8006eac:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee4 <MX_RTC_Init+0x8c>)
 8006eae:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006eb0:	21c0      	movs	r1, #192	@ 0xc0
 8006eb2:	0089      	lsls	r1, r1, #2
 8006eb4:	585a      	ldr	r2, [r3, r1]
 8006eb6:	480c      	ldr	r0, [pc, #48]	@ (8006ee8 <MX_RTC_Init+0x90>)
 8006eb8:	4002      	ands	r2, r0
 8006eba:	505a      	str	r2, [r3, r1]
      NVIC_EnableIRQ(RTC_TAMP_IRQn);
      NVIC_SetPriority(RTC_TAMP_IRQn, 0);

  /* USER CODE END RTC_Init 2 */

}
 8006ebc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006ebe:	f7fe fc37 	bl	8005730 <Error_Handler>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	2204      	movs	r2, #4
 8006ec6:	213c      	movs	r1, #60	@ 0x3c
 8006ec8:	0020      	movs	r0, r4
 8006eca:	f001 fef1 	bl	8008cb0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	d0e1      	beq.n	8006e96 <MX_RTC_Init+0x3e>
    Error_Handler();
 8006ed2:	f7fe fc2d 	bl	8005730 <Error_Handler>
 8006ed6:	e7de      	b.n	8006e96 <MX_RTC_Init+0x3e>
 8006ed8:	20000420 	.word	0x20000420
 8006edc:	40002800 	.word	0x40002800
 8006ee0:	40021800 	.word	0x40021800
 8006ee4:	e000e100 	.word	0xe000e100
 8006ee8:	ff00ffff 	.word	0xff00ffff

08006eec <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8006eec:	b510      	push	{r4, lr}
 8006eee:	0004      	movs	r4, r0
 8006ef0:	b092      	sub	sp, #72	@ 0x48

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ef2:	2244      	movs	r2, #68	@ 0x44
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	a801      	add	r0, sp, #4
 8006ef8:	f005 fe3c 	bl	800cb74 <memset>
  if(rtcHandle->Instance==RTC)
 8006efc:	4b16      	ldr	r3, [pc, #88]	@ (8006f58 <HAL_RTC_MspInit+0x6c>)
 8006efe:	6822      	ldr	r2, [r4, #0]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d001      	beq.n	8006f08 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8006f04:	b012      	add	sp, #72	@ 0x48
 8006f06:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006f08:	2380      	movs	r3, #128	@ 0x80
 8006f0a:	021b      	lsls	r3, r3, #8
 8006f0c:	9301      	str	r3, [sp, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006f0e:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006f10:	a801      	add	r0, sp, #4
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006f16:	f001 fa85 	bl	8008424 <HAL_RCCEx_PeriphCLKConfig>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	d118      	bne.n	8006f50 <HAL_RTC_MspInit+0x64>
    __HAL_RCC_RTC_ENABLE();
 8006f1e:	2190      	movs	r1, #144	@ 0x90
 8006f20:	2280      	movs	r2, #128	@ 0x80
 8006f22:	4b0e      	ldr	r3, [pc, #56]	@ (8006f5c <HAL_RTC_MspInit+0x70>)
 8006f24:	0212      	lsls	r2, r2, #8
 8006f26:	5858      	ldr	r0, [r3, r1]
 8006f28:	4302      	orrs	r2, r0
 8006f2a:	505a      	str	r2, [r3, r1]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006f2c:	2180      	movs	r1, #128	@ 0x80
 8006f2e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006f30:	00c9      	lsls	r1, r1, #3
 8006f32:	430a      	orrs	r2, r1
 8006f34:	659a      	str	r2, [r3, #88]	@ 0x58
 8006f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8006f38:	2200      	movs	r2, #0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006f3a:	400b      	ands	r3, r1
 8006f3c:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8006f3e:	2100      	movs	r1, #0
 8006f40:	2002      	movs	r0, #2
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006f42:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8006f44:	f000 fc3c 	bl	80077c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8006f48:	2002      	movs	r0, #2
 8006f4a:	f000 fc63 	bl	8007814 <HAL_NVIC_EnableIRQ>
}
 8006f4e:	e7d9      	b.n	8006f04 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8006f50:	f7fe fbee 	bl	8005730 <Error_Handler>
 8006f54:	e7e3      	b.n	8006f1e <HAL_RTC_MspInit+0x32>
 8006f56:	46c0      	nop			@ (mov r8, r8)
 8006f58:	40002800 	.word	0x40002800
 8006f5c:	40021000 	.word	0x40021000

08006f60 <MX_SPI1_Init>:

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006f60:	22e0      	movs	r2, #224	@ 0xe0
  hspi1.Instance = SPI1;
 8006f62:	4811      	ldr	r0, [pc, #68]	@ (8006fa8 <MX_SPI1_Init+0x48>)
 8006f64:	4b11      	ldr	r3, [pc, #68]	@ (8006fac <MX_SPI1_Init+0x4c>)
{
 8006f66:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8006f68:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006f6a:	2382      	movs	r3, #130	@ 0x82
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006f6c:	00d2      	lsls	r2, r2, #3
 8006f6e:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006f70:	2280      	movs	r2, #128	@ 0x80
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006f76:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006f78:	0092      	lsls	r2, r2, #2
 8006f7a:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006f7c:	3af1      	subs	r2, #241	@ 0xf1
 8006f7e:	3aff      	subs	r2, #255	@ 0xff
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006f80:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f82:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006f84:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006f86:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006f88:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006f8a:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f8c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8006f8e:	3a09      	subs	r2, #9
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006f90:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006f92:	3308      	adds	r3, #8
  hspi1.Init.CRCPolynomial = 7;
 8006f94:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006f96:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006f98:	f001 ff1c 	bl	8008dd4 <HAL_SPI_Init>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	d100      	bne.n	8006fa2 <MX_SPI1_Init+0x42>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006fa0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006fa2:	f7fe fbc5 	bl	8005730 <Error_Handler>
}
 8006fa6:	e7fb      	b.n	8006fa0 <MX_SPI1_Init+0x40>
 8006fa8:	20000450 	.word	0x20000450
 8006fac:	40013000 	.word	0x40013000

08006fb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006fb0:	b510      	push	{r4, lr}
 8006fb2:	0004      	movs	r4, r0
 8006fb4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fb6:	2214      	movs	r2, #20
 8006fb8:	2100      	movs	r1, #0
 8006fba:	a802      	add	r0, sp, #8
 8006fbc:	f005 fdda 	bl	800cb74 <memset>
  if(spiHandle->Instance==SPI1)
 8006fc0:	4b11      	ldr	r3, [pc, #68]	@ (8007008 <HAL_SPI_MspInit+0x58>)
 8006fc2:	6822      	ldr	r2, [r4, #0]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d001      	beq.n	8006fcc <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8006fc8:	b008      	add	sp, #32
 8006fca:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006fcc:	2180      	movs	r1, #128	@ 0x80
 8006fce:	4b0f      	ldr	r3, [pc, #60]	@ (800700c <HAL_SPI_MspInit+0x5c>)
 8006fd0:	0149      	lsls	r1, r1, #5
 8006fd2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	661a      	str	r2, [r3, #96]	@ 0x60
 8006fda:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fdc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006fde:	400a      	ands	r2, r1
 8006fe0:	9200      	str	r2, [sp, #0]
 8006fe2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006fe8:	4311      	orrs	r1, r2
 8006fea:	64d9      	str	r1, [r3, #76]	@ 0x4c
 8006fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fee:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ff0:	401a      	ands	r2, r3
 8006ff2:	9201      	str	r2, [sp, #4]
 8006ff4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006ff6:	22e0      	movs	r2, #224	@ 0xe0
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	9202      	str	r2, [sp, #8]
 8006ffc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006ffe:	2305      	movs	r3, #5
 8007000:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007002:	f000 fc2d 	bl	8007860 <HAL_GPIO_Init>
}
 8007006:	e7df      	b.n	8006fc8 <HAL_SPI_MspInit+0x18>
 8007008:	40013000 	.word	0x40013000
 800700c:	40021000 	.word	0x40021000

08007010 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8007010:	2180      	movs	r1, #128	@ 0x80
 8007012:	4b0a      	ldr	r3, [pc, #40]	@ (800703c <HAL_MspInit+0x2c>)
 8007014:	0549      	lsls	r1, r1, #21
 8007016:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
{
 8007018:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800701a:	430a      	orrs	r2, r1
 800701c:	659a      	str	r2, [r3, #88]	@ 0x58
 800701e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007020:	400a      	ands	r2, r1
 8007022:	9200      	str	r2, [sp, #0]
 8007024:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007026:	2201      	movs	r2, #1
 8007028:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 800702a:	4311      	orrs	r1, r2
 800702c:	6619      	str	r1, [r3, #96]	@ 0x60
 800702e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007030:	401a      	ands	r2, r3
 8007032:	9201      	str	r2, [sp, #4]
 8007034:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007036:	b002      	add	sp, #8
 8007038:	4770      	bx	lr
 800703a:	46c0      	nop			@ (mov r8, r8)
 800703c:	40021000 	.word	0x40021000

08007040 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007040:	e7fe      	b.n	8007040 <NMI_Handler>
 8007042:	46c0      	nop			@ (mov r8, r8)

08007044 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007044:	e7fe      	b.n	8007044 <HardFault_Handler>
 8007046:	46c0      	nop			@ (mov r8, r8)

08007048 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007048:	4770      	bx	lr
 800704a:	46c0      	nop			@ (mov r8, r8)

0800704c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800704c:	4770      	bx	lr
 800704e:	46c0      	nop			@ (mov r8, r8)

08007050 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007050:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007052:	f000 f969 	bl	8007328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007056:	bd10      	pop	{r4, pc}

08007058 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8007058:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800705a:	4802      	ldr	r0, [pc, #8]	@ (8007064 <RTC_TAMP_IRQHandler+0xc>)
 800705c:	f001 fea8 	bl	8008db0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8007060:	bd10      	pop	{r4, pc}
 8007062:	46c0      	nop			@ (mov r8, r8)
 8007064:	20000420 	.word	0x20000420

08007068 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8007068:	2001      	movs	r0, #1
 800706a:	4770      	bx	lr

0800706c <_kill>:

int _kill(int pid, int sig)
{
 800706c:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800706e:	f005 fe03 	bl	800cc78 <__errno>
 8007072:	2316      	movs	r3, #22
 8007074:	6003      	str	r3, [r0, #0]
  return -1;
 8007076:	2001      	movs	r0, #1
}
 8007078:	4240      	negs	r0, r0
 800707a:	bd10      	pop	{r4, pc}

0800707c <_exit>:

void _exit (int status)
{
 800707c:	b510      	push	{r4, lr}
  errno = EINVAL;
 800707e:	f005 fdfb 	bl	800cc78 <__errno>
 8007082:	2316      	movs	r3, #22
 8007084:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8007086:	e7fe      	b.n	8007086 <_exit+0xa>

08007088 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007088:	b570      	push	{r4, r5, r6, lr}
 800708a:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800708c:	dd07      	ble.n	800709e <_read+0x16>
 800708e:	000c      	movs	r4, r1
 8007090:	188d      	adds	r5, r1, r2
  {
    *ptr++ = __io_getchar();
 8007092:	e000      	b.n	8007096 <_read+0xe>
 8007094:	bf00      	nop
 8007096:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007098:	3401      	adds	r4, #1
 800709a:	42ac      	cmp	r4, r5
 800709c:	d1f9      	bne.n	8007092 <_read+0xa>
  }

  return len;
}
 800709e:	0030      	movs	r0, r6
 80070a0:	bd70      	pop	{r4, r5, r6, pc}
 80070a2:	46c0      	nop			@ (mov r8, r8)

080070a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80070a4:	b570      	push	{r4, r5, r6, lr}
 80070a6:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070a8:	dd07      	ble.n	80070ba <_write+0x16>
 80070aa:	000c      	movs	r4, r1
 80070ac:	188d      	adds	r5, r1, r2
  {
    __io_putchar(*ptr++);
 80070ae:	7820      	ldrb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070b0:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 80070b2:	e000      	b.n	80070b6 <_write+0x12>
 80070b4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070b6:	42ac      	cmp	r4, r5
 80070b8:	d1f9      	bne.n	80070ae <_write+0xa>
  }
  return len;
}
 80070ba:	0030      	movs	r0, r6
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	46c0      	nop			@ (mov r8, r8)

080070c0 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 80070c0:	2001      	movs	r0, #1
}
 80070c2:	4240      	negs	r0, r0
 80070c4:	4770      	bx	lr
 80070c6:	46c0      	nop			@ (mov r8, r8)

080070c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80070c8:	2380      	movs	r3, #128	@ 0x80
 80070ca:	019b      	lsls	r3, r3, #6
  return 0;
}
 80070cc:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80070ce:	604b      	str	r3, [r1, #4]
}
 80070d0:	4770      	bx	lr
 80070d2:	46c0      	nop			@ (mov r8, r8)

080070d4 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80070d4:	2001      	movs	r0, #1
 80070d6:	4770      	bx	lr

080070d8 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80070d8:	2000      	movs	r0, #0
 80070da:	4770      	bx	lr

080070dc <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80070dc:	490c      	ldr	r1, [pc, #48]	@ (8007110 <_sbrk+0x34>)
 80070de:	4a0d      	ldr	r2, [pc, #52]	@ (8007114 <_sbrk+0x38>)
{
 80070e0:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80070e2:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80070e4:	490c      	ldr	r1, [pc, #48]	@ (8007118 <_sbrk+0x3c>)
{
 80070e6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80070e8:	6808      	ldr	r0, [r1, #0]
 80070ea:	2800      	cmp	r0, #0
 80070ec:	d004      	beq.n	80070f8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80070ee:	18c3      	adds	r3, r0, r3
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d806      	bhi.n	8007102 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80070f4:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80070f6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80070f8:	4808      	ldr	r0, [pc, #32]	@ (800711c <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 80070fa:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 80070fc:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d9f8      	bls.n	80070f4 <_sbrk+0x18>
    errno = ENOMEM;
 8007102:	f005 fdb9 	bl	800cc78 <__errno>
 8007106:	230c      	movs	r3, #12
 8007108:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800710a:	2001      	movs	r0, #1
 800710c:	4240      	negs	r0, r0
 800710e:	e7f2      	b.n	80070f6 <_sbrk+0x1a>
 8007110:	00000400 	.word	0x00000400
 8007114:	20008000 	.word	0x20008000
 8007118:	200004b4 	.word	0x200004b4
 800711c:	200006f8 	.word	0x200006f8

08007120 <SystemInit>:

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007120:	2280      	movs	r2, #128	@ 0x80
 8007122:	4b0b      	ldr	r3, [pc, #44]	@ (8007150 <SystemInit+0x30>)
 8007124:	0512      	lsls	r2, r2, #20
 8007126:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8007128:	2280      	movs	r2, #128	@ 0x80
 800712a:	4b0a      	ldr	r3, [pc, #40]	@ (8007154 <SystemInit+0x34>)
 800712c:	589a      	ldr	r2, [r3, r2]
 800712e:	03d2      	lsls	r2, r2, #15
 8007130:	d50d      	bpl.n	800714e <SystemInit+0x2e>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 8007132:	21ff      	movs	r1, #255	@ 0xff
 8007134:	6a1a      	ldr	r2, [r3, #32]
 8007136:	400a      	ands	r2, r1
 8007138:	2acc      	cmp	r2, #204	@ 0xcc
 800713a:	d008      	beq.n	800714e <SystemInit+0x2e>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 800713c:	6a1a      	ldr	r2, [r3, #32]
 800713e:	4011      	ands	r1, r2
 8007140:	29aa      	cmp	r1, #170	@ 0xaa
 8007142:	d004      	beq.n	800714e <SystemInit+0x2e>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8007144:	2280      	movs	r2, #128	@ 0x80
 8007146:	6819      	ldr	r1, [r3, #0]
 8007148:	02d2      	lsls	r2, r2, #11
 800714a:	430a      	orrs	r2, r1
 800714c:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 800714e:	4770      	bx	lr
 8007150:	e000ed00 	.word	0xe000ed00
 8007154:	40022000 	.word	0x40022000

08007158 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007158:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800715a:	4b20      	ldr	r3, [pc, #128]	@ (80071dc <MX_USART2_UART_Init+0x84>)
 800715c:	4c20      	ldr	r4, [pc, #128]	@ (80071e0 <MX_USART2_UART_Init+0x88>)
  huart2.Init.BaudRate = 1000000;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800715e:	220c      	movs	r2, #12
  huart2.Instance = USART2;
 8007160:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 1000000;
 8007162:	4b20      	ldr	r3, [pc, #128]	@ (80071e4 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007164:	0020      	movs	r0, r4
  huart2.Init.BaudRate = 1000000;
 8007166:	6063      	str	r3, [r4, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007168:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 800716a:	6162      	str	r2, [r4, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800716c:	60a3      	str	r3, [r4, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800716e:	60e3      	str	r3, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007170:	6123      	str	r3, [r4, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007172:	61a3      	str	r3, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007174:	61e3      	str	r3, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007176:	6223      	str	r3, [r4, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007178:	6263      	str	r3, [r4, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800717a:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800717c:	f002 f886 	bl	800928c <HAL_UART_Init>
 8007180:	2800      	cmp	r0, #0
 8007182:	d111      	bne.n	80071a8 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007184:	2100      	movs	r1, #0
 8007186:	0020      	movs	r0, r4
 8007188:	f002 f9dc 	bl	8009544 <HAL_UARTEx_SetTxFifoThreshold>
 800718c:	2800      	cmp	r0, #0
 800718e:	d113      	bne.n	80071b8 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007190:	2100      	movs	r1, #0
 8007192:	0020      	movs	r0, r4
 8007194:	f002 fa26 	bl	80095e4 <HAL_UARTEx_SetRxFifoThreshold>
 8007198:	2800      	cmp	r0, #0
 800719a:	d115      	bne.n	80071c8 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800719c:	0020      	movs	r0, r4
 800719e:	f002 f9b5 	bl	800950c <HAL_UARTEx_DisableFifoMode>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d117      	bne.n	80071d6 <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80071a6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80071a8:	f7fe fac2 	bl	8005730 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80071ac:	2100      	movs	r1, #0
 80071ae:	0020      	movs	r0, r4
 80071b0:	f002 f9c8 	bl	8009544 <HAL_UARTEx_SetTxFifoThreshold>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	d0eb      	beq.n	8007190 <MX_USART2_UART_Init+0x38>
    Error_Handler();
 80071b8:	f7fe faba 	bl	8005730 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80071bc:	2100      	movs	r1, #0
 80071be:	0020      	movs	r0, r4
 80071c0:	f002 fa10 	bl	80095e4 <HAL_UARTEx_SetRxFifoThreshold>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	d0e9      	beq.n	800719c <MX_USART2_UART_Init+0x44>
    Error_Handler();
 80071c8:	f7fe fab2 	bl	8005730 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80071cc:	0020      	movs	r0, r4
 80071ce:	f002 f99d 	bl	800950c <HAL_UARTEx_DisableFifoMode>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d0e7      	beq.n	80071a6 <MX_USART2_UART_Init+0x4e>
    Error_Handler();
 80071d6:	f7fe faab 	bl	8005730 <Error_Handler>
}
 80071da:	e7e4      	b.n	80071a6 <MX_USART2_UART_Init+0x4e>
 80071dc:	40004400 	.word	0x40004400
 80071e0:	200004b8 	.word	0x200004b8
 80071e4:	000f4240 	.word	0x000f4240

080071e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80071e8:	b510      	push	{r4, lr}
 80071ea:	0004      	movs	r4, r0
 80071ec:	b098      	sub	sp, #96	@ 0x60

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071ee:	2214      	movs	r2, #20
 80071f0:	2100      	movs	r1, #0
 80071f2:	a802      	add	r0, sp, #8
 80071f4:	f005 fcbe 	bl	800cb74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80071f8:	2244      	movs	r2, #68	@ 0x44
 80071fa:	2100      	movs	r1, #0
 80071fc:	a807      	add	r0, sp, #28
 80071fe:	f005 fcb9 	bl	800cb74 <memset>
  if(uartHandle->Instance==USART2)
 8007202:	4b19      	ldr	r3, [pc, #100]	@ (8007268 <HAL_UART_MspInit+0x80>)
 8007204:	6822      	ldr	r2, [r4, #0]
 8007206:	429a      	cmp	r2, r3
 8007208:	d001      	beq.n	800720e <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800720a:	b018      	add	sp, #96	@ 0x60
 800720c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800720e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007210:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007212:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007214:	f001 f906 	bl	8008424 <HAL_RCCEx_PeriphCLKConfig>
 8007218:	2800      	cmp	r0, #0
 800721a:	d121      	bne.n	8007260 <HAL_UART_MspInit+0x78>
    __HAL_RCC_USART2_CLK_ENABLE();
 800721c:	2180      	movs	r1, #128	@ 0x80
 800721e:	4b13      	ldr	r3, [pc, #76]	@ (800726c <HAL_UART_MspInit+0x84>)
 8007220:	0289      	lsls	r1, r1, #10
 8007222:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007224:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8007226:	430a      	orrs	r2, r1
 8007228:	659a      	str	r2, [r3, #88]	@ 0x58
 800722a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800722c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 800722e:	400a      	ands	r2, r1
 8007230:	9200      	str	r2, [sp, #0]
 8007232:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007234:	2201      	movs	r2, #1
 8007236:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007238:	4311      	orrs	r1, r2
 800723a:	64d9      	str	r1, [r3, #76]	@ 0x4c
 800723c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800723e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007240:	401a      	ands	r2, r3
 8007242:	9201      	str	r2, [sp, #4]
 8007244:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007246:	220c      	movs	r2, #12
 8007248:	2302      	movs	r3, #2
 800724a:	9202      	str	r2, [sp, #8]
 800724c:	9303      	str	r3, [sp, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	2300      	movs	r3, #0
 8007252:	9204      	str	r2, [sp, #16]
 8007254:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007256:	2307      	movs	r3, #7
 8007258:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800725a:	f000 fb01 	bl	8007860 <HAL_GPIO_Init>
}
 800725e:	e7d4      	b.n	800720a <HAL_UART_MspInit+0x22>
      Error_Handler();
 8007260:	f7fe fa66 	bl	8005730 <Error_Handler>
 8007264:	e7da      	b.n	800721c <HAL_UART_MspInit+0x34>
 8007266:	46c0      	nop			@ (mov r8, r8)
 8007268:	40004400 	.word	0x40004400
 800726c:	40021000 	.word	0x40021000

08007270 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007270:	480d      	ldr	r0, [pc, #52]	@ (80072a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007272:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007274:	f7ff ff54 	bl	8007120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007278:	480c      	ldr	r0, [pc, #48]	@ (80072ac <LoopForever+0x6>)
  ldr r1, =_edata
 800727a:	490d      	ldr	r1, [pc, #52]	@ (80072b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800727c:	4a0d      	ldr	r2, [pc, #52]	@ (80072b4 <LoopForever+0xe>)
  movs r3, #0
 800727e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007280:	e002      	b.n	8007288 <LoopCopyDataInit>

08007282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007286:	3304      	adds	r3, #4

08007288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800728a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800728c:	d3f9      	bcc.n	8007282 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800728e:	4a0a      	ldr	r2, [pc, #40]	@ (80072b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007290:	4c0a      	ldr	r4, [pc, #40]	@ (80072bc <LoopForever+0x16>)
  movs r3, #0
 8007292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007294:	e001      	b.n	800729a <LoopFillZerobss>

08007296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007298:	3204      	adds	r2, #4

0800729a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800729a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800729c:	d3fb      	bcc.n	8007296 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800729e:	f005 fcf1 	bl	800cc84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80072a2:	f7fe f87d 	bl	80053a0 <main>

080072a6 <LoopForever>:

LoopForever:
  b LoopForever
 80072a6:	e7fe      	b.n	80072a6 <LoopForever>
  ldr   r0, =_estack
 80072a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80072ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80072b0:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 80072b4:	0801a680 	.word	0x0801a680
  ldr r2, =_sbss
 80072b8:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 80072bc:	200006f4 	.word	0x200006f4

080072c0 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80072c0:	e7fe      	b.n	80072c0 <ADC_COMP1_2_IRQHandler>
	...

080072c4 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80072c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007304 <HAL_InitTick+0x40>)
{
 80072c6:	b570      	push	{r4, r5, r6, lr}
  if (uwTickFreq != 0U)
 80072c8:	6819      	ldr	r1, [r3, #0]
{
 80072ca:	0004      	movs	r4, r0
  if (uwTickFreq != 0U)
 80072cc:	2900      	cmp	r1, #0
 80072ce:	d101      	bne.n	80072d4 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80072d0:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80072d2:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80072d4:	20fa      	movs	r0, #250	@ 0xfa
 80072d6:	0080      	lsls	r0, r0, #2
 80072d8:	f7f8 ff32 	bl	8000140 <__udivsi3>
 80072dc:	4d0a      	ldr	r5, [pc, #40]	@ (8007308 <HAL_InitTick+0x44>)
 80072de:	0001      	movs	r1, r0
 80072e0:	6828      	ldr	r0, [r5, #0]
 80072e2:	f7f8 ff2d 	bl	8000140 <__udivsi3>
 80072e6:	f000 faa1 	bl	800782c <HAL_SYSTICK_Config>
 80072ea:	2800      	cmp	r0, #0
 80072ec:	d1f0      	bne.n	80072d0 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80072ee:	2c03      	cmp	r4, #3
 80072f0:	d8ee      	bhi.n	80072d0 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80072f2:	3801      	subs	r0, #1
 80072f4:	2200      	movs	r2, #0
 80072f6:	0021      	movs	r1, r4
 80072f8:	f000 fa62 	bl	80077c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80072fc:	4b03      	ldr	r3, [pc, #12]	@ (800730c <HAL_InitTick+0x48>)
 80072fe:	2000      	movs	r0, #0
 8007300:	601c      	str	r4, [r3, #0]
  return status;
 8007302:	e7e6      	b.n	80072d2 <HAL_InitTick+0xe>
 8007304:	20000008 	.word	0x20000008
 8007308:	20000004 	.word	0x20000004
 800730c:	2000000c 	.word	0x2000000c

08007310 <HAL_Init>:
{
 8007310:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007312:	2003      	movs	r0, #3
 8007314:	f7ff ffd6 	bl	80072c4 <HAL_InitTick>
 8007318:	1e04      	subs	r4, r0, #0
 800731a:	d002      	beq.n	8007322 <HAL_Init+0x12>
    status = HAL_ERROR;
 800731c:	2401      	movs	r4, #1
}
 800731e:	0020      	movs	r0, r4
 8007320:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8007322:	f7ff fe75 	bl	8007010 <HAL_MspInit>
 8007326:	e7fa      	b.n	800731e <HAL_Init+0xe>

08007328 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8007328:	4a03      	ldr	r2, [pc, #12]	@ (8007338 <HAL_IncTick+0x10>)
 800732a:	4904      	ldr	r1, [pc, #16]	@ (800733c <HAL_IncTick+0x14>)
 800732c:	6813      	ldr	r3, [r2, #0]
 800732e:	6809      	ldr	r1, [r1, #0]
 8007330:	185b      	adds	r3, r3, r1
 8007332:	6013      	str	r3, [r2, #0]
}
 8007334:	4770      	bx	lr
 8007336:	46c0      	nop			@ (mov r8, r8)
 8007338:	2000054c 	.word	0x2000054c
 800733c:	20000008 	.word	0x20000008

08007340 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8007340:	4b01      	ldr	r3, [pc, #4]	@ (8007348 <HAL_GetTick+0x8>)
 8007342:	6818      	ldr	r0, [r3, #0]
}
 8007344:	4770      	bx	lr
 8007346:	46c0      	nop			@ (mov r8, r8)
 8007348:	2000054c 	.word	0x2000054c

0800734c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007350:	f7ff fff6 	bl	8007340 <HAL_GetTick>
 8007354:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007356:	1c63      	adds	r3, r4, #1
 8007358:	d002      	beq.n	8007360 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800735a:	4b04      	ldr	r3, [pc, #16]	@ (800736c <HAL_Delay+0x20>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007360:	f7ff ffee 	bl	8007340 <HAL_GetTick>
 8007364:	1b40      	subs	r0, r0, r5
 8007366:	42a0      	cmp	r0, r4
 8007368:	d3fa      	bcc.n	8007360 <HAL_Delay+0x14>
  {
  }
}
 800736a:	bd70      	pop	{r4, r5, r6, pc}
 800736c:	20000008 	.word	0x20000008

08007370 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8007370:	2102      	movs	r1, #2
 8007372:	4a02      	ldr	r2, [pc, #8]	@ (800737c <HAL_SuspendTick+0xc>)
 8007374:	6813      	ldr	r3, [r2, #0]
 8007376:	438b      	bics	r3, r1
 8007378:	6013      	str	r3, [r2, #0]
}
 800737a:	4770      	bx	lr
 800737c:	e000e010 	.word	0xe000e010

08007380 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8007380:	2102      	movs	r1, #2
 8007382:	4a02      	ldr	r2, [pc, #8]	@ (800738c <HAL_ResumeTick+0xc>)
 8007384:	6813      	ldr	r3, [r2, #0]
 8007386:	430b      	orrs	r3, r1
 8007388:	6013      	str	r3, [r2, #0]
}
 800738a:	4770      	bx	lr
 800738c:	e000e010 	.word	0xe000e010

08007390 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007392:	46d6      	mov	lr, sl
 8007394:	464f      	mov	r7, r9
 8007396:	4646      	mov	r6, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007398:	2300      	movs	r3, #0
{
 800739a:	b5c0      	push	{r6, r7, lr}
 800739c:	b082      	sub	sp, #8
 800739e:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 80073a0:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80073a2:	d02c      	beq.n	80073fe <HAL_ADC_Init+0x6e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80073a4:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80073a6:	2d00      	cmp	r5, #0
 80073a8:	d100      	bne.n	80073ac <HAL_ADC_Init+0x1c>
 80073aa:	e0cc      	b.n	8007546 <HAL_ADC_Init+0x1b6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80073ac:	2380      	movs	r3, #128	@ 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80073ae:	6825      	ldr	r5, [r4, #0]
 80073b0:	055b      	lsls	r3, r3, #21
 80073b2:	68aa      	ldr	r2, [r5, #8]
 80073b4:	421a      	tst	r2, r3
 80073b6:	d115      	bne.n	80073e4 <HAL_ADC_Init+0x54>
  MODIFY_REG(ADCx->CR,
 80073b8:	68aa      	ldr	r2, [r5, #8]
 80073ba:	497b      	ldr	r1, [pc, #492]	@ (80075a8 <HAL_ADC_Init+0x218>)
 80073bc:	400a      	ands	r2, r1
 80073be:	4313      	orrs	r3, r2
 80073c0:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80073c2:	4b7a      	ldr	r3, [pc, #488]	@ (80075ac <HAL_ADC_Init+0x21c>)
 80073c4:	497a      	ldr	r1, [pc, #488]	@ (80075b0 <HAL_ADC_Init+0x220>)
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	f7f8 feba 	bl	8000140 <__udivsi3>
 80073cc:	3001      	adds	r0, #1
 80073ce:	0040      	lsls	r0, r0, #1
 80073d0:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 80073d2:	9b01      	ldr	r3, [sp, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <HAL_ADC_Init+0x54>
    {
      wait_loop_index--;
 80073d8:	9b01      	ldr	r3, [sp, #4]
 80073da:	3b01      	subs	r3, #1
 80073dc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80073de:	9b01      	ldr	r3, [sp, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1f9      	bne.n	80073d8 <HAL_ADC_Init+0x48>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80073e4:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80073e6:	2000      	movs	r0, #0
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	d400      	bmi.n	80073ee <HAL_ADC_Init+0x5e>
 80073ec:	e09d      	b.n	800752a <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80073ee:	68ab      	ldr	r3, [r5, #8]
 80073f0:	075b      	lsls	r3, r3, #29
 80073f2:	d50b      	bpl.n	800740c <HAL_ADC_Init+0x7c>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80073f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073f6:	2210      	movs	r2, #16
 80073f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073fa:	4313      	orrs	r3, r2
 80073fc:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 80073fe:	2001      	movs	r0, #1

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8007400:	b002      	add	sp, #8
 8007402:	bce0      	pop	{r5, r6, r7}
 8007404:	46ba      	mov	sl, r7
 8007406:	46b1      	mov	r9, r6
 8007408:	46a8      	mov	r8, r5
 800740a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800740c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800740e:	06db      	lsls	r3, r3, #27
 8007410:	d4f1      	bmi.n	80073f6 <HAL_ADC_Init+0x66>
    ADC_STATE_CLR_SET(hadc->State,
 8007412:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007414:	4a67      	ldr	r2, [pc, #412]	@ (80075b4 <HAL_ADC_Init+0x224>)
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007416:	6921      	ldr	r1, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 8007418:	4013      	ands	r3, r2
 800741a:	3206      	adds	r2, #6
 800741c:	32ff      	adds	r2, #255	@ 0xff
 800741e:	4313      	orrs	r3, r2
 8007420:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007422:	68ab      	ldr	r3, [r5, #8]
 8007424:	07db      	lsls	r3, r3, #31
 8007426:	d45c      	bmi.n	80074e2 <HAL_ADC_Init+0x152>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8007428:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 800742a:	68a2      	ldr	r2, [r4, #8]
 800742c:	1e7b      	subs	r3, r7, #1
 800742e:	419f      	sbcs	r7, r3
 8007430:	68e3      	ldr	r3, [r4, #12]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8007432:	7ea6      	ldrb	r6, [r4, #26]
 8007434:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8007436:	7e23      	ldrb	r3, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8007438:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800743a:	039b      	lsls	r3, r3, #14
 800743c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800743e:	7e63      	ldrb	r3, [r4, #25]
 8007440:	03db      	lsls	r3, r3, #15
 8007442:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8007444:	0373      	lsls	r3, r6, #13
 8007446:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007448:	2900      	cmp	r1, #0
 800744a:	da00      	bge.n	800744e <HAL_ADC_Init+0xbe>
 800744c:	e09b      	b.n	8007586 <HAL_ADC_Init+0x1f6>
 800744e:	2380      	movs	r3, #128	@ 0x80
 8007450:	039b      	lsls	r3, r3, #14
 8007452:	469c      	mov	ip, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007454:	232c      	movs	r3, #44	@ 0x2c
 8007456:	5ce3      	ldrb	r3, [r4, r3]
 8007458:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800745a:	4313      	orrs	r3, r2
 800745c:	433b      	orrs	r3, r7
 800745e:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007460:	2720      	movs	r7, #32
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007462:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007464:	5de2      	ldrb	r2, [r4, r7]
 8007466:	2a01      	cmp	r2, #1
 8007468:	d100      	bne.n	800746c <HAL_ADC_Init+0xdc>
 800746a:	e090      	b.n	800758e <HAL_ADC_Init+0x1fe>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800746c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800746e:	2a00      	cmp	r2, #0
 8007470:	d005      	beq.n	800747e <HAL_ADC_Init+0xee>
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007472:	26e0      	movs	r6, #224	@ 0xe0
 8007474:	0076      	lsls	r6, r6, #1
 8007476:	4032      	ands	r2, r6
 8007478:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800747a:	4332      	orrs	r2, r6
 800747c:	4313      	orrs	r3, r2
      if (hadc->Init.OversamplingMode == ENABLE)
 800747e:	273c      	movs	r7, #60	@ 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 8007480:	68ea      	ldr	r2, [r5, #12]
 8007482:	4e4d      	ldr	r6, [pc, #308]	@ (80075b8 <HAL_ADC_Init+0x228>)
 8007484:	4032      	ands	r2, r6
 8007486:	4313      	orrs	r3, r2
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007488:	6866      	ldr	r6, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 800748a:	60eb      	str	r3, [r5, #12]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800748c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 800748e:	5de7      	ldrb	r7, [r4, r7]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007490:	0fb3      	lsrs	r3, r6, #30
 8007492:	079b      	lsls	r3, r3, #30
 8007494:	469a      	mov	sl, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 8007496:	46bc      	mov	ip, r7
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007498:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 800749a:	2f01      	cmp	r7, #1
 800749c:	d109      	bne.n	80074b2 <HAL_ADC_Init+0x122>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800749e:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 80074a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80074a2:	433b      	orrs	r3, r7
 80074a4:	431a      	orrs	r2, r3
 80074a6:	4653      	mov	r3, sl
 80074a8:	6ca7      	ldr	r7, [r4, #72]	@ 0x48
 80074aa:	433a      	orrs	r2, r7
 80074ac:	431a      	orrs	r2, r3
 80074ae:	4663      	mov	r3, ip
 80074b0:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 80074b2:	692b      	ldr	r3, [r5, #16]
 80074b4:	4f41      	ldr	r7, [pc, #260]	@ (80075bc <HAL_ADC_Init+0x22c>)
 80074b6:	403b      	ands	r3, r7
 80074b8:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80074ba:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80074bc:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80074be:	0073      	lsls	r3, r6, #1
 80074c0:	085b      	lsrs	r3, r3, #1
 80074c2:	05d2      	lsls	r2, r2, #23
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d00c      	beq.n	80074e2 <HAL_ADC_Init+0x152>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80074c8:	2380      	movs	r3, #128	@ 0x80
 80074ca:	061b      	lsls	r3, r3, #24
 80074cc:	429e      	cmp	r6, r3
 80074ce:	d008      	beq.n	80074e2 <HAL_ADC_Init+0x152>
        MODIFY_REG(ADC1_COMMON->CCR,
 80074d0:	4a3b      	ldr	r2, [pc, #236]	@ (80075c0 <HAL_ADC_Init+0x230>)
 80074d2:	4f3c      	ldr	r7, [pc, #240]	@ (80075c4 <HAL_ADC_Init+0x234>)
 80074d4:	6813      	ldr	r3, [r2, #0]
 80074d6:	403b      	ands	r3, r7
 80074d8:	27f0      	movs	r7, #240	@ 0xf0
 80074da:	03bf      	lsls	r7, r7, #14
 80074dc:	403e      	ands	r6, r7
 80074de:	4333      	orrs	r3, r6
 80074e0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->SMPR,
 80074e2:	2607      	movs	r6, #7
 80074e4:	2770      	movs	r7, #112	@ 0x70
 80074e6:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80074e8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80074ea:	43b3      	bics	r3, r6
 80074ec:	4313      	orrs	r3, r2
 80074ee:	616b      	str	r3, [r5, #20]
 80074f0:	696e      	ldr	r6, [r5, #20]
 80074f2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80074f4:	43be      	bics	r6, r7
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	4333      	orrs	r3, r6
 80074fa:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80074fc:	2900      	cmp	r1, #0
 80074fe:	d128      	bne.n	8007552 <HAL_ADC_Init+0x1c2>
      SET_BIT(hadc->Instance->CHSELR,
 8007500:	2310      	movs	r3, #16
 8007502:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8007504:	425b      	negs	r3, r3
 8007506:	430b      	orrs	r3, r1
 8007508:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800750a:	2307      	movs	r3, #7
 800750c:	6969      	ldr	r1, [r5, #20]
 800750e:	400b      	ands	r3, r1
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8007510:	429a      	cmp	r2, r3
 8007512:	d02f      	beq.n	8007574 <HAL_ADC_Init+0x1e4>
      ADC_STATE_CLR_SET(hadc->State,
 8007514:	2212      	movs	r2, #18
 8007516:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007518:	4393      	bics	r3, r2
 800751a:	3a02      	subs	r2, #2
 800751c:	4313      	orrs	r3, r2
 800751e:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007520:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8007522:	3a0f      	subs	r2, #15
 8007524:	4313      	orrs	r3, r2
 8007526:	65e3      	str	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 8007528:	e769      	b.n	80073fe <HAL_ADC_Init+0x6e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800752a:	2210      	movs	r2, #16
 800752c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 800752e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007530:	4313      	orrs	r3, r2
 8007532:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007534:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8007536:	3a0f      	subs	r2, #15
 8007538:	4313      	orrs	r3, r2
 800753a:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800753c:	68ab      	ldr	r3, [r5, #8]
 800753e:	075b      	lsls	r3, r3, #29
 8007540:	d400      	bmi.n	8007544 <HAL_ADC_Init+0x1b4>
 8007542:	e763      	b.n	800740c <HAL_ADC_Init+0x7c>
 8007544:	e756      	b.n	80073f4 <HAL_ADC_Init+0x64>
    HAL_ADC_MspInit(hadc);
 8007546:	f7fd fcf3 	bl	8004f30 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 800754a:	2354      	movs	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 800754c:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 800754e:	54e5      	strb	r5, [r4, r3]
 8007550:	e72c      	b.n	80073ac <HAL_ADC_Init+0x1c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007552:	2380      	movs	r3, #128	@ 0x80
 8007554:	039b      	lsls	r3, r3, #14
 8007556:	4299      	cmp	r1, r3
 8007558:	d1d7      	bne.n	800750a <HAL_ADC_Init+0x17a>
      MODIFY_REG(hadc->Instance->CHSELR,
 800755a:	211c      	movs	r1, #28
 800755c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800755e:	69e3      	ldr	r3, [r4, #28]
 8007560:	3b01      	subs	r3, #1
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4019      	ands	r1, r3
 8007566:	2310      	movs	r3, #16
 8007568:	425b      	negs	r3, r3
 800756a:	408b      	lsls	r3, r1
 800756c:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800756e:	430b      	orrs	r3, r1
 8007570:	62ab      	str	r3, [r5, #40]	@ 0x28
 8007572:	e7ca      	b.n	800750a <HAL_ADC_Init+0x17a>
      ADC_CLEAR_ERRORCODE(hadc);
 8007574:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8007576:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8007578:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 800757a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800757c:	4393      	bics	r3, r2
 800757e:	3a02      	subs	r2, #2
 8007580:	4313      	orrs	r3, r2
 8007582:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007584:	e73c      	b.n	8007400 <HAL_ADC_Init+0x70>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007586:	004b      	lsls	r3, r1, #1
 8007588:	085b      	lsrs	r3, r3, #1
 800758a:	469c      	mov	ip, r3
 800758c:	e762      	b.n	8007454 <HAL_ADC_Init+0xc4>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800758e:	2e00      	cmp	r6, #0
 8007590:	d103      	bne.n	800759a <HAL_ADC_Init+0x20a>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8007592:	2280      	movs	r2, #128	@ 0x80
 8007594:	0252      	lsls	r2, r2, #9
 8007596:	4313      	orrs	r3, r2
 8007598:	e768      	b.n	800746c <HAL_ADC_Init+0xdc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800759a:	6da6      	ldr	r6, [r4, #88]	@ 0x58
 800759c:	433e      	orrs	r6, r7
 800759e:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075a0:	6de6      	ldr	r6, [r4, #92]	@ 0x5c
 80075a2:	4332      	orrs	r2, r6
 80075a4:	65e2      	str	r2, [r4, #92]	@ 0x5c
 80075a6:	e761      	b.n	800746c <HAL_ADC_Init+0xdc>
 80075a8:	6fffffe8 	.word	0x6fffffe8
 80075ac:	20000004 	.word	0x20000004
 80075b0:	00030d40 	.word	0x00030d40
 80075b4:	fffffefd 	.word	0xfffffefd
 80075b8:	ffde0201 	.word	0xffde0201
 80075bc:	1ffffc02 	.word	0x1ffffc02
 80075c0:	40012708 	.word	0x40012708
 80075c4:	ffc3ffff 	.word	0xffc3ffff

080075c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80075c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ca:	4645      	mov	r5, r8
 80075cc:	46de      	mov	lr, fp
 80075ce:	4657      	mov	r7, sl
 80075d0:	464e      	mov	r6, r9
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80075d2:	2300      	movs	r3, #0
{
 80075d4:	b5e0      	push	{r5, r6, r7, lr}
 80075d6:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80075d8:	9303      	str	r3, [sp, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80075da:	3354      	adds	r3, #84	@ 0x54
{
 80075dc:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 80075de:	5cc1      	ldrb	r1, [r0, r3]
{
 80075e0:	0004      	movs	r4, r0
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80075e2:	6902      	ldr	r2, [r0, #16]
  __HAL_LOCK(hadc);
 80075e4:	2901      	cmp	r1, #1
 80075e6:	d100      	bne.n	80075ea <HAL_ADC_ConfigChannel+0x22>
 80075e8:	e093      	b.n	8007712 <HAL_ADC_ConfigChannel+0x14a>
 80075ea:	2101      	movs	r1, #1
 80075ec:	54c1      	strb	r1, [r0, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80075ee:	6806      	ldr	r6, [r0, #0]
 80075f0:	3b50      	subs	r3, #80	@ 0x50
 80075f2:	68b1      	ldr	r1, [r6, #8]
 80075f4:	420b      	tst	r3, r1
 80075f6:	d00e      	beq.n	8007616 <HAL_ADC_ConfigChannel+0x4e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075f8:	2220      	movs	r2, #32
 80075fa:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80075fc:	4313      	orrs	r3, r2
 80075fe:	6583      	str	r3, [r0, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007600:	2001      	movs	r0, #1
  }

  __HAL_UNLOCK(hadc);
 8007602:	2354      	movs	r3, #84	@ 0x54
 8007604:	2200      	movs	r2, #0
 8007606:	54e2      	strb	r2, [r4, r3]

  return tmp_hal_status;
}
 8007608:	b005      	add	sp, #20
 800760a:	bcf0      	pop	{r4, r5, r6, r7}
 800760c:	46bb      	mov	fp, r7
 800760e:	46b2      	mov	sl, r6
 8007610:	46a9      	mov	r9, r5
 8007612:	46a0      	mov	r8, r4
 8007614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8007616:	6869      	ldr	r1, [r5, #4]
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8007618:	682f      	ldr	r7, [r5, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 800761a:	4688      	mov	r8, r1
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800761c:	439a      	bics	r2, r3
    if (pConfig->Rank != ADC_RANK_NONE)
 800761e:	2902      	cmp	r1, #2
 8007620:	d057      	beq.n	80076d2 <HAL_ADC_ConfigChannel+0x10a>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007622:	2380      	movs	r3, #128	@ 0x80
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007624:	0279      	lsls	r1, r7, #9
 8007626:	0a49      	lsrs	r1, r1, #9
 8007628:	061b      	lsls	r3, r3, #24
 800762a:	429a      	cmp	r2, r3
 800762c:	d04d      	beq.n	80076ca <HAL_ADC_ConfigChannel+0x102>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800762e:	221f      	movs	r2, #31
 8007630:	4694      	mov	ip, r2
 8007632:	4642      	mov	r2, r8
 8007634:	4660      	mov	r0, ip
 8007636:	4002      	ands	r2, r0
 8007638:	4692      	mov	sl, r2
 800763a:	220f      	movs	r2, #15
 800763c:	4650      	mov	r0, sl
 800763e:	4082      	lsls	r2, r0
 8007640:	43d0      	mvns	r0, r2
 8007642:	4683      	mov	fp, r0
 8007644:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8007646:	4390      	bics	r0, r2
 8007648:	4681      	mov	r9, r0
 800764a:	2900      	cmp	r1, #0
 800764c:	d163      	bne.n	8007716 <HAL_ADC_ConfigChannel+0x14e>
 800764e:	4660      	mov	r0, ip
 8007650:	0ebb      	lsrs	r3, r7, #26
 8007652:	4018      	ands	r0, r3
 8007654:	4653      	mov	r3, sl
 8007656:	4098      	lsls	r0, r3
 8007658:	464b      	mov	r3, r9
 800765a:	4318      	orrs	r0, r3
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800765c:	4643      	mov	r3, r8
 800765e:	69e2      	ldr	r2, [r4, #28]
 8007660:	089b      	lsrs	r3, r3, #2
 8007662:	3301      	adds	r3, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007664:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007666:	4293      	cmp	r3, r2
 8007668:	d808      	bhi.n	800767c <HAL_ADC_ConfigChannel+0xb4>
  MODIFY_REG(ADCx->CHSELR,
 800766a:	4651      	mov	r1, sl
 800766c:	00bb      	lsls	r3, r7, #2
 800766e:	0f1b      	lsrs	r3, r3, #28
 8007670:	408b      	lsls	r3, r1
 8007672:	4659      	mov	r1, fp
 8007674:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8007676:	400a      	ands	r2, r1
 8007678:	4313      	orrs	r3, r2
 800767a:	62b3      	str	r3, [r6, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 800767c:	68ab      	ldr	r3, [r5, #8]
 800767e:	6971      	ldr	r1, [r6, #20]
 8007680:	023a      	lsls	r2, r7, #8
 8007682:	4847      	ldr	r0, [pc, #284]	@ (80077a0 <HAL_ADC_ConfigChannel+0x1d8>)
 8007684:	4013      	ands	r3, r2
 8007686:	4003      	ands	r3, r0
 8007688:	4391      	bics	r1, r2
 800768a:	430b      	orrs	r3, r1
 800768c:	6173      	str	r3, [r6, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800768e:	2f00      	cmp	r7, #0
 8007690:	db01      	blt.n	8007696 <HAL_ADC_ConfigChannel+0xce>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007692:	2000      	movs	r0, #0
 8007694:	e7b5      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007696:	21e0      	movs	r1, #224	@ 0xe0
 8007698:	4842      	ldr	r0, [pc, #264]	@ (80077a4 <HAL_ADC_ConfigChannel+0x1dc>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800769a:	4a43      	ldr	r2, [pc, #268]	@ (80077a8 <HAL_ADC_ConfigChannel+0x1e0>)
 800769c:	6803      	ldr	r3, [r0, #0]
 800769e:	0449      	lsls	r1, r1, #17
 80076a0:	4019      	ands	r1, r3
 80076a2:	4297      	cmp	r7, r2
 80076a4:	d057      	beq.n	8007756 <HAL_ADC_ConfigChannel+0x18e>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80076a6:	4a41      	ldr	r2, [pc, #260]	@ (80077ac <HAL_ADC_ConfigChannel+0x1e4>)
 80076a8:	4297      	cmp	r7, r2
 80076aa:	d049      	beq.n	8007740 <HAL_ADC_ConfigChannel+0x178>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80076ac:	4a40      	ldr	r2, [pc, #256]	@ (80077b0 <HAL_ADC_ConfigChannel+0x1e8>)
 80076ae:	4297      	cmp	r7, r2
 80076b0:	d1ef      	bne.n	8007692 <HAL_ADC_ConfigChannel+0xca>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80076b2:	2280      	movs	r2, #128	@ 0x80
 80076b4:	03d2      	lsls	r2, r2, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80076b6:	4213      	tst	r3, r2
 80076b8:	d1eb      	bne.n	8007692 <HAL_ADC_ConfigChannel+0xca>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80076ba:	6803      	ldr	r3, [r0, #0]
 80076bc:	4d3d      	ldr	r5, [pc, #244]	@ (80077b4 <HAL_ADC_ConfigChannel+0x1ec>)
 80076be:	402b      	ands	r3, r5
 80076c0:	430b      	orrs	r3, r1
 80076c2:	431a      	orrs	r2, r3
 80076c4:	6002      	str	r2, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80076c6:	2000      	movs	r0, #0
 80076c8:	e79b      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3a>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80076ca:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 80076cc:	430b      	orrs	r3, r1
 80076ce:	62b3      	str	r3, [r6, #40]	@ 0x28
}
 80076d0:	e7d4      	b.n	800767c <HAL_ADC_ConfigChannel+0xb4>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80076d2:	2380      	movs	r3, #128	@ 0x80
 80076d4:	061b      	lsls	r3, r3, #24
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d104      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x11c>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80076da:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 80076dc:	027a      	lsls	r2, r7, #9
 80076de:	0a52      	lsrs	r2, r2, #9
 80076e0:	4393      	bics	r3, r2
 80076e2:	62b3      	str	r3, [r6, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80076e4:	2f00      	cmp	r7, #0
 80076e6:	dad4      	bge.n	8007692 <HAL_ADC_ConfigChannel+0xca>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80076e8:	4a2e      	ldr	r2, [pc, #184]	@ (80077a4 <HAL_ADC_ConfigChannel+0x1dc>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80076ea:	492f      	ldr	r1, [pc, #188]	@ (80077a8 <HAL_ADC_ConfigChannel+0x1e0>)
 80076ec:	6813      	ldr	r3, [r2, #0]
 80076ee:	428f      	cmp	r7, r1
 80076f0:	d02c      	beq.n	800774c <HAL_ADC_ConfigChannel+0x184>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80076f2:	492e      	ldr	r1, [pc, #184]	@ (80077ac <HAL_ADC_ConfigChannel+0x1e4>)
 80076f4:	428f      	cmp	r7, r1
 80076f6:	d04d      	beq.n	8007794 <HAL_ADC_ConfigChannel+0x1cc>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80076f8:	492d      	ldr	r1, [pc, #180]	@ (80077b0 <HAL_ADC_ConfigChannel+0x1e8>)
 80076fa:	428f      	cmp	r7, r1
 80076fc:	d1c9      	bne.n	8007692 <HAL_ADC_ConfigChannel+0xca>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076fe:	20c0      	movs	r0, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007700:	6811      	ldr	r1, [r2, #0]
 8007702:	0440      	lsls	r0, r0, #17
 8007704:	4003      	ands	r3, r0
 8007706:	482b      	ldr	r0, [pc, #172]	@ (80077b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8007708:	4001      	ands	r1, r0
 800770a:	430b      	orrs	r3, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800770c:	2000      	movs	r0, #0
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	e777      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3a>
  __HAL_LOCK(hadc);
 8007712:	2002      	movs	r0, #2
 8007714:	e778      	b.n	8007608 <HAL_ADC_ConfigChannel+0x40>
  for (value >>= 1U; value != 0U; value >>= 1U)
 8007716:	087a      	lsrs	r2, r7, #1
 8007718:	d040      	beq.n	800779c <HAL_ADC_ConfigChannel+0x1d4>
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800771a:	231f      	movs	r3, #31
  for (value >>= 1U; value != 0U; value >>= 1U)
 800771c:	0038      	movs	r0, r7
    result |= value & 1U;
 800771e:	2101      	movs	r1, #1
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 8007720:	9301      	str	r3, [sp, #4]
    result |= value & 1U;
 8007722:	000b      	movs	r3, r1
    result <<= 1U;
 8007724:	0040      	lsls	r0, r0, #1
    result |= value & 1U;
 8007726:	4013      	ands	r3, r2
 8007728:	4318      	orrs	r0, r3
    s--;
 800772a:	9b01      	ldr	r3, [sp, #4]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800772c:	0852      	lsrs	r2, r2, #1
    s--;
 800772e:	3b01      	subs	r3, #1
 8007730:	9301      	str	r3, [sp, #4]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8007732:	2a00      	cmp	r2, #0
 8007734:	d1f5      	bne.n	8007722 <HAL_ADC_ConfigChannel+0x15a>
  result <<= s;                        /* shift when v's highest bits are zero */
 8007736:	4098      	lsls	r0, r3
  if (value == 0U)
 8007738:	d00b      	beq.n	8007752 <HAL_ADC_ConfigChannel+0x18a>
  return __builtin_clz(value);
 800773a:	f7f8 feb5 	bl	80004a8 <__clzsi2>
 800773e:	e789      	b.n	8007654 <HAL_ADC_ConfigChannel+0x8c>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007740:	2280      	movs	r2, #128	@ 0x80
 8007742:	0452      	lsls	r2, r2, #17
 8007744:	4213      	tst	r3, r2
 8007746:	d0b8      	beq.n	80076ba <HAL_ADC_ConfigChannel+0xf2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007748:	2000      	movs	r0, #0
 800774a:	e75a      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800774c:	20a0      	movs	r0, #160	@ 0xa0
 800774e:	6811      	ldr	r1, [r2, #0]
 8007750:	e7d7      	b.n	8007702 <HAL_ADC_ConfigChannel+0x13a>
 8007752:	2020      	movs	r0, #32
 8007754:	e77e      	b.n	8007654 <HAL_ADC_ConfigChannel+0x8c>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007756:	2280      	movs	r2, #128	@ 0x80
 8007758:	0412      	lsls	r2, r2, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800775a:	4213      	tst	r3, r2
 800775c:	d199      	bne.n	8007692 <HAL_ADC_ConfigChannel+0xca>
 800775e:	6803      	ldr	r3, [r0, #0]
 8007760:	4d14      	ldr	r5, [pc, #80]	@ (80077b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8007762:	402b      	ands	r3, r5
 8007764:	430b      	orrs	r3, r1
 8007766:	431a      	orrs	r2, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007768:	4b13      	ldr	r3, [pc, #76]	@ (80077b8 <HAL_ADC_ConfigChannel+0x1f0>)
 800776a:	6002      	str	r2, [r0, #0]
 800776c:	6818      	ldr	r0, [r3, #0]
 800776e:	4913      	ldr	r1, [pc, #76]	@ (80077bc <HAL_ADC_ConfigChannel+0x1f4>)
 8007770:	f7f8 fce6 	bl	8000140 <__udivsi3>
 8007774:	3001      	adds	r0, #1
 8007776:	0043      	lsls	r3, r0, #1
 8007778:	181b      	adds	r3, r3, r0
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d086      	beq.n	8007692 <HAL_ADC_ConfigChannel+0xca>
            wait_loop_index--;
 8007784:	9b03      	ldr	r3, [sp, #12]
 8007786:	3b01      	subs	r3, #1
 8007788:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 800778a:	9b03      	ldr	r3, [sp, #12]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1f9      	bne.n	8007784 <HAL_ADC_ConfigChannel+0x1bc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007790:	2000      	movs	r0, #0
 8007792:	e736      	b.n	8007602 <HAL_ADC_ConfigChannel+0x3a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007794:	20c0      	movs	r0, #192	@ 0xc0
 8007796:	6811      	ldr	r1, [r2, #0]
 8007798:	0400      	lsls	r0, r0, #16
 800779a:	e7b3      	b.n	8007704 <HAL_ADC_ConfigChannel+0x13c>
  result <<= s;                        /* shift when v's highest bits are zero */
 800779c:	0018      	movs	r0, r3
 800779e:	e7cc      	b.n	800773a <HAL_ADC_ConfigChannel+0x172>
 80077a0:	7fffff00 	.word	0x7fffff00
 80077a4:	40012708 	.word	0x40012708
 80077a8:	ac000800 	.word	0xac000800
 80077ac:	b4002000 	.word	0xb4002000
 80077b0:	b0001000 	.word	0xb0001000
 80077b4:	fe3fffff 	.word	0xfe3fffff
 80077b8:	20000004 	.word	0x20000004
 80077bc:	00030d40 	.word	0x00030d40

080077c0 <HAL_NVIC_SetPriority>:
 80077c0:	22ff      	movs	r2, #255	@ 0xff
 80077c2:	2303      	movs	r3, #3
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80077c4:	b510      	push	{r4, lr}
 80077c6:	0014      	movs	r4, r2
 80077c8:	4003      	ands	r3, r0
 80077ca:	00db      	lsls	r3, r3, #3
 80077cc:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80077ce:	0189      	lsls	r1, r1, #6
 80077d0:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80077d2:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80077d4:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 80077d6:	2800      	cmp	r0, #0
 80077d8:	db0b      	blt.n	80077f2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80077da:	4b0c      	ldr	r3, [pc, #48]	@ (800780c <HAL_NVIC_SetPriority+0x4c>)
 80077dc:	21c0      	movs	r1, #192	@ 0xc0
 80077de:	469c      	mov	ip, r3
 80077e0:	0880      	lsrs	r0, r0, #2
 80077e2:	0080      	lsls	r0, r0, #2
 80077e4:	4460      	add	r0, ip
 80077e6:	0089      	lsls	r1, r1, #2
 80077e8:	5843      	ldr	r3, [r0, r1]
 80077ea:	4023      	ands	r3, r4
 80077ec:	4313      	orrs	r3, r2
 80077ee:	5043      	str	r3, [r0, r1]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80077f0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80077f2:	230f      	movs	r3, #15
 80077f4:	4906      	ldr	r1, [pc, #24]	@ (8007810 <HAL_NVIC_SetPriority+0x50>)
 80077f6:	4003      	ands	r3, r0
 80077f8:	468c      	mov	ip, r1
 80077fa:	3b08      	subs	r3, #8
 80077fc:	089b      	lsrs	r3, r3, #2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4463      	add	r3, ip
 8007802:	69d9      	ldr	r1, [r3, #28]
 8007804:	400c      	ands	r4, r1
 8007806:	4314      	orrs	r4, r2
 8007808:	61dc      	str	r4, [r3, #28]
 800780a:	e7f1      	b.n	80077f0 <HAL_NVIC_SetPriority+0x30>
 800780c:	e000e100 	.word	0xe000e100
 8007810:	e000ed00 	.word	0xe000ed00

08007814 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007814:	2800      	cmp	r0, #0
 8007816:	db05      	blt.n	8007824 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007818:	221f      	movs	r2, #31
 800781a:	2301      	movs	r3, #1
 800781c:	4002      	ands	r2, r0
 800781e:	4093      	lsls	r3, r2
 8007820:	4a01      	ldr	r2, [pc, #4]	@ (8007828 <HAL_NVIC_EnableIRQ+0x14>)
 8007822:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007824:	4770      	bx	lr
 8007826:	46c0      	nop			@ (mov r8, r8)
 8007828:	e000e100 	.word	0xe000e100

0800782c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800782c:	2280      	movs	r2, #128	@ 0x80
 800782e:	1e43      	subs	r3, r0, #1
 8007830:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8007832:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007834:	4293      	cmp	r3, r2
 8007836:	d20e      	bcs.n	8007856 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007838:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800783a:	4a07      	ldr	r2, [pc, #28]	@ (8007858 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800783c:	4807      	ldr	r0, [pc, #28]	@ (800785c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800783e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007840:	6a03      	ldr	r3, [r0, #32]
 8007842:	0609      	lsls	r1, r1, #24
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	0a1b      	lsrs	r3, r3, #8
 8007848:	430b      	orrs	r3, r1
 800784a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800784c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800784e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007850:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007852:	3307      	adds	r3, #7
 8007854:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8007856:	4770      	bx	lr
 8007858:	e000e010 	.word	0xe000e010
 800785c:	e000ed00 	.word	0xe000ed00

08007860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007862:	46de      	mov	lr, fp
 8007864:	4657      	mov	r7, sl
 8007866:	464e      	mov	r6, r9
 8007868:	4645      	mov	r5, r8
 800786a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800786c:	680c      	ldr	r4, [r1, #0]
{
 800786e:	468b      	mov	fp, r1
  uint32_t position = 0x00u;
 8007870:	2300      	movs	r3, #0
{
 8007872:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007874:	2c00      	cmp	r4, #0
 8007876:	d070      	beq.n	800795a <HAL_GPIO_Init+0xfa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007878:	2201      	movs	r2, #1
 800787a:	409a      	lsls	r2, r3
 800787c:	4694      	mov	ip, r2
 800787e:	4022      	ands	r2, r4
 8007880:	4692      	mov	sl, r2

    if (iocurrent != 0x00u)
 8007882:	4662      	mov	r2, ip
 8007884:	4214      	tst	r4, r2
 8007886:	d064      	beq.n	8007952 <HAL_GPIO_Init+0xf2>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007888:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800788a:	465a      	mov	r2, fp
 800788c:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800788e:	40b9      	lsls	r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007890:	6855      	ldr	r5, [r2, #4]
 8007892:	2203      	movs	r2, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007894:	43c9      	mvns	r1, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007896:	402a      	ands	r2, r5
 8007898:	1e56      	subs	r6, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800789a:	9100      	str	r1, [sp, #0]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800789c:	2e01      	cmp	r6, #1
 800789e:	d963      	bls.n	8007968 <HAL_GPIO_Init+0x108>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80078a0:	2a03      	cmp	r2, #3
 80078a2:	d000      	beq.n	80078a6 <HAL_GPIO_Init+0x46>
 80078a4:	e0b5      	b.n	8007a12 <HAL_GPIO_Init+0x1b2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80078a6:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80078a8:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80078aa:	9900      	ldr	r1, [sp, #0]
 80078ac:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80078ae:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 80078b0:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80078b2:	22c0      	movs	r2, #192	@ 0xc0
 80078b4:	0292      	lsls	r2, r2, #10
 80078b6:	4215      	tst	r5, r2
 80078b8:	d04b      	beq.n	8007952 <HAL_GPIO_Init+0xf2>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80078ba:	2703      	movs	r7, #3
 80078bc:	260f      	movs	r6, #15
 80078be:	4965      	ldr	r1, [pc, #404]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
 80078c0:	401f      	ands	r7, r3
 80078c2:	468c      	mov	ip, r1
 80078c4:	00ff      	lsls	r7, r7, #3
 80078c6:	40be      	lsls	r6, r7
        temp = EXTI->EXTICR[position >> 2u];
 80078c8:	089a      	lsrs	r2, r3, #2
 80078ca:	0092      	lsls	r2, r2, #2
 80078cc:	4462      	add	r2, ip
 80078ce:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80078d0:	43b1      	bics	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80078d2:	26a0      	movs	r6, #160	@ 0xa0
 80078d4:	05f6      	lsls	r6, r6, #23
 80078d6:	42b0      	cmp	r0, r6
 80078d8:	d016      	beq.n	8007908 <HAL_GPIO_Init+0xa8>
 80078da:	4e5f      	ldr	r6, [pc, #380]	@ (8007a58 <HAL_GPIO_Init+0x1f8>)
 80078dc:	42b0      	cmp	r0, r6
 80078de:	d100      	bne.n	80078e2 <HAL_GPIO_Init+0x82>
 80078e0:	e0a8      	b.n	8007a34 <HAL_GPIO_Init+0x1d4>
 80078e2:	4e5e      	ldr	r6, [pc, #376]	@ (8007a5c <HAL_GPIO_Init+0x1fc>)
 80078e4:	42b0      	cmp	r0, r6
 80078e6:	d100      	bne.n	80078ea <HAL_GPIO_Init+0x8a>
 80078e8:	e0a8      	b.n	8007a3c <HAL_GPIO_Init+0x1dc>
 80078ea:	4e5d      	ldr	r6, [pc, #372]	@ (8007a60 <HAL_GPIO_Init+0x200>)
 80078ec:	42b0      	cmp	r0, r6
 80078ee:	d100      	bne.n	80078f2 <HAL_GPIO_Init+0x92>
 80078f0:	e09c      	b.n	8007a2c <HAL_GPIO_Init+0x1cc>
 80078f2:	4e5c      	ldr	r6, [pc, #368]	@ (8007a64 <HAL_GPIO_Init+0x204>)
 80078f4:	42b0      	cmp	r0, r6
 80078f6:	d100      	bne.n	80078fa <HAL_GPIO_Init+0x9a>
 80078f8:	e0a4      	b.n	8007a44 <HAL_GPIO_Init+0x1e4>
 80078fa:	4e5b      	ldr	r6, [pc, #364]	@ (8007a68 <HAL_GPIO_Init+0x208>)
 80078fc:	42b0      	cmp	r0, r6
 80078fe:	d100      	bne.n	8007902 <HAL_GPIO_Init+0xa2>
 8007900:	e0a4      	b.n	8007a4c <HAL_GPIO_Init+0x1ec>
 8007902:	2606      	movs	r6, #6
 8007904:	40be      	lsls	r6, r7
 8007906:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007908:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 800790a:	6611      	str	r1, [r2, #96]	@ 0x60
        temp &= ~(iocurrent);
 800790c:	4651      	mov	r1, sl
        temp = EXTI->RTSR1;
 800790e:	4a51      	ldr	r2, [pc, #324]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007910:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8007912:	43c9      	mvns	r1, r1
        temp = EXTI->RTSR1;
 8007914:	6812      	ldr	r2, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007916:	4235      	tst	r5, r6
 8007918:	d000      	beq.n	800791c <HAL_GPIO_Init+0xbc>
 800791a:	e077      	b.n	8007a0c <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 800791c:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800791e:	4e4d      	ldr	r6, [pc, #308]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
 8007920:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
 8007922:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007924:	2680      	movs	r6, #128	@ 0x80
 8007926:	03b6      	lsls	r6, r6, #14
 8007928:	4235      	tst	r5, r6
 800792a:	d16c      	bne.n	8007a06 <HAL_GPIO_Init+0x1a6>
        temp &= ~(iocurrent);
 800792c:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800792e:	4e49      	ldr	r6, [pc, #292]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
 8007930:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007932:	2284      	movs	r2, #132	@ 0x84
 8007934:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007936:	03af      	lsls	r7, r5, #14
 8007938:	d462      	bmi.n	8007a00 <HAL_GPIO_Init+0x1a0>
        temp &= ~(iocurrent);
 800793a:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800793c:	2784      	movs	r7, #132	@ 0x84
 800793e:	4e45      	ldr	r6, [pc, #276]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
 8007940:	51f2      	str	r2, [r6, r7]

        temp = EXTI->IMR1;
 8007942:	2280      	movs	r2, #128	@ 0x80
 8007944:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007946:	03ed      	lsls	r5, r5, #15
 8007948:	d456      	bmi.n	80079f8 <HAL_GPIO_Init+0x198>
        temp &= ~(iocurrent);
 800794a:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 800794c:	2180      	movs	r1, #128	@ 0x80
 800794e:	4d41      	ldr	r5, [pc, #260]	@ (8007a54 <HAL_GPIO_Init+0x1f4>)
 8007950:	506a      	str	r2, [r5, r1]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007952:	0022      	movs	r2, r4
      }
    }

    position++;
 8007954:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007956:	40da      	lsrs	r2, r3
 8007958:	d18e      	bne.n	8007878 <HAL_GPIO_Init+0x18>
  }
}
 800795a:	b003      	add	sp, #12
 800795c:	bcf0      	pop	{r4, r5, r6, r7}
 800795e:	46bb      	mov	fp, r7
 8007960:	46b2      	mov	sl, r6
 8007962:	46a9      	mov	r9, r5
 8007964:	46a0      	mov	r8, r4
 8007966:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8007968:	6881      	ldr	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800796a:	000e      	movs	r6, r1
 800796c:	9900      	ldr	r1, [sp, #0]
 800796e:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007970:	4659      	mov	r1, fp
 8007972:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007974:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007976:	000e      	movs	r6, r1
 8007978:	40be      	lsls	r6, r7
 800797a:	46b0      	mov	r8, r6
 800797c:	464e      	mov	r6, r9
 800797e:	4641      	mov	r1, r8
 8007980:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 8007982:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8007984:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007986:	000e      	movs	r6, r1
 8007988:	4661      	mov	r1, ip
 800798a:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 800798c:	0929      	lsrs	r1, r5, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800798e:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8007990:	000e      	movs	r6, r1
 8007992:	2101      	movs	r1, #1
 8007994:	400e      	ands	r6, r1
 8007996:	409e      	lsls	r6, r3
 8007998:	46b4      	mov	ip, r6
 800799a:	4646      	mov	r6, r8
 800799c:	4661      	mov	r1, ip
 800799e:	430e      	orrs	r6, r1
        GPIOx->OTYPER = temp;
 80079a0:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 80079a2:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80079a4:	000e      	movs	r6, r1
 80079a6:	9900      	ldr	r1, [sp, #0]
 80079a8:	400e      	ands	r6, r1
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80079aa:	4659      	mov	r1, fp
 80079ac:	6889      	ldr	r1, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80079ae:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80079b0:	000e      	movs	r6, r1
 80079b2:	40be      	lsls	r6, r7
 80079b4:	46b4      	mov	ip, r6
 80079b6:	4646      	mov	r6, r8
 80079b8:	4661      	mov	r1, ip
 80079ba:	430e      	orrs	r6, r1
        GPIOx->PUPDR = temp;
 80079bc:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80079be:	2a02      	cmp	r2, #2
 80079c0:	d000      	beq.n	80079c4 <HAL_GPIO_Init+0x164>
 80079c2:	e770      	b.n	80078a6 <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3u];
 80079c4:	08d9      	lsrs	r1, r3, #3
 80079c6:	0089      	lsls	r1, r1, #2
 80079c8:	468c      	mov	ip, r1
 80079ca:	4484      	add	ip, r0
 80079cc:	4661      	mov	r1, ip
 80079ce:	6a0e      	ldr	r6, [r1, #32]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80079d0:	2107      	movs	r1, #7
 80079d2:	4019      	ands	r1, r3
 80079d4:	0089      	lsls	r1, r1, #2
 80079d6:	4688      	mov	r8, r1
        temp = GPIOx->AFR[position >> 3u];
 80079d8:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80079da:	210f      	movs	r1, #15
 80079dc:	4646      	mov	r6, r8
 80079de:	40b1      	lsls	r1, r6
 80079e0:	9e01      	ldr	r6, [sp, #4]
 80079e2:	438e      	bics	r6, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80079e4:	4659      	mov	r1, fp
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80079e6:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 80079e8:	4646      	mov	r6, r8
 80079ea:	6909      	ldr	r1, [r1, #16]
 80079ec:	40b1      	lsls	r1, r6
 80079ee:	9e01      	ldr	r6, [sp, #4]
 80079f0:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 80079f2:	4661      	mov	r1, ip
 80079f4:	620e      	str	r6, [r1, #32]
 80079f6:	e756      	b.n	80078a6 <HAL_GPIO_Init+0x46>
          temp |= iocurrent;
 80079f8:	4651      	mov	r1, sl
 80079fa:	4311      	orrs	r1, r2
 80079fc:	000a      	movs	r2, r1
 80079fe:	e7a5      	b.n	800794c <HAL_GPIO_Init+0xec>
          temp |= iocurrent;
 8007a00:	4656      	mov	r6, sl
 8007a02:	4332      	orrs	r2, r6
 8007a04:	e79a      	b.n	800793c <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8007a06:	4656      	mov	r6, sl
 8007a08:	4332      	orrs	r2, r6
 8007a0a:	e790      	b.n	800792e <HAL_GPIO_Init+0xce>
          temp |= iocurrent;
 8007a0c:	4656      	mov	r6, sl
 8007a0e:	4332      	orrs	r2, r6
 8007a10:	e785      	b.n	800791e <HAL_GPIO_Init+0xbe>
 8007a12:	000e      	movs	r6, r1
        temp = GPIOx->PUPDR;
 8007a14:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8007a16:	4031      	ands	r1, r6
 8007a18:	4688      	mov	r8, r1
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8007a1a:	4659      	mov	r1, fp
 8007a1c:	6889      	ldr	r1, [r1, #8]
 8007a1e:	40b9      	lsls	r1, r7
 8007a20:	468c      	mov	ip, r1
 8007a22:	4641      	mov	r1, r8
 8007a24:	4666      	mov	r6, ip
 8007a26:	4331      	orrs	r1, r6
        GPIOx->PUPDR = temp;
 8007a28:	60c1      	str	r1, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a2a:	e73c      	b.n	80078a6 <HAL_GPIO_Init+0x46>
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8007a2c:	2603      	movs	r6, #3
 8007a2e:	40be      	lsls	r6, r7
 8007a30:	4331      	orrs	r1, r6
 8007a32:	e769      	b.n	8007908 <HAL_GPIO_Init+0xa8>
 8007a34:	2601      	movs	r6, #1
 8007a36:	40be      	lsls	r6, r7
 8007a38:	4331      	orrs	r1, r6
 8007a3a:	e765      	b.n	8007908 <HAL_GPIO_Init+0xa8>
 8007a3c:	2602      	movs	r6, #2
 8007a3e:	40be      	lsls	r6, r7
 8007a40:	4331      	orrs	r1, r6
 8007a42:	e761      	b.n	8007908 <HAL_GPIO_Init+0xa8>
 8007a44:	2604      	movs	r6, #4
 8007a46:	40be      	lsls	r6, r7
 8007a48:	4331      	orrs	r1, r6
 8007a4a:	e75d      	b.n	8007908 <HAL_GPIO_Init+0xa8>
 8007a4c:	2605      	movs	r6, #5
 8007a4e:	40be      	lsls	r6, r7
 8007a50:	4331      	orrs	r1, r6
 8007a52:	e759      	b.n	8007908 <HAL_GPIO_Init+0xa8>
 8007a54:	40021800 	.word	0x40021800
 8007a58:	50000400 	.word	0x50000400
 8007a5c:	50000800 	.word	0x50000800
 8007a60:	50000c00 	.word	0x50000c00
 8007a64:	50001000 	.word	0x50001000
 8007a68:	50001400 	.word	0x50001400

08007a6c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a6c:	2a00      	cmp	r2, #0
 8007a6e:	d001      	beq.n	8007a74 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a70:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a72:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a74:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8007a76:	e7fc      	b.n	8007a72 <HAL_GPIO_WritePin+0x6>

08007a78 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007a78:	2380      	movs	r3, #128	@ 0x80
{
 8007a7a:	b510      	push	{r4, lr}
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4298      	cmp	r0, r3
 8007a80:	d00f      	beq.n	8007aa2 <HAL_PWREx_ControlVoltageScaling+0x2a>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a82:	22c0      	movs	r2, #192	@ 0xc0
 8007a84:	491a      	ldr	r1, [pc, #104]	@ (8007af0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007a86:	00d2      	lsls	r2, r2, #3
 8007a88:	680b      	ldr	r3, [r1, #0]
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	2280      	movs	r2, #128	@ 0x80
 8007a8e:	00d2      	lsls	r2, r2, #3
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d004      	beq.n	8007a9e <HAL_PWREx_ControlVoltageScaling+0x26>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007a94:	680b      	ldr	r3, [r1, #0]
 8007a96:	4817      	ldr	r0, [pc, #92]	@ (8007af4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007a98:	4003      	ands	r3, r0
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	600a      	str	r2, [r1, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8007a9e:	2000      	movs	r0, #0
}
 8007aa0:	bd10      	pop	{r4, pc}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007aa2:	22c0      	movs	r2, #192	@ 0xc0
 8007aa4:	4c12      	ldr	r4, [pc, #72]	@ (8007af0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007aa6:	00d2      	lsls	r2, r2, #3
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	4013      	ands	r3, r2
 8007aac:	4283      	cmp	r3, r0
 8007aae:	d0f6      	beq.n	8007a9e <HAL_PWREx_ControlVoltageScaling+0x26>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	4a10      	ldr	r2, [pc, #64]	@ (8007af4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ab4:	4910      	ldr	r1, [pc, #64]	@ (8007af8 <HAL_PWREx_ControlVoltageScaling+0x80>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	4318      	orrs	r0, r3
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007aba:	4b10      	ldr	r3, [pc, #64]	@ (8007afc <HAL_PWREx_ControlVoltageScaling+0x84>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007abc:	6020      	str	r0, [r4, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	2332      	movs	r3, #50	@ 0x32
 8007ac2:	4358      	muls	r0, r3
 8007ac4:	f7f8 fb3c 	bl	8000140 <__udivsi3>
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ac8:	2280      	movs	r2, #128	@ 0x80
 8007aca:	6963      	ldr	r3, [r4, #20]
 8007acc:	00d2      	lsls	r2, r2, #3
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ace:	3001      	adds	r0, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ad0:	4213      	tst	r3, r2
 8007ad2:	d102      	bne.n	8007ada <HAL_PWREx_ControlVoltageScaling+0x62>
 8007ad4:	e005      	b.n	8007ae2 <HAL_PWREx_ControlVoltageScaling+0x6a>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	d003      	beq.n	8007ae2 <HAL_PWREx_ControlVoltageScaling+0x6a>
 8007ada:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8007adc:	3801      	subs	r0, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ade:	4213      	tst	r3, r2
 8007ae0:	d1f9      	bne.n	8007ad6 <HAL_PWREx_ControlVoltageScaling+0x5e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ae2:	4b03      	ldr	r3, [pc, #12]	@ (8007af0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007ae4:	695b      	ldr	r3, [r3, #20]
 8007ae6:	055b      	lsls	r3, r3, #21
 8007ae8:	d5d9      	bpl.n	8007a9e <HAL_PWREx_ControlVoltageScaling+0x26>
        return HAL_TIMEOUT;
 8007aea:	2003      	movs	r0, #3
 8007aec:	e7d8      	b.n	8007aa0 <HAL_PWREx_ControlVoltageScaling+0x28>
 8007aee:	46c0      	nop			@ (mov r8, r8)
 8007af0:	40007000 	.word	0x40007000
 8007af4:	fffff9ff 	.word	0xfffff9ff
 8007af8:	000f4240 	.word	0x000f4240
 8007afc:	20000004 	.word	0x20000004

08007b00 <HAL_PWREx_GetVoltageRange>:
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8007b00:	4b02      	ldr	r3, [pc, #8]	@ (8007b0c <HAL_PWREx_GetVoltageRange+0xc>)
 8007b02:	6818      	ldr	r0, [r3, #0]
 8007b04:	23c0      	movs	r3, #192	@ 0xc0
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	4018      	ands	r0, r3
}
 8007b0a:	4770      	bx	lr
 8007b0c:	40007000 	.word	0x40007000

08007b10 <RCC_SetFlashLatencyFromMSIRange>:
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007b10:	2380      	movs	r3, #128	@ 0x80
{
 8007b12:	b530      	push	{r4, r5, lr}
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007b14:	4d1e      	ldr	r5, [pc, #120]	@ (8007b90 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8007b16:	055b      	lsls	r3, r3, #21
 8007b18:	6daa      	ldr	r2, [r5, #88]	@ 0x58
{
 8007b1a:	0004      	movs	r4, r0
 8007b1c:	b083      	sub	sp, #12
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007b1e:	421a      	tst	r2, r3
 8007b20:	d016      	beq.n	8007b50 <RCC_SetFlashLatencyFromMSIRange+0x40>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007b22:	f7ff ffed 	bl	8007b00 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b26:	2380      	movs	r3, #128	@ 0x80
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4298      	cmp	r0, r3
 8007b2c:	d021      	beq.n	8007b72 <RCC_SetFlashLatencyFromMSIRange+0x62>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007b2e:	2102      	movs	r1, #2
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8007b30:	2c7f      	cmp	r4, #127	@ 0x7f
 8007b32:	d929      	bls.n	8007b88 <RCC_SetFlashLatencyFromMSIRange+0x78>
      latency = FLASH_LATENCY_0; /* 0WS */
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007b34:	2007      	movs	r0, #7
 8007b36:	4a17      	ldr	r2, [pc, #92]	@ (8007b94 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8007b38:	6813      	ldr	r3, [r2, #0]
 8007b3a:	4383      	bics	r3, r0
 8007b3c:	430b      	orrs	r3, r1
 8007b3e:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007b40:	6813      	ldr	r3, [r2, #0]
 8007b42:	4018      	ands	r0, r3
 8007b44:	1a40      	subs	r0, r0, r1
 8007b46:	1e43      	subs	r3, r0, #1
 8007b48:	4198      	sbcs	r0, r3
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8007b4a:	b2c0      	uxtb	r0, r0
 8007b4c:	b003      	add	sp, #12
 8007b4e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b50:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 8007b52:	431a      	orrs	r2, r3
 8007b54:	65aa      	str	r2, [r5, #88]	@ 0x58
 8007b56:	6daa      	ldr	r2, [r5, #88]	@ 0x58
 8007b58:	4013      	ands	r3, r2
 8007b5a:	9301      	str	r3, [sp, #4]
 8007b5c:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8007b5e:	f7ff ffcf 	bl	8007b00 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8007b62:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8007b64:	4a0c      	ldr	r2, [pc, #48]	@ (8007b98 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8007b66:	4013      	ands	r3, r2
 8007b68:	65ab      	str	r3, [r5, #88]	@ 0x58
  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b6a:	2380      	movs	r3, #128	@ 0x80
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	4298      	cmp	r0, r3
 8007b70:	d1dd      	bne.n	8007b2e <RCC_SetFlashLatencyFromMSIRange+0x1e>
      latency = FLASH_LATENCY_0; /* 0WS */
 8007b72:	2100      	movs	r1, #0
    if (msirange > RCC_MSIRANGE_8)
 8007b74:	2c80      	cmp	r4, #128	@ 0x80
 8007b76:	d9dd      	bls.n	8007b34 <RCC_SetFlashLatencyFromMSIRange+0x24>
        latency = FLASH_LATENCY_2; /* 2WS */
 8007b78:	3102      	adds	r1, #2
      if (msirange > RCC_MSIRANGE_11)
 8007b7a:	2cb0      	cmp	r4, #176	@ 0xb0
 8007b7c:	d8da      	bhi.n	8007b34 <RCC_SetFlashLatencyFromMSIRange+0x24>
      else if (msirange > RCC_MSIRANGE_9)
 8007b7e:	318e      	adds	r1, #142	@ 0x8e
 8007b80:	42a1      	cmp	r1, r4
 8007b82:	4189      	sbcs	r1, r1
 8007b84:	4249      	negs	r1, r1
 8007b86:	e7d5      	b.n	8007b34 <RCC_SetFlashLatencyFromMSIRange+0x24>
    else if (msirange == RCC_MSIRANGE_7)
 8007b88:	3c70      	subs	r4, #112	@ 0x70
 8007b8a:	4261      	negs	r1, r4
 8007b8c:	4161      	adcs	r1, r4
 8007b8e:	e7d1      	b.n	8007b34 <RCC_SetFlashLatencyFromMSIRange+0x24>
 8007b90:	40021000 	.word	0x40021000
 8007b94:	40022000 	.word	0x40022000
 8007b98:	efffffff 	.word	0xefffffff

08007b9c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b9c:	2238      	movs	r2, #56	@ 0x38
 8007b9e:	0011      	movs	r1, r2
 8007ba0:	482c      	ldr	r0, [pc, #176]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0xb8>)
{
 8007ba2:	b510      	push	{r4, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ba4:	6883      	ldr	r3, [r0, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ba6:	68c0      	ldr	r0, [r0, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ba8:	4019      	ands	r1, r3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007baa:	421a      	tst	r2, r3
 8007bac:	d00a      	beq.n	8007bc4 <HAL_RCC_GetSysClockFreq+0x28>
 8007bae:	2918      	cmp	r1, #24
 8007bb0:	d003      	beq.n	8007bba <HAL_RCC_GetSysClockFreq+0x1e>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007bb2:	2908      	cmp	r1, #8
 8007bb4:	d13a      	bne.n	8007c2c <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSI_VALUE;
 8007bb6:	4828      	ldr	r0, [pc, #160]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bb8:	e030      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007bba:	2303      	movs	r3, #3
 8007bbc:	4003      	ands	r3, r0
  uint32_t msirange = 0U;
 8007bbe:	2000      	movs	r0, #0
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d113      	bne.n	8007bec <HAL_RCC_GetSysClockFreq+0x50>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007bc4:	4a23      	ldr	r2, [pc, #140]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bc6:	6813      	ldr	r3, [r2, #0]
 8007bc8:	071b      	lsls	r3, r3, #28
 8007bca:	d528      	bpl.n	8007c1e <HAL_RCC_GetSysClockFreq+0x82>
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007bcc:	6813      	ldr	r3, [r2, #0]
 8007bce:	061b      	lsls	r3, r3, #24
 8007bd0:	0f1b      	lsrs	r3, r3, #28
      msirange = 0U;
 8007bd2:	200b      	movs	r0, #11
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	4298      	cmp	r0, r3
 8007bd8:	4152      	adcs	r2, r2
 8007bda:	4252      	negs	r2, r2
 8007bdc:	4013      	ands	r3, r2
    msirange = MSIRangeTable[msirange];
 8007bde:	4a1f      	ldr	r2, [pc, #124]	@ (8007c5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	5898      	ldr	r0, [r3, r2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007be4:	2900      	cmp	r1, #0
 8007be6:	d019      	beq.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007be8:	2918      	cmp	r1, #24
 8007bea:	d130      	bne.n	8007c4e <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bec:	2303      	movs	r3, #3
 8007bee:	4a19      	ldr	r2, [pc, #100]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bf0:	68d1      	ldr	r1, [r2, #12]
 8007bf2:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007bf4:	68d1      	ldr	r1, [r2, #12]
 8007bf6:	0649      	lsls	r1, r1, #25
 8007bf8:	0f49      	lsrs	r1, r1, #29
 8007bfa:	3101      	adds	r1, #1
    switch (pllsource)
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d019      	beq.n	8007c34 <HAL_RCC_GetSysClockFreq+0x98>
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d011      	beq.n	8007c28 <HAL_RCC_GetSysClockFreq+0x8c>
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8007c04:	4a13      	ldr	r2, [pc, #76]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c06:	68d3      	ldr	r3, [r2, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007c08:	68d4      	ldr	r4, [r2, #12]
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8007c0a:	045b      	lsls	r3, r3, #17
 8007c0c:	0e5b      	lsrs	r3, r3, #25
 8007c0e:	4358      	muls	r0, r3
 8007c10:	f7f8 fa96 	bl	8000140 <__udivsi3>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007c14:	0f61      	lsrs	r1, r4, #29
 8007c16:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8007c18:	f7f8 fa92 	bl	8000140 <__udivsi3>
}
 8007c1c:	bd10      	pop	{r4, pc}
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8007c1e:	2394      	movs	r3, #148	@ 0x94
 8007c20:	58d3      	ldr	r3, [r2, r3]
 8007c22:	051b      	lsls	r3, r3, #20
 8007c24:	0f1b      	lsrs	r3, r3, #28
 8007c26:	e7d4      	b.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x36>
    switch (pllsource)
 8007c28:	480d      	ldr	r0, [pc, #52]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007c2a:	e7eb      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0x68>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c2c:	2910      	cmp	r1, #16
 8007c2e:	d103      	bne.n	8007c38 <HAL_RCC_GetSysClockFreq+0x9c>
    sysclockfreq = HSE_VALUE;
 8007c30:	480b      	ldr	r0, [pc, #44]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007c32:	e7f3      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
        pllsourcefreq = HSI_VALUE;
 8007c34:	4808      	ldr	r0, [pc, #32]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007c36:	e7e5      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0x68>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007c38:	2920      	cmp	r1, #32
 8007c3a:	d102      	bne.n	8007c42 <HAL_RCC_GetSysClockFreq+0xa6>
    sysclockfreq = LSI_VALUE;
 8007c3c:	20fa      	movs	r0, #250	@ 0xfa
 8007c3e:	01c0      	lsls	r0, r0, #7
 8007c40:	e7ec      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007c42:	3928      	subs	r1, #40	@ 0x28
 8007c44:	0008      	movs	r0, r1
 8007c46:	4243      	negs	r3, r0
 8007c48:	4158      	adcs	r0, r3
 8007c4a:	03c0      	lsls	r0, r0, #15
 8007c4c:	e7e6      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
 8007c4e:	2000      	movs	r0, #0
  return sysclockfreq;
 8007c50:	e7e4      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x80>
 8007c52:	46c0      	nop			@ (mov r8, r8)
 8007c54:	40021000 	.word	0x40021000
 8007c58:	00f42400 	.word	0x00f42400
 8007c5c:	0800ee40 	.word	0x0800ee40
 8007c60:	003d0900 	.word	0x003d0900

08007c64 <HAL_RCC_OscConfig>:
{
 8007c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c66:	4646      	mov	r6, r8
 8007c68:	46d6      	mov	lr, sl
 8007c6a:	464f      	mov	r7, r9
 8007c6c:	b5c0      	push	{r6, r7, lr}
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c6e:	2603      	movs	r6, #3
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c70:	2538      	movs	r5, #56	@ 0x38
 8007c72:	4bcc      	ldr	r3, [pc, #816]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
{
 8007c74:	0004      	movs	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c76:	689a      	ldr	r2, [r3, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c78:	68db      	ldr	r3, [r3, #12]
{
 8007c7a:	b082      	sub	sp, #8
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c7c:	401e      	ands	r6, r3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007c7e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c80:	4015      	ands	r5, r2
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007c82:	06da      	lsls	r2, r3, #27
 8007c84:	d541      	bpl.n	8007d0a <HAL_RCC_OscConfig+0xa6>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007c86:	2d00      	cmp	r5, #0
 8007c88:	d000      	beq.n	8007c8c <HAL_RCC_OscConfig+0x28>
 8007c8a:	e15d      	b.n	8007f48 <HAL_RCC_OscConfig+0x2e4>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007c8c:	4bc5      	ldr	r3, [pc, #788]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	079b      	lsls	r3, r3, #30
 8007c92:	d503      	bpl.n	8007c9c <HAL_RCC_OscConfig+0x38>
 8007c94:	69e3      	ldr	r3, [r4, #28]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d100      	bne.n	8007c9c <HAL_RCC_OscConfig+0x38>
 8007c9a:	e1c0      	b.n	800801e <HAL_RCC_OscConfig+0x3ba>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007c9c:	4bc1      	ldr	r3, [pc, #772]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007c9e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	0712      	lsls	r2, r2, #28
 8007ca4:	d500      	bpl.n	8007ca8 <HAL_RCC_OscConfig+0x44>
 8007ca6:	e191      	b.n	8007fcc <HAL_RCC_OscConfig+0x368>
 8007ca8:	2294      	movs	r2, #148	@ 0x94
 8007caa:	589a      	ldr	r2, [r3, r2]
 8007cac:	23f0      	movs	r3, #240	@ 0xf0
 8007cae:	0912      	lsrs	r2, r2, #4
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	4298      	cmp	r0, r3
 8007cb4:	d900      	bls.n	8007cb8 <HAL_RCC_OscConfig+0x54>
 8007cb6:	e25a      	b.n	800816e <HAL_RCC_OscConfig+0x50a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007cb8:	2108      	movs	r1, #8
 8007cba:	4bba      	ldr	r3, [pc, #744]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007cbc:	4fba      	ldr	r7, [pc, #744]	@ (8007fa8 <HAL_RCC_OscConfig+0x344>)
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	430a      	orrs	r2, r1
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	31e8      	adds	r1, #232	@ 0xe8
 8007cc8:	438a      	bics	r2, r1
 8007cca:	4302      	orrs	r2, r0
 8007ccc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007cce:	6859      	ldr	r1, [r3, #4]
 8007cd0:	6a22      	ldr	r2, [r4, #32]
 8007cd2:	4039      	ands	r1, r7
 8007cd4:	0212      	lsls	r2, r2, #8
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007cda:	2d00      	cmp	r5, #0
 8007cdc:	d100      	bne.n	8007ce0 <HAL_RCC_OscConfig+0x7c>
 8007cde:	e273      	b.n	80081c8 <HAL_RCC_OscConfig+0x564>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007ce0:	f7ff ff5c 	bl	8007b9c <HAL_RCC_GetSysClockFreq>
 8007ce4:	4baf      	ldr	r3, [pc, #700]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007ce6:	4ab1      	ldr	r2, [pc, #708]	@ (8007fac <HAL_RCC_OscConfig+0x348>)
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	49b1      	ldr	r1, [pc, #708]	@ (8007fb0 <HAL_RCC_OscConfig+0x34c>)
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007cec:	051b      	lsls	r3, r3, #20
 8007cee:	0f1b      	lsrs	r3, r3, #28
 8007cf0:	5cd2      	ldrb	r2, [r2, r3]
 8007cf2:	231f      	movs	r3, #31
 8007cf4:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007cf6:	40d8      	lsrs	r0, r3
        status = HAL_InitTick(uwTickPrio);
 8007cf8:	4bae      	ldr	r3, [pc, #696]	@ (8007fb4 <HAL_RCC_OscConfig+0x350>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007cfa:	6008      	str	r0, [r1, #0]
        status = HAL_InitTick(uwTickPrio);
 8007cfc:	6818      	ldr	r0, [r3, #0]
 8007cfe:	f7ff fae1 	bl	80072c4 <HAL_InitTick>
        if (status != HAL_OK)
 8007d02:	2800      	cmp	r0, #0
 8007d04:	d000      	beq.n	8007d08 <HAL_RCC_OscConfig+0xa4>
 8007d06:	e119      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d08:	6823      	ldr	r3, [r4, #0]
 8007d0a:	07da      	lsls	r2, r3, #31
 8007d0c:	d52b      	bpl.n	8007d66 <HAL_RCC_OscConfig+0x102>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007d0e:	2d10      	cmp	r5, #16
 8007d10:	d100      	bne.n	8007d14 <HAL_RCC_OscConfig+0xb0>
 8007d12:	e17b      	b.n	800800c <HAL_RCC_OscConfig+0x3a8>
 8007d14:	2d18      	cmp	r5, #24
 8007d16:	d100      	bne.n	8007d1a <HAL_RCC_OscConfig+0xb6>
 8007d18:	e175      	b.n	8008006 <HAL_RCC_OscConfig+0x3a2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d1a:	2280      	movs	r2, #128	@ 0x80
 8007d1c:	6863      	ldr	r3, [r4, #4]
 8007d1e:	0252      	lsls	r2, r2, #9
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d100      	bne.n	8007d26 <HAL_RCC_OscConfig+0xc2>
 8007d24:	e195      	b.n	8008052 <HAL_RCC_OscConfig+0x3ee>
 8007d26:	22a0      	movs	r2, #160	@ 0xa0
 8007d28:	02d2      	lsls	r2, r2, #11
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d100      	bne.n	8007d30 <HAL_RCC_OscConfig+0xcc>
 8007d2e:	e190      	b.n	8008052 <HAL_RCC_OscConfig+0x3ee>
 8007d30:	4f9c      	ldr	r7, [pc, #624]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007d32:	49a1      	ldr	r1, [pc, #644]	@ (8007fb8 <HAL_RCC_OscConfig+0x354>)
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	400a      	ands	r2, r1
 8007d38:	603a      	str	r2, [r7, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d000      	beq.n	8007d40 <HAL_RCC_OscConfig+0xdc>
 8007d3e:	e18c      	b.n	800805a <HAL_RCC_OscConfig+0x3f6>
        tickstart = HAL_GetTick();
 8007d40:	f7ff fafe 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d44:	2380      	movs	r3, #128	@ 0x80
 8007d46:	029b      	lsls	r3, r3, #10
        tickstart = HAL_GetTick();
 8007d48:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d4a:	4699      	mov	r9, r3
 8007d4c:	e006      	b.n	8007d5c <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007d4e:	f7ff faf7 	bl	8007340 <HAL_GetTick>
 8007d52:	4643      	mov	r3, r8
 8007d54:	1ac0      	subs	r0, r0, r3
 8007d56:	2864      	cmp	r0, #100	@ 0x64
 8007d58:	d900      	bls.n	8007d5c <HAL_RCC_OscConfig+0xf8>
 8007d5a:	e1b5      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d5c:	464a      	mov	r2, r9
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	4213      	tst	r3, r2
 8007d62:	d1f4      	bne.n	8007d4e <HAL_RCC_OscConfig+0xea>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	079a      	lsls	r2, r3, #30
 8007d68:	d526      	bpl.n	8007db8 <HAL_RCC_OscConfig+0x154>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007d6a:	2d08      	cmp	r5, #8
 8007d6c:	d100      	bne.n	8007d70 <HAL_RCC_OscConfig+0x10c>
 8007d6e:	e18c      	b.n	800808a <HAL_RCC_OscConfig+0x426>
 8007d70:	2d18      	cmp	r5, #24
 8007d72:	d100      	bne.n	8007d76 <HAL_RCC_OscConfig+0x112>
 8007d74:	e186      	b.n	8008084 <HAL_RCC_OscConfig+0x420>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d76:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8007d78:	4d8a      	ldr	r5, [pc, #552]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d100      	bne.n	8007d80 <HAL_RCC_OscConfig+0x11c>
 8007d7e:	e1a5      	b.n	80080cc <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_HSI_ENABLE();
 8007d80:	2380      	movs	r3, #128	@ 0x80
 8007d82:	682a      	ldr	r2, [r5, #0]
 8007d84:	005b      	lsls	r3, r3, #1
 8007d86:	4313      	orrs	r3, r2
 8007d88:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007d8a:	f7ff fad9 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d8e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8007d90:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d92:	00ff      	lsls	r7, r7, #3
 8007d94:	e005      	b.n	8007da2 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007d96:	f7ff fad3 	bl	8007340 <HAL_GetTick>
 8007d9a:	1b80      	subs	r0, r0, r6
 8007d9c:	2802      	cmp	r0, #2
 8007d9e:	d900      	bls.n	8007da2 <HAL_RCC_OscConfig+0x13e>
 8007da0:	e192      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007da2:	682b      	ldr	r3, [r5, #0]
 8007da4:	423b      	tst	r3, r7
 8007da6:	d0f6      	beq.n	8007d96 <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007da8:	686a      	ldr	r2, [r5, #4]
 8007daa:	6923      	ldr	r3, [r4, #16]
 8007dac:	4983      	ldr	r1, [pc, #524]	@ (8007fbc <HAL_RCC_OscConfig+0x358>)
 8007dae:	061b      	lsls	r3, r3, #24
 8007db0:	400a      	ands	r2, r1
 8007db2:	4313      	orrs	r3, r2
 8007db4:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	071a      	lsls	r2, r3, #28
 8007dba:	d525      	bpl.n	8007e08 <HAL_RCC_OscConfig+0x1a4>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007dbc:	6963      	ldr	r3, [r4, #20]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d100      	bne.n	8007dc4 <HAL_RCC_OscConfig+0x160>
 8007dc2:	e12e      	b.n	8008022 <HAL_RCC_OscConfig+0x3be>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8007dc4:	69a3      	ldr	r3, [r4, #24]
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8007dc6:	2294      	movs	r2, #148	@ 0x94
 8007dc8:	4976      	ldr	r1, [pc, #472]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d000      	beq.n	8007dd0 <HAL_RCC_OscConfig+0x16c>
 8007dce:	e191      	b.n	80080f4 <HAL_RCC_OscConfig+0x490>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8007dd0:	2004      	movs	r0, #4
 8007dd2:	588b      	ldr	r3, [r1, r2]
 8007dd4:	4383      	bics	r3, r0
 8007dd6:	508b      	str	r3, [r1, r2]
      __HAL_RCC_LSI_ENABLE();
 8007dd8:	2294      	movs	r2, #148	@ 0x94
 8007dda:	2101      	movs	r1, #1
 8007ddc:	4d71      	ldr	r5, [pc, #452]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007dde:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8007de0:	58ab      	ldr	r3, [r5, r2]
 8007de2:	430b      	orrs	r3, r1
 8007de4:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8007de6:	f7ff faab 	bl	8007340 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007dea:	2394      	movs	r3, #148	@ 0x94
      tickstart = HAL_GetTick();
 8007dec:	0006      	movs	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007dee:	4698      	mov	r8, r3
 8007df0:	e005      	b.n	8007dfe <HAL_RCC_OscConfig+0x19a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007df2:	f7ff faa5 	bl	8007340 <HAL_GetTick>
 8007df6:	1b80      	subs	r0, r0, r6
 8007df8:	2811      	cmp	r0, #17
 8007dfa:	d900      	bls.n	8007dfe <HAL_RCC_OscConfig+0x19a>
 8007dfc:	e164      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007dfe:	4643      	mov	r3, r8
 8007e00:	58eb      	ldr	r3, [r5, r3]
 8007e02:	421f      	tst	r7, r3
 8007e04:	d0f5      	beq.n	8007df2 <HAL_RCC_OscConfig+0x18e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	075a      	lsls	r2, r3, #29
 8007e0a:	d559      	bpl.n	8007ec0 <HAL_RCC_OscConfig+0x25c>
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8007e0c:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8007e0e:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8007e10:	4b64      	ldr	r3, [pc, #400]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007e12:	0552      	lsls	r2, r2, #21
 8007e14:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    FlagStatus       pwrclkchanged = RESET;
 8007e16:	4682      	mov	sl, r0
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8007e18:	4211      	tst	r1, r2
 8007e1a:	d108      	bne.n	8007e2e <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e1c:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8007e1e:	4311      	orrs	r1, r2
 8007e20:	6599      	str	r1, [r3, #88]	@ 0x58
 8007e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e24:	4013      	ands	r3, r2
 8007e26:	9301      	str	r3, [sp, #4]
 8007e28:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	469a      	mov	sl, r3
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e2e:	2780      	movs	r7, #128	@ 0x80
 8007e30:	4e63      	ldr	r6, [pc, #396]	@ (8007fc0 <HAL_RCC_OscConfig+0x35c>)
 8007e32:	007f      	lsls	r7, r7, #1
 8007e34:	6833      	ldr	r3, [r6, #0]
 8007e36:	423b      	tst	r3, r7
 8007e38:	d100      	bne.n	8007e3c <HAL_RCC_OscConfig+0x1d8>
 8007e3a:	e136      	b.n	80080aa <HAL_RCC_OscConfig+0x446>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	68a3      	ldr	r3, [r4, #8]
 8007e40:	421a      	tst	r2, r3
 8007e42:	d100      	bne.n	8007e46 <HAL_RCC_OscConfig+0x1e2>
 8007e44:	e15b      	b.n	80080fe <HAL_RCC_OscConfig+0x49a>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007e46:	2004      	movs	r0, #4
 8007e48:	4218      	tst	r0, r3
 8007e4a:	d100      	bne.n	8007e4e <HAL_RCC_OscConfig+0x1ea>
 8007e4c:	e1c3      	b.n	80081d6 <HAL_RCC_OscConfig+0x572>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007e4e:	2390      	movs	r3, #144	@ 0x90
 8007e50:	4954      	ldr	r1, [pc, #336]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007e52:	58ce      	ldr	r6, [r1, r3]
 8007e54:	4330      	orrs	r0, r6
 8007e56:	50c8      	str	r0, [r1, r3]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007e58:	58c8      	ldr	r0, [r1, r3]
 8007e5a:	4302      	orrs	r2, r0
 8007e5c:	50ca      	str	r2, [r1, r3]
      tickstart = HAL_GetTick();
 8007e5e:	f7ff fa6f 	bl	8007340 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e62:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8007e64:	0006      	movs	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e66:	2790      	movs	r7, #144	@ 0x90
 8007e68:	4699      	mov	r9, r3
 8007e6a:	4d4e      	ldr	r5, [pc, #312]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007e6c:	e006      	b.n	8007e7c <HAL_RCC_OscConfig+0x218>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e6e:	f7ff fa67 	bl	8007340 <HAL_GetTick>
 8007e72:	4b54      	ldr	r3, [pc, #336]	@ (8007fc4 <HAL_RCC_OscConfig+0x360>)
 8007e74:	1b80      	subs	r0, r0, r6
 8007e76:	4298      	cmp	r0, r3
 8007e78:	d900      	bls.n	8007e7c <HAL_RCC_OscConfig+0x218>
 8007e7a:	e125      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e7c:	464a      	mov	r2, r9
 8007e7e:	59eb      	ldr	r3, [r5, r7]
 8007e80:	421a      	tst	r2, r3
 8007e82:	d0f4      	beq.n	8007e6e <HAL_RCC_OscConfig+0x20a>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007e84:	2380      	movs	r3, #128	@ 0x80
 8007e86:	68a2      	ldr	r2, [r4, #8]
 8007e88:	421a      	tst	r2, r3
 8007e8a:	d100      	bne.n	8007e8e <HAL_RCC_OscConfig+0x22a>
 8007e8c:	e1f0      	b.n	8008270 <HAL_RCC_OscConfig+0x60c>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007e8e:	59ea      	ldr	r2, [r5, r7]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	51eb      	str	r3, [r5, r7]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007e94:	2780      	movs	r7, #128	@ 0x80
 8007e96:	4b43      	ldr	r3, [pc, #268]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007e98:	2590      	movs	r5, #144	@ 0x90
 8007e9a:	4699      	mov	r9, r3
 8007e9c:	013f      	lsls	r7, r7, #4
 8007e9e:	e006      	b.n	8007eae <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ea0:	f7ff fa4e 	bl	8007340 <HAL_GetTick>
 8007ea4:	4b47      	ldr	r3, [pc, #284]	@ (8007fc4 <HAL_RCC_OscConfig+0x360>)
 8007ea6:	1b80      	subs	r0, r0, r6
 8007ea8:	4298      	cmp	r0, r3
 8007eaa:	d900      	bls.n	8007eae <HAL_RCC_OscConfig+0x24a>
 8007eac:	e10c      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007eae:	464b      	mov	r3, r9
 8007eb0:	595b      	ldr	r3, [r3, r5]
 8007eb2:	423b      	tst	r3, r7
 8007eb4:	d0f4      	beq.n	8007ea0 <HAL_RCC_OscConfig+0x23c>
    if (pwrclkchanged == SET)
 8007eb6:	4653      	mov	r3, sl
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d100      	bne.n	8007ebe <HAL_RCC_OscConfig+0x25a>
 8007ebc:	e1d1      	b.n	8008262 <HAL_RCC_OscConfig+0x5fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	069b      	lsls	r3, r3, #26
 8007ec2:	d51a      	bpl.n	8007efa <HAL_RCC_OscConfig+0x296>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ec4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      __HAL_RCC_HSI48_ENABLE();
 8007ec6:	2298      	movs	r2, #152	@ 0x98
 8007ec8:	4d36      	ldr	r5, [pc, #216]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d100      	bne.n	8007ed0 <HAL_RCC_OscConfig+0x26c>
 8007ece:	e166      	b.n	800819e <HAL_RCC_OscConfig+0x53a>
      __HAL_RCC_HSI48_ENABLE();
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	58ab      	ldr	r3, [r5, r2]
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ed4:	2702      	movs	r7, #2
      __HAL_RCC_HSI48_ENABLE();
 8007ed6:	430b      	orrs	r3, r1
 8007ed8:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8007eda:	f7ff fa31 	bl	8007340 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ede:	2398      	movs	r3, #152	@ 0x98
      tickstart = HAL_GetTick();
 8007ee0:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ee2:	4698      	mov	r8, r3
 8007ee4:	e005      	b.n	8007ef2 <HAL_RCC_OscConfig+0x28e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ee6:	f7ff fa2b 	bl	8007340 <HAL_GetTick>
 8007eea:	1b80      	subs	r0, r0, r6
 8007eec:	2802      	cmp	r0, #2
 8007eee:	d900      	bls.n	8007ef2 <HAL_RCC_OscConfig+0x28e>
 8007ef0:	e0ea      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ef2:	4643      	mov	r3, r8
 8007ef4:	58eb      	ldr	r3, [r5, r3]
 8007ef6:	421f      	tst	r7, r3
 8007ef8:	d0f5      	beq.n	8007ee6 <HAL_RCC_OscConfig+0x282>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007efa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d01c      	beq.n	8007f3a <HAL_RCC_OscConfig+0x2d6>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f00:	2238      	movs	r2, #56	@ 0x38
 8007f02:	4d28      	ldr	r5, [pc, #160]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
 8007f04:	68a9      	ldr	r1, [r5, #8]
 8007f06:	400a      	ands	r2, r1
 8007f08:	2a18      	cmp	r2, #24
 8007f0a:	d100      	bne.n	8007f0e <HAL_RCC_OscConfig+0x2aa>
 8007f0c:	e087      	b.n	800801e <HAL_RCC_OscConfig+0x3ba>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d100      	bne.n	8007f14 <HAL_RCC_OscConfig+0x2b0>
 8007f12:	e166      	b.n	80081e2 <HAL_RCC_OscConfig+0x57e>
        __HAL_RCC_PLL_DISABLE();
 8007f14:	682b      	ldr	r3, [r5, #0]
 8007f16:	4a2c      	ldr	r2, [pc, #176]	@ (8007fc8 <HAL_RCC_OscConfig+0x364>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f18:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007f1e:	f7ff fa0f 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f22:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8007f24:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f26:	e005      	b.n	8007f34 <HAL_RCC_OscConfig+0x2d0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f28:	f7ff fa0a 	bl	8007340 <HAL_GetTick>
 8007f2c:	1b00      	subs	r0, r0, r4
 8007f2e:	2802      	cmp	r0, #2
 8007f30:	d900      	bls.n	8007f34 <HAL_RCC_OscConfig+0x2d0>
 8007f32:	e0c9      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f34:	682b      	ldr	r3, [r5, #0]
 8007f36:	4233      	tst	r3, r6
 8007f38:	d1f6      	bne.n	8007f28 <HAL_RCC_OscConfig+0x2c4>
  return HAL_OK;
 8007f3a:	2000      	movs	r0, #0
}
 8007f3c:	b002      	add	sp, #8
 8007f3e:	bce0      	pop	{r5, r6, r7}
 8007f40:	46ba      	mov	sl, r7
 8007f42:	46b1      	mov	r9, r6
 8007f44:	46a8      	mov	r8, r5
 8007f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007f48:	2d18      	cmp	r5, #24
 8007f4a:	d059      	beq.n	8008000 <HAL_RCC_OscConfig+0x39c>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007f4c:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_MSI_ENABLE();
 8007f4e:	4f15      	ldr	r7, [pc, #84]	@ (8007fa4 <HAL_RCC_OscConfig+0x340>)
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d03f      	beq.n	8007fd4 <HAL_RCC_OscConfig+0x370>
        __HAL_RCC_MSI_ENABLE();
 8007f54:	2201      	movs	r2, #1
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007f5c:	f7ff f9f0 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f60:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8007f62:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f64:	4699      	mov	r9, r3
 8007f66:	e006      	b.n	8007f76 <HAL_RCC_OscConfig+0x312>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8007f68:	f7ff f9ea 	bl	8007340 <HAL_GetTick>
 8007f6c:	4643      	mov	r3, r8
 8007f6e:	1ac0      	subs	r0, r0, r3
 8007f70:	2802      	cmp	r0, #2
 8007f72:	d900      	bls.n	8007f76 <HAL_RCC_OscConfig+0x312>
 8007f74:	e0a8      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f76:	464a      	mov	r2, r9
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	421a      	tst	r2, r3
 8007f7c:	d0f4      	beq.n	8007f68 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f7e:	2208      	movs	r2, #8
 8007f80:	683b      	ldr	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f82:	4909      	ldr	r1, [pc, #36]	@ (8007fa8 <HAL_RCC_OscConfig+0x344>)
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f84:	4313      	orrs	r3, r2
 8007f86:	603b      	str	r3, [r7, #0]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	32e8      	adds	r2, #232	@ 0xe8
 8007f8c:	4393      	bics	r3, r2
 8007f8e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007f90:	4313      	orrs	r3, r2
 8007f92:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	6a23      	ldr	r3, [r4, #32]
 8007f98:	400a      	ands	r2, r1
 8007f9a:	021b      	lsls	r3, r3, #8
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	607b      	str	r3, [r7, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fa0:	6823      	ldr	r3, [r4, #0]
 8007fa2:	e6b2      	b.n	8007d0a <HAL_RCC_OscConfig+0xa6>
 8007fa4:	40021000 	.word	0x40021000
 8007fa8:	ffff00ff 	.word	0xffff00ff
 8007fac:	0800ee78 	.word	0x0800ee78
 8007fb0:	20000004 	.word	0x20000004
 8007fb4:	2000000c 	.word	0x2000000c
 8007fb8:	fffaffff 	.word	0xfffaffff
 8007fbc:	80ffffff 	.word	0x80ffffff
 8007fc0:	40007000 	.word	0x40007000
 8007fc4:	00001388 	.word	0x00001388
 8007fc8:	feffffff 	.word	0xfeffffff
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	23f0      	movs	r3, #240	@ 0xf0
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	e66e      	b.n	8007cb2 <HAL_RCC_OscConfig+0x4e>
        __HAL_RCC_MSI_DISABLE();
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	4393      	bics	r3, r2
 8007fda:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007fdc:	f7ff f9b0 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007fe0:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8007fe2:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007fe4:	4699      	mov	r9, r3
 8007fe6:	e005      	b.n	8007ff4 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8007fe8:	f7ff f9aa 	bl	8007340 <HAL_GetTick>
 8007fec:	4643      	mov	r3, r8
 8007fee:	1ac0      	subs	r0, r0, r3
 8007ff0:	2802      	cmp	r0, #2
 8007ff2:	d869      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ff4:	464a      	mov	r2, r9
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	421a      	tst	r2, r3
 8007ffa:	d1f5      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	e684      	b.n	8007d0a <HAL_RCC_OscConfig+0xa6>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008000:	2e01      	cmp	r6, #1
 8008002:	d1a3      	bne.n	8007f4c <HAL_RCC_OscConfig+0x2e8>
 8008004:	e642      	b.n	8007c8c <HAL_RCC_OscConfig+0x28>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008006:	2e03      	cmp	r6, #3
 8008008:	d000      	beq.n	800800c <HAL_RCC_OscConfig+0x3a8>
 800800a:	e686      	b.n	8007d1a <HAL_RCC_OscConfig+0xb6>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800800c:	4aa3      	ldr	r2, [pc, #652]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 800800e:	6812      	ldr	r2, [r2, #0]
 8008010:	0392      	lsls	r2, r2, #14
 8008012:	d400      	bmi.n	8008016 <HAL_RCC_OscConfig+0x3b2>
 8008014:	e6a7      	b.n	8007d66 <HAL_RCC_OscConfig+0x102>
 8008016:	6862      	ldr	r2, [r4, #4]
 8008018:	2a00      	cmp	r2, #0
 800801a:	d000      	beq.n	800801e <HAL_RCC_OscConfig+0x3ba>
 800801c:	e6a3      	b.n	8007d66 <HAL_RCC_OscConfig+0x102>
        return HAL_ERROR;
 800801e:	2001      	movs	r0, #1
 8008020:	e78c      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_LSI_DISABLE();
 8008022:	2294      	movs	r2, #148	@ 0x94
 8008024:	2101      	movs	r1, #1
 8008026:	4d9d      	ldr	r5, [pc, #628]	@ (800829c <HAL_RCC_OscConfig+0x638>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008028:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800802a:	58ab      	ldr	r3, [r5, r2]
 800802c:	438b      	bics	r3, r1
 800802e:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 8008030:	f7ff f986 	bl	8007340 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008034:	2394      	movs	r3, #148	@ 0x94
      tickstart = HAL_GetTick();
 8008036:	0006      	movs	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008038:	4698      	mov	r8, r3
 800803a:	e004      	b.n	8008046 <HAL_RCC_OscConfig+0x3e2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800803c:	f7ff f980 	bl	8007340 <HAL_GetTick>
 8008040:	1b80      	subs	r0, r0, r6
 8008042:	2811      	cmp	r0, #17
 8008044:	d840      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008046:	4643      	mov	r3, r8
 8008048:	58eb      	ldr	r3, [r5, r3]
 800804a:	421f      	tst	r7, r3
 800804c:	d1f6      	bne.n	800803c <HAL_RCC_OscConfig+0x3d8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	e6da      	b.n	8007e08 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008052:	4992      	ldr	r1, [pc, #584]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 8008054:	680a      	ldr	r2, [r1, #0]
 8008056:	4313      	orrs	r3, r2
 8008058:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 800805a:	f7ff f971 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800805e:	4b8f      	ldr	r3, [pc, #572]	@ (800829c <HAL_RCC_OscConfig+0x638>)
        tickstart = HAL_GetTick();
 8008060:	0007      	movs	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008062:	4699      	mov	r9, r3
 8008064:	2380      	movs	r3, #128	@ 0x80
 8008066:	029b      	lsls	r3, r3, #10
 8008068:	4698      	mov	r8, r3
 800806a:	e004      	b.n	8008076 <HAL_RCC_OscConfig+0x412>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800806c:	f7ff f968 	bl	8007340 <HAL_GetTick>
 8008070:	1bc0      	subs	r0, r0, r7
 8008072:	2864      	cmp	r0, #100	@ 0x64
 8008074:	d828      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008076:	464b      	mov	r3, r9
 8008078:	4642      	mov	r2, r8
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4213      	tst	r3, r2
 800807e:	d0f5      	beq.n	800806c <HAL_RCC_OscConfig+0x408>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	e670      	b.n	8007d66 <HAL_RCC_OscConfig+0x102>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008084:	2e02      	cmp	r6, #2
 8008086:	d000      	beq.n	800808a <HAL_RCC_OscConfig+0x426>
 8008088:	e675      	b.n	8007d76 <HAL_RCC_OscConfig+0x112>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800808a:	4a84      	ldr	r2, [pc, #528]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 800808c:	6812      	ldr	r2, [r2, #0]
 800808e:	0552      	lsls	r2, r2, #21
 8008090:	d502      	bpl.n	8008098 <HAL_RCC_OscConfig+0x434>
 8008092:	68e2      	ldr	r2, [r4, #12]
 8008094:	2a00      	cmp	r2, #0
 8008096:	d0c2      	beq.n	800801e <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008098:	4880      	ldr	r0, [pc, #512]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 800809a:	6922      	ldr	r2, [r4, #16]
 800809c:	6841      	ldr	r1, [r0, #4]
 800809e:	4d80      	ldr	r5, [pc, #512]	@ (80082a0 <HAL_RCC_OscConfig+0x63c>)
 80080a0:	0612      	lsls	r2, r2, #24
 80080a2:	4029      	ands	r1, r5
 80080a4:	430a      	orrs	r2, r1
 80080a6:	6042      	str	r2, [r0, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080a8:	e686      	b.n	8007db8 <HAL_RCC_OscConfig+0x154>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080aa:	6833      	ldr	r3, [r6, #0]
 80080ac:	433b      	orrs	r3, r7
 80080ae:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80080b0:	f7ff f946 	bl	8007340 <HAL_GetTick>
 80080b4:	0005      	movs	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080b6:	6833      	ldr	r3, [r6, #0]
 80080b8:	423b      	tst	r3, r7
 80080ba:	d000      	beq.n	80080be <HAL_RCC_OscConfig+0x45a>
 80080bc:	e6be      	b.n	8007e3c <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080be:	f7ff f93f 	bl	8007340 <HAL_GetTick>
 80080c2:	1b40      	subs	r0, r0, r5
 80080c4:	2802      	cmp	r0, #2
 80080c6:	d9f6      	bls.n	80080b6 <HAL_RCC_OscConfig+0x452>
            return HAL_TIMEOUT;
 80080c8:	2003      	movs	r0, #3
 80080ca:	e737      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d8>
        __HAL_RCC_HSI_DISABLE();
 80080cc:	682b      	ldr	r3, [r5, #0]
 80080ce:	4a75      	ldr	r2, [pc, #468]	@ (80082a4 <HAL_RCC_OscConfig+0x640>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80080d0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 80080d2:	4013      	ands	r3, r2
 80080d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80080d6:	f7ff f933 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80080da:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 80080dc:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80080de:	e004      	b.n	80080ea <HAL_RCC_OscConfig+0x486>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80080e0:	f7ff f92e 	bl	8007340 <HAL_GetTick>
 80080e4:	1b80      	subs	r0, r0, r6
 80080e6:	2802      	cmp	r0, #2
 80080e8:	d8ee      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80080ea:	682b      	ldr	r3, [r5, #0]
 80080ec:	423b      	tst	r3, r7
 80080ee:	d1f7      	bne.n	80080e0 <HAL_RCC_OscConfig+0x47c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	e661      	b.n	8007db8 <HAL_RCC_OscConfig+0x154>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80080f4:	2004      	movs	r0, #4
 80080f6:	588b      	ldr	r3, [r1, r2]
 80080f8:	4303      	orrs	r3, r0
 80080fa:	508b      	str	r3, [r1, r2]
 80080fc:	e66c      	b.n	8007dd8 <HAL_RCC_OscConfig+0x174>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80080fe:	2190      	movs	r1, #144	@ 0x90
 8008100:	4e66      	ldr	r6, [pc, #408]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 8008102:	5870      	ldr	r0, [r6, r1]
 8008104:	4390      	bics	r0, r2
 8008106:	5070      	str	r0, [r6, r1]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008108:	2004      	movs	r0, #4
 800810a:	5872      	ldr	r2, [r6, r1]
 800810c:	4382      	bics	r2, r0
 800810e:	5072      	str	r2, [r6, r1]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008110:	2b00      	cmp	r3, #0
 8008112:	d000      	beq.n	8008116 <HAL_RCC_OscConfig+0x4b2>
 8008114:	e6a3      	b.n	8007e5e <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8008116:	f7ff f913 	bl	8007340 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800811a:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 800811c:	0007      	movs	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800811e:	2590      	movs	r5, #144	@ 0x90
 8008120:	4699      	mov	r9, r3
 8008122:	e005      	b.n	8008130 <HAL_RCC_OscConfig+0x4cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008124:	f7ff f90c 	bl	8007340 <HAL_GetTick>
 8008128:	4b5f      	ldr	r3, [pc, #380]	@ (80082a8 <HAL_RCC_OscConfig+0x644>)
 800812a:	1bc0      	subs	r0, r0, r7
 800812c:	4298      	cmp	r0, r3
 800812e:	d8cb      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008130:	464a      	mov	r2, r9
 8008132:	5973      	ldr	r3, [r6, r5]
 8008134:	421a      	tst	r2, r3
 8008136:	d1f5      	bne.n	8008124 <HAL_RCC_OscConfig+0x4c0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8008138:	2380      	movs	r3, #128	@ 0x80
 800813a:	5972      	ldr	r2, [r6, r5]
 800813c:	4213      	tst	r3, r2
 800813e:	d100      	bne.n	8008142 <HAL_RCC_OscConfig+0x4de>
 8008140:	e6b9      	b.n	8007eb6 <HAL_RCC_OscConfig+0x252>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008142:	5972      	ldr	r2, [r6, r5]
 8008144:	439a      	bics	r2, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008146:	4b55      	ldr	r3, [pc, #340]	@ (800829c <HAL_RCC_OscConfig+0x638>)
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008148:	5172      	str	r2, [r6, r5]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800814a:	4699      	mov	r9, r3
 800814c:	2680      	movs	r6, #128	@ 0x80
 800814e:	2390      	movs	r3, #144	@ 0x90
 8008150:	0136      	lsls	r6, r6, #4
 8008152:	4698      	mov	r8, r3
 8008154:	e005      	b.n	8008162 <HAL_RCC_OscConfig+0x4fe>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008156:	f7ff f8f3 	bl	8007340 <HAL_GetTick>
 800815a:	4b53      	ldr	r3, [pc, #332]	@ (80082a8 <HAL_RCC_OscConfig+0x644>)
 800815c:	1bc0      	subs	r0, r0, r7
 800815e:	4298      	cmp	r0, r3
 8008160:	d8b2      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008162:	464b      	mov	r3, r9
 8008164:	4642      	mov	r2, r8
 8008166:	589b      	ldr	r3, [r3, r2]
 8008168:	4233      	tst	r3, r6
 800816a:	d1f4      	bne.n	8008156 <HAL_RCC_OscConfig+0x4f2>
 800816c:	e6a3      	b.n	8007eb6 <HAL_RCC_OscConfig+0x252>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800816e:	f7ff fccf 	bl	8007b10 <RCC_SetFlashLatencyFromMSIRange>
 8008172:	2800      	cmp	r0, #0
 8008174:	d000      	beq.n	8008178 <HAL_RCC_OscConfig+0x514>
 8008176:	e752      	b.n	800801e <HAL_RCC_OscConfig+0x3ba>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008178:	2108      	movs	r1, #8
 800817a:	4b48      	ldr	r3, [pc, #288]	@ (800829c <HAL_RCC_OscConfig+0x638>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800817c:	484b      	ldr	r0, [pc, #300]	@ (80082ac <HAL_RCC_OscConfig+0x648>)
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	430a      	orrs	r2, r1
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	31e8      	adds	r1, #232	@ 0xe8
 8008188:	438a      	bics	r2, r1
 800818a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800818c:	430a      	orrs	r2, r1
 800818e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008190:	6859      	ldr	r1, [r3, #4]
 8008192:	6a22      	ldr	r2, [r4, #32]
 8008194:	4001      	ands	r1, r0
 8008196:	0212      	lsls	r2, r2, #8
 8008198:	430a      	orrs	r2, r1
 800819a:	605a      	str	r2, [r3, #4]
 800819c:	e5a0      	b.n	8007ce0 <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSI48_DISABLE();
 800819e:	2101      	movs	r1, #1
 80081a0:	58ab      	ldr	r3, [r5, r2]
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80081a2:	2702      	movs	r7, #2
      __HAL_RCC_HSI48_DISABLE();
 80081a4:	438b      	bics	r3, r1
 80081a6:	50ab      	str	r3, [r5, r2]
      tickstart = HAL_GetTick();
 80081a8:	f7ff f8ca 	bl	8007340 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80081ac:	2398      	movs	r3, #152	@ 0x98
      tickstart = HAL_GetTick();
 80081ae:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80081b0:	4698      	mov	r8, r3
 80081b2:	e004      	b.n	80081be <HAL_RCC_OscConfig+0x55a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081b4:	f7ff f8c4 	bl	8007340 <HAL_GetTick>
 80081b8:	1b80      	subs	r0, r0, r6
 80081ba:	2802      	cmp	r0, #2
 80081bc:	d884      	bhi.n	80080c8 <HAL_RCC_OscConfig+0x464>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80081be:	4643      	mov	r3, r8
 80081c0:	58eb      	ldr	r3, [r5, r3]
 80081c2:	421f      	tst	r7, r3
 80081c4:	d1f6      	bne.n	80081b4 <HAL_RCC_OscConfig+0x550>
 80081c6:	e698      	b.n	8007efa <HAL_RCC_OscConfig+0x296>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80081c8:	f7ff fca2 	bl	8007b10 <RCC_SetFlashLatencyFromMSIRange>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d100      	bne.n	80081d2 <HAL_RCC_OscConfig+0x56e>
 80081d0:	e586      	b.n	8007ce0 <HAL_RCC_OscConfig+0x7c>
        return HAL_ERROR;
 80081d2:	2001      	movs	r0, #1
 80081d4:	e6b2      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d8>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80081d6:	2190      	movs	r1, #144	@ 0x90
 80081d8:	4830      	ldr	r0, [pc, #192]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 80081da:	5843      	ldr	r3, [r0, r1]
 80081dc:	4313      	orrs	r3, r2
 80081de:	5043      	str	r3, [r0, r1]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80081e0:	e63d      	b.n	8007e5e <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_PLL_DISABLE();
 80081e2:	682b      	ldr	r3, [r5, #0]
 80081e4:	4a32      	ldr	r2, [pc, #200]	@ (80082b0 <HAL_RCC_OscConfig+0x64c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081e6:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80081e8:	4013      	ands	r3, r2
 80081ea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80081ec:	f7ff f8a8 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081f0:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80081f2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081f4:	e005      	b.n	8008202 <HAL_RCC_OscConfig+0x59e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081f6:	f7ff f8a3 	bl	8007340 <HAL_GetTick>
 80081fa:	1b80      	subs	r0, r0, r6
 80081fc:	2802      	cmp	r0, #2
 80081fe:	d900      	bls.n	8008202 <HAL_RCC_OscConfig+0x59e>
 8008200:	e762      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008202:	682b      	ldr	r3, [r5, #0]
 8008204:	423b      	tst	r3, r7
 8008206:	d1f6      	bne.n	80081f6 <HAL_RCC_OscConfig+0x592>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800820a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800820c:	68ea      	ldr	r2, [r5, #12]
 800820e:	430b      	orrs	r3, r1
 8008210:	4928      	ldr	r1, [pc, #160]	@ (80082b4 <HAL_RCC_OscConfig+0x650>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008212:	4e22      	ldr	r6, [pc, #136]	@ (800829c <HAL_RCC_OscConfig+0x638>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008214:	400a      	ands	r2, r1
 8008216:	4313      	orrs	r3, r2
 8008218:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800821a:	4313      	orrs	r3, r2
 800821c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800821e:	4313      	orrs	r3, r2
 8008220:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008222:	4313      	orrs	r3, r2
 8008224:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008226:	0212      	lsls	r2, r2, #8
 8008228:	4313      	orrs	r3, r2
 800822a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 800822c:	2380      	movs	r3, #128	@ 0x80
 800822e:	68ea      	ldr	r2, [r5, #12]
 8008230:	055b      	lsls	r3, r3, #21
 8008232:	4313      	orrs	r3, r2
 8008234:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8008236:	2380      	movs	r3, #128	@ 0x80
 8008238:	682a      	ldr	r2, [r5, #0]
 800823a:	045b      	lsls	r3, r3, #17
 800823c:	4313      	orrs	r3, r2
 800823e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008240:	f7ff f87e 	bl	8007340 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008244:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8008246:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008248:	04ad      	lsls	r5, r5, #18
 800824a:	e005      	b.n	8008258 <HAL_RCC_OscConfig+0x5f4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800824c:	f7ff f878 	bl	8007340 <HAL_GetTick>
 8008250:	1b00      	subs	r0, r0, r4
 8008252:	2802      	cmp	r0, #2
 8008254:	d900      	bls.n	8008258 <HAL_RCC_OscConfig+0x5f4>
 8008256:	e737      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008258:	6833      	ldr	r3, [r6, #0]
 800825a:	422b      	tst	r3, r5
 800825c:	d0f6      	beq.n	800824c <HAL_RCC_OscConfig+0x5e8>
  return HAL_OK;
 800825e:	2000      	movs	r0, #0
 8008260:	e66c      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008262:	4a0e      	ldr	r2, [pc, #56]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 8008264:	4914      	ldr	r1, [pc, #80]	@ (80082b8 <HAL_RCC_OscConfig+0x654>)
 8008266:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8008268:	400b      	ands	r3, r1
 800826a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800826c:	6823      	ldr	r3, [r4, #0]
 800826e:	e627      	b.n	8007ec0 <HAL_RCC_OscConfig+0x25c>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008270:	59ea      	ldr	r2, [r5, r7]
 8008272:	439a      	bics	r2, r3
 8008274:	51ea      	str	r2, [r5, r7]
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008276:	2780      	movs	r7, #128	@ 0x80
 8008278:	4b08      	ldr	r3, [pc, #32]	@ (800829c <HAL_RCC_OscConfig+0x638>)
 800827a:	2590      	movs	r5, #144	@ 0x90
 800827c:	4699      	mov	r9, r3
 800827e:	013f      	lsls	r7, r7, #4
 8008280:	e006      	b.n	8008290 <HAL_RCC_OscConfig+0x62c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008282:	f7ff f85d 	bl	8007340 <HAL_GetTick>
 8008286:	4b08      	ldr	r3, [pc, #32]	@ (80082a8 <HAL_RCC_OscConfig+0x644>)
 8008288:	1b80      	subs	r0, r0, r6
 800828a:	4298      	cmp	r0, r3
 800828c:	d900      	bls.n	8008290 <HAL_RCC_OscConfig+0x62c>
 800828e:	e71b      	b.n	80080c8 <HAL_RCC_OscConfig+0x464>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008290:	464b      	mov	r3, r9
 8008292:	595b      	ldr	r3, [r3, r5]
 8008294:	423b      	tst	r3, r7
 8008296:	d1f4      	bne.n	8008282 <HAL_RCC_OscConfig+0x61e>
 8008298:	e60d      	b.n	8007eb6 <HAL_RCC_OscConfig+0x252>
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	40021000 	.word	0x40021000
 80082a0:	80ffffff 	.word	0x80ffffff
 80082a4:	fffffeff 	.word	0xfffffeff
 80082a8:	00001388 	.word	0x00001388
 80082ac:	ffff00ff 	.word	0xffff00ff
 80082b0:	feffffff 	.word	0xfeffffff
 80082b4:	11c1808c 	.word	0x11c1808c
 80082b8:	efffffff 	.word	0xefffffff

080082bc <HAL_RCC_ClockConfig>:
{
 80082bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082be:	46ce      	mov	lr, r9
 80082c0:	4647      	mov	r7, r8
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082c2:	2307      	movs	r3, #7
{
 80082c4:	000d      	movs	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082c6:	4947      	ldr	r1, [pc, #284]	@ (80083e4 <HAL_RCC_ClockConfig+0x128>)
{
 80082c8:	0004      	movs	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082ca:	680a      	ldr	r2, [r1, #0]
{
 80082cc:	b580      	push	{r7, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082ce:	401a      	ands	r2, r3
 80082d0:	42aa      	cmp	r2, r5
 80082d2:	d20c      	bcs.n	80082ee <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082d4:	680a      	ldr	r2, [r1, #0]
 80082d6:	439a      	bics	r2, r3
 80082d8:	432a      	orrs	r2, r5
 80082da:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80082dc:	680a      	ldr	r2, [r1, #0]
 80082de:	4013      	ands	r3, r2
 80082e0:	42ab      	cmp	r3, r5
 80082e2:	d004      	beq.n	80082ee <HAL_RCC_ClockConfig+0x32>
      return HAL_ERROR;
 80082e4:	2001      	movs	r0, #1
}
 80082e6:	bcc0      	pop	{r6, r7}
 80082e8:	46b9      	mov	r9, r7
 80082ea:	46b0      	mov	r8, r6
 80082ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	07da      	lsls	r2, r3, #31
 80082f2:	d525      	bpl.n	8008340 <HAL_RCC_ClockConfig+0x84>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082f4:	6863      	ldr	r3, [r4, #4]
 80082f6:	2b03      	cmp	r3, #3
 80082f8:	d058      	beq.n	80083ac <HAL_RCC_ClockConfig+0xf0>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d051      	beq.n	80083a2 <HAL_RCC_ClockConfig+0xe6>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d15b      	bne.n	80083ba <HAL_RCC_ClockConfig+0xfe>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008302:	4a39      	ldr	r2, [pc, #228]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 8008304:	6812      	ldr	r2, [r2, #0]
 8008306:	0792      	lsls	r2, r2, #30
 8008308:	d5ec      	bpl.n	80082e4 <HAL_RCC_ClockConfig+0x28>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800830a:	2107      	movs	r1, #7
 800830c:	4e36      	ldr	r6, [pc, #216]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 800830e:	68b2      	ldr	r2, [r6, #8]
 8008310:	438a      	bics	r2, r1
 8008312:	4313      	orrs	r3, r2
 8008314:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8008316:	f7ff f813 	bl	8007340 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800831a:	2338      	movs	r3, #56	@ 0x38
 800831c:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800831e:	4b33      	ldr	r3, [pc, #204]	@ (80083ec <HAL_RCC_ClockConfig+0x130>)
    tickstart = HAL_GetTick();
 8008320:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008322:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008324:	e004      	b.n	8008330 <HAL_RCC_ClockConfig+0x74>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008326:	f7ff f80b 	bl	8007340 <HAL_GetTick>
 800832a:	1bc0      	subs	r0, r0, r7
 800832c:	4548      	cmp	r0, r9
 800832e:	d842      	bhi.n	80083b6 <HAL_RCC_ClockConfig+0xfa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008330:	4643      	mov	r3, r8
 8008332:	68b2      	ldr	r2, [r6, #8]
 8008334:	401a      	ands	r2, r3
 8008336:	6863      	ldr	r3, [r4, #4]
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	429a      	cmp	r2, r3
 800833c:	d1f3      	bne.n	8008326 <HAL_RCC_ClockConfig+0x6a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	079a      	lsls	r2, r3, #30
 8008342:	d506      	bpl.n	8008352 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008344:	4928      	ldr	r1, [pc, #160]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 8008346:	482a      	ldr	r0, [pc, #168]	@ (80083f0 <HAL_RCC_ClockConfig+0x134>)
 8008348:	688a      	ldr	r2, [r1, #8]
 800834a:	4002      	ands	r2, r0
 800834c:	68a0      	ldr	r0, [r4, #8]
 800834e:	4302      	orrs	r2, r0
 8008350:	608a      	str	r2, [r1, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008352:	2107      	movs	r1, #7
 8008354:	4823      	ldr	r0, [pc, #140]	@ (80083e4 <HAL_RCC_ClockConfig+0x128>)
 8008356:	6802      	ldr	r2, [r0, #0]
 8008358:	400a      	ands	r2, r1
 800835a:	42aa      	cmp	r2, r5
 800835c:	d907      	bls.n	800836e <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800835e:	6802      	ldr	r2, [r0, #0]
 8008360:	438a      	bics	r2, r1
 8008362:	432a      	orrs	r2, r5
 8008364:	6002      	str	r2, [r0, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008366:	6802      	ldr	r2, [r0, #0]
 8008368:	4011      	ands	r1, r2
 800836a:	42a9      	cmp	r1, r5
 800836c:	d1ba      	bne.n	80082e4 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800836e:	075b      	lsls	r3, r3, #29
 8008370:	d506      	bpl.n	8008380 <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008372:	4a1d      	ldr	r2, [pc, #116]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 8008374:	491f      	ldr	r1, [pc, #124]	@ (80083f4 <HAL_RCC_ClockConfig+0x138>)
 8008376:	6893      	ldr	r3, [r2, #8]
 8008378:	400b      	ands	r3, r1
 800837a:	68e1      	ldr	r1, [r4, #12]
 800837c:	430b      	orrs	r3, r1
 800837e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8008380:	f7ff fc0c 	bl	8007b9c <HAL_RCC_GetSysClockFreq>
 8008384:	4b18      	ldr	r3, [pc, #96]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 8008386:	4a1c      	ldr	r2, [pc, #112]	@ (80083f8 <HAL_RCC_ClockConfig+0x13c>)
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	491c      	ldr	r1, [pc, #112]	@ (80083fc <HAL_RCC_ClockConfig+0x140>)
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800838c:	051b      	lsls	r3, r3, #20
 800838e:	0f1b      	lsrs	r3, r3, #28
 8008390:	5cd2      	ldrb	r2, [r2, r3]
 8008392:	231f      	movs	r3, #31
 8008394:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8008396:	40d8      	lsrs	r0, r3
 8008398:	6008      	str	r0, [r1, #0]
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 800839a:	2003      	movs	r0, #3
 800839c:	f7fe ff92 	bl	80072c4 <HAL_InitTick>
  return halstatus;
 80083a0:	e7a1      	b.n	80082e6 <HAL_RCC_ClockConfig+0x2a>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80083a2:	4a11      	ldr	r2, [pc, #68]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 80083a4:	6812      	ldr	r2, [r2, #0]
 80083a6:	0392      	lsls	r2, r2, #14
 80083a8:	d4af      	bmi.n	800830a <HAL_RCC_ClockConfig+0x4e>
 80083aa:	e79b      	b.n	80082e4 <HAL_RCC_ClockConfig+0x28>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083ac:	4a0e      	ldr	r2, [pc, #56]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 80083ae:	6812      	ldr	r2, [r2, #0]
 80083b0:	0192      	lsls	r2, r2, #6
 80083b2:	d4aa      	bmi.n	800830a <HAL_RCC_ClockConfig+0x4e>
 80083b4:	e796      	b.n	80082e4 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80083b6:	2003      	movs	r0, #3
 80083b8:	e795      	b.n	80082e6 <HAL_RCC_ClockConfig+0x2a>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d00c      	beq.n	80083d8 <HAL_RCC_ClockConfig+0x11c>
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083be:	490a      	ldr	r1, [pc, #40]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80083c0:	2b04      	cmp	r3, #4
 80083c2:	d004      	beq.n	80083ce <HAL_RCC_ClockConfig+0x112>
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80083c4:	2290      	movs	r2, #144	@ 0x90
 80083c6:	588a      	ldr	r2, [r1, r2]
 80083c8:	0792      	lsls	r2, r2, #30
 80083ca:	d49e      	bmi.n	800830a <HAL_RCC_ClockConfig+0x4e>
 80083cc:	e78a      	b.n	80082e4 <HAL_RCC_ClockConfig+0x28>
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083ce:	2294      	movs	r2, #148	@ 0x94
 80083d0:	588a      	ldr	r2, [r1, r2]
 80083d2:	0792      	lsls	r2, r2, #30
 80083d4:	d499      	bmi.n	800830a <HAL_RCC_ClockConfig+0x4e>
 80083d6:	e785      	b.n	80082e4 <HAL_RCC_ClockConfig+0x28>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80083d8:	4a03      	ldr	r2, [pc, #12]	@ (80083e8 <HAL_RCC_ClockConfig+0x12c>)
 80083da:	6812      	ldr	r2, [r2, #0]
 80083dc:	0552      	lsls	r2, r2, #21
 80083de:	d494      	bmi.n	800830a <HAL_RCC_ClockConfig+0x4e>
 80083e0:	e780      	b.n	80082e4 <HAL_RCC_ClockConfig+0x28>
 80083e2:	46c0      	nop			@ (mov r8, r8)
 80083e4:	40022000 	.word	0x40022000
 80083e8:	40021000 	.word	0x40021000
 80083ec:	00001388 	.word	0x00001388
 80083f0:	fffff0ff 	.word	0xfffff0ff
 80083f4:	ffff8fff 	.word	0xffff8fff
 80083f8:	0800ee78 	.word	0x0800ee78
 80083fc:	20000004 	.word	0x20000004

08008400 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8008400:	4b05      	ldr	r3, [pc, #20]	@ (8008418 <HAL_RCC_GetPCLK1Freq+0x18>)
 8008402:	4906      	ldr	r1, [pc, #24]	@ (800841c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008404:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008406:	4a06      	ldr	r2, [pc, #24]	@ (8008420 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8008408:	045b      	lsls	r3, r3, #17
 800840a:	0f5b      	lsrs	r3, r3, #29
 800840c:	5cc9      	ldrb	r1, [r1, r3]
 800840e:	231f      	movs	r3, #31
 8008410:	6810      	ldr	r0, [r2, #0]
 8008412:	400b      	ands	r3, r1
 8008414:	40d8      	lsrs	r0, r3
}
 8008416:	4770      	bx	lr
 8008418:	40021000 	.word	0x40021000
 800841c:	0800ee70 	.word	0x0800ee70
 8008420:	20000004 	.word	0x20000004

08008424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008426:	46d6      	mov	lr, sl
 8008428:	464f      	mov	r7, r9
 800842a:	4646      	mov	r6, r8
 800842c:	b5c0      	push	{r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800842e:	6803      	ldr	r3, [r0, #0]
{
 8008430:	0004      	movs	r4, r0
 8008432:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008434:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008436:	041a      	lsls	r2, r3, #16
 8008438:	d559      	bpl.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0xca>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800843a:	2280      	movs	r2, #128	@ 0x80
 800843c:	4b9f      	ldr	r3, [pc, #636]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800843e:	0552      	lsls	r2, r2, #21
 8008440:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    FlagStatus       pwrclkchanged = RESET;
 8008442:	4682      	mov	sl, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008444:	4211      	tst	r1, r2
 8008446:	d100      	bne.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8008448:	e101      	b.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800844a:	2780      	movs	r7, #128	@ 0x80
 800844c:	4d9c      	ldr	r5, [pc, #624]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800844e:	007f      	lsls	r7, r7, #1
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	433b      	orrs	r3, r7
 8008454:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008456:	f7fe ff73 	bl	8007340 <HAL_GetTick>
 800845a:	0006      	movs	r6, r0

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800845c:	e005      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800845e:	f7fe ff6f 	bl	8007340 <HAL_GetTick>
 8008462:	1b80      	subs	r0, r0, r6
 8008464:	2802      	cmp	r0, #2
 8008466:	d900      	bls.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x46>
 8008468:	e0fb      	b.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800846a:	682b      	ldr	r3, [r5, #0]
 800846c:	423b      	tst	r3, r7
 800846e:	d0f6      	beq.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008470:	2390      	movs	r3, #144	@ 0x90
 8008472:	4d92      	ldr	r5, [pc, #584]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008474:	22c0      	movs	r2, #192	@ 0xc0
 8008476:	58e9      	ldr	r1, [r5, r3]
 8008478:	0092      	lsls	r2, r2, #2
 800847a:	000e      	movs	r6, r1

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800847c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800847e:	4016      	ands	r6, r2
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008480:	4211      	tst	r1, r2
 8008482:	d027      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8008484:	4286      	cmp	r6, r0
 8008486:	d025      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008488:	58ea      	ldr	r2, [r5, r3]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800848a:	58ee      	ldr	r6, [r5, r3]
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800848c:	498d      	ldr	r1, [pc, #564]	@ (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
        __HAL_RCC_BACKUPRESET_FORCE();
 800848e:	46b4      	mov	ip, r6
 8008490:	2680      	movs	r6, #128	@ 0x80
 8008492:	4667      	mov	r7, ip
 8008494:	0276      	lsls	r6, r6, #9
 8008496:	433e      	orrs	r6, r7
 8008498:	50ee      	str	r6, [r5, r3]
        __HAL_RCC_BACKUPRESET_RELEASE();
 800849a:	58ee      	ldr	r6, [r5, r3]
 800849c:	4f8a      	ldr	r7, [pc, #552]	@ (80086c8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800849e:	4011      	ands	r1, r2
        __HAL_RCC_BACKUPRESET_RELEASE();
 80084a0:	403e      	ands	r6, r7
 80084a2:	50ee      	str	r6, [r5, r3]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80084a4:	50e9      	str	r1, [r5, r3]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80084a6:	07d2      	lsls	r2, r2, #31
 80084a8:	d514      	bpl.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084aa:	f7fe ff49 	bl	8007340 <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084ae:	2390      	movs	r3, #144	@ 0x90
 80084b0:	4699      	mov	r9, r3
 80084b2:	3b8e      	subs	r3, #142	@ 0x8e
        tickstart = HAL_GetTick();
 80084b4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084b6:	4698      	mov	r8, r3
 80084b8:	e006      	b.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084ba:	f7fe ff41 	bl	8007340 <HAL_GetTick>
 80084be:	4b83      	ldr	r3, [pc, #524]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80084c0:	1b80      	subs	r0, r0, r6
 80084c2:	4298      	cmp	r0, r3
 80084c4:	d900      	bls.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80084c6:	e0cc      	b.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084c8:	464b      	mov	r3, r9
 80084ca:	4642      	mov	r2, r8
 80084cc:	58eb      	ldr	r3, [r5, r3]
 80084ce:	421a      	tst	r2, r3
 80084d0:	d0f3      	beq.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x96>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80084d2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80084d4:	2290      	movs	r2, #144	@ 0x90
 80084d6:	4979      	ldr	r1, [pc, #484]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80084d8:	4d7a      	ldr	r5, [pc, #488]	@ (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80084da:	588b      	ldr	r3, [r1, r2]
 80084dc:	402b      	ands	r3, r5
 80084de:	4303      	orrs	r3, r0
 80084e0:	508b      	str	r3, [r1, r2]
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084e2:	4652      	mov	r2, sl
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80084e4:	2000      	movs	r0, #0
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80084e6:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 80084e8:	2a01      	cmp	r2, #1
 80084ea:	d100      	bne.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0xca>
 80084ec:	e0bf      	b.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80084ee:	07da      	lsls	r2, r3, #31
 80084f0:	d507      	bpl.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0xde>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80084f2:	2188      	movs	r1, #136	@ 0x88
 80084f4:	2603      	movs	r6, #3
 80084f6:	4d71      	ldr	r5, [pc, #452]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80084f8:	586a      	ldr	r2, [r5, r1]
 80084fa:	43b2      	bics	r2, r6
 80084fc:	6866      	ldr	r6, [r4, #4]
 80084fe:	4332      	orrs	r2, r6
 8008500:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008502:	079a      	lsls	r2, r3, #30
 8008504:	d507      	bpl.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008506:	2188      	movs	r1, #136	@ 0x88
 8008508:	260c      	movs	r6, #12
 800850a:	4d6c      	ldr	r5, [pc, #432]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800850c:	586a      	ldr	r2, [r5, r1]
 800850e:	43b2      	bics	r2, r6
 8008510:	68a6      	ldr	r6, [r4, #8]
 8008512:	4332      	orrs	r2, r6
 8008514:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008516:	06da      	lsls	r2, r3, #27
 8008518:	d507      	bpl.n	800852a <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800851a:	2188      	movs	r1, #136	@ 0x88
 800851c:	4d67      	ldr	r5, [pc, #412]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800851e:	4e6c      	ldr	r6, [pc, #432]	@ (80086d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8008520:	586a      	ldr	r2, [r5, r1]
 8008522:	4032      	ands	r2, r6
 8008524:	6966      	ldr	r6, [r4, #20]
 8008526:	4332      	orrs	r2, r6
 8008528:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800852a:	071a      	lsls	r2, r3, #28
 800852c:	d507      	bpl.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800852e:	2188      	movs	r1, #136	@ 0x88
 8008530:	4d62      	ldr	r5, [pc, #392]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008532:	4e64      	ldr	r6, [pc, #400]	@ (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8008534:	586a      	ldr	r2, [r5, r1]
 8008536:	4032      	ands	r2, r6
 8008538:	6926      	ldr	r6, [r4, #16]
 800853a:	4332      	orrs	r2, r6
 800853c:	506a      	str	r2, [r5, r1]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 800853e:	075a      	lsls	r2, r3, #29
 8008540:	d507      	bpl.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8008542:	2188      	movs	r1, #136	@ 0x88
 8008544:	26c0      	movs	r6, #192	@ 0xc0
 8008546:	4d5d      	ldr	r5, [pc, #372]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008548:	586a      	ldr	r2, [r5, r1]
 800854a:	43b2      	bics	r2, r6
 800854c:	68e6      	ldr	r6, [r4, #12]
 800854e:	4332      	orrs	r2, r6
 8008550:	506a      	str	r2, [r5, r1]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008552:	069a      	lsls	r2, r3, #26
 8008554:	d507      	bpl.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008556:	2188      	movs	r1, #136	@ 0x88
 8008558:	4d58      	ldr	r5, [pc, #352]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800855a:	4e5e      	ldr	r6, [pc, #376]	@ (80086d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800855c:	586a      	ldr	r2, [r5, r1]
 800855e:	4032      	ands	r2, r6
 8008560:	69a6      	ldr	r6, [r4, #24]
 8008562:	4332      	orrs	r2, r6
 8008564:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008566:	065a      	lsls	r2, r3, #25
 8008568:	d507      	bpl.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800856a:	2188      	movs	r1, #136	@ 0x88
 800856c:	4d53      	ldr	r5, [pc, #332]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800856e:	4e5a      	ldr	r6, [pc, #360]	@ (80086d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8008570:	586a      	ldr	r2, [r5, r1]
 8008572:	4032      	ands	r2, r6
 8008574:	69e6      	ldr	r6, [r4, #28]
 8008576:	4332      	orrs	r2, r6
 8008578:	506a      	str	r2, [r5, r1]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800857a:	061a      	lsls	r2, r3, #24
 800857c:	d507      	bpl.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x16a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800857e:	2188      	movs	r1, #136	@ 0x88
 8008580:	4d4e      	ldr	r5, [pc, #312]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008582:	4e56      	ldr	r6, [pc, #344]	@ (80086dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8008584:	586a      	ldr	r2, [r5, r1]
 8008586:	4032      	ands	r2, r6
 8008588:	6a26      	ldr	r6, [r4, #32]
 800858a:	4332      	orrs	r2, r6
 800858c:	506a      	str	r2, [r5, r1]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800858e:	05da      	lsls	r2, r3, #23
 8008590:	d507      	bpl.n	80085a2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008592:	2188      	movs	r1, #136	@ 0x88
 8008594:	4d49      	ldr	r5, [pc, #292]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008596:	4e52      	ldr	r6, [pc, #328]	@ (80086e0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008598:	586a      	ldr	r2, [r5, r1]
 800859a:	4032      	ands	r2, r6
 800859c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800859e:	4332      	orrs	r2, r6
 80085a0:	506a      	str	r2, [r5, r1]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80085a2:	059a      	lsls	r2, r3, #22
 80085a4:	d507      	bpl.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80085a6:	2188      	movs	r1, #136	@ 0x88
 80085a8:	4d44      	ldr	r5, [pc, #272]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80085aa:	4e4e      	ldr	r6, [pc, #312]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80085ac:	586a      	ldr	r2, [r5, r1]
 80085ae:	4032      	ands	r2, r6
 80085b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085b2:	4332      	orrs	r2, r6
 80085b4:	506a      	str	r2, [r5, r1]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085b6:	045a      	lsls	r2, r3, #17
 80085b8:	d50b      	bpl.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 80085ba:	2280      	movs	r2, #128	@ 0x80
 80085bc:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80085be:	0552      	lsls	r2, r2, #21
 80085c0:	4296      	cmp	r6, r2
 80085c2:	d05a      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x256>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80085c4:	2188      	movs	r1, #136	@ 0x88
 80085c6:	4d3d      	ldr	r5, [pc, #244]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80085c8:	4f47      	ldr	r7, [pc, #284]	@ (80086e8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80085ca:	586a      	ldr	r2, [r5, r1]
 80085cc:	403a      	ands	r2, r7
 80085ce:	4332      	orrs	r2, r6
 80085d0:	506a      	str	r2, [r5, r1]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80085d2:	04da      	lsls	r2, r3, #19
 80085d4:	d50b      	bpl.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 80085d6:	2280      	movs	r2, #128	@ 0x80
 80085d8:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 80085da:	0512      	lsls	r2, r2, #20
 80085dc:	4296      	cmp	r6, r2
 80085de:	d053      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x264>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085e0:	2188      	movs	r1, #136	@ 0x88
 80085e2:	4d36      	ldr	r5, [pc, #216]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80085e4:	4f41      	ldr	r7, [pc, #260]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80085e6:	586a      	ldr	r2, [r5, r1]
 80085e8:	403a      	ands	r2, r7
 80085ea:	4332      	orrs	r2, r6
 80085ec:	506a      	str	r2, [r5, r1]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80085ee:	049a      	lsls	r2, r3, #18
 80085f0:	d50b      	bpl.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 80085f2:	2280      	movs	r2, #128	@ 0x80
 80085f4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80085f6:	0512      	lsls	r2, r2, #20
 80085f8:	4296      	cmp	r6, r2
 80085fa:	d04c      	beq.n	8008696 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80085fc:	2188      	movs	r1, #136	@ 0x88
 80085fe:	4d2f      	ldr	r5, [pc, #188]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008600:	4f3a      	ldr	r7, [pc, #232]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8008602:	586a      	ldr	r2, [r5, r1]
 8008604:	403a      	ands	r2, r7
 8008606:	4332      	orrs	r2, r6
 8008608:	506a      	str	r2, [r5, r1]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800860a:	055a      	lsls	r2, r3, #21
 800860c:	d50b      	bpl.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x202>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 800860e:	2280      	movs	r2, #128	@ 0x80
 8008610:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008612:	0452      	lsls	r2, r2, #17
 8008614:	4291      	cmp	r1, r2
 8008616:	d045      	beq.n	80086a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008618:	2588      	movs	r5, #136	@ 0x88
 800861a:	4e28      	ldr	r6, [pc, #160]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800861c:	4f34      	ldr	r7, [pc, #208]	@ (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800861e:	5972      	ldr	r2, [r6, r5]
 8008620:	403a      	ands	r2, r7
 8008622:	430a      	orrs	r2, r1
 8008624:	5172      	str	r2, [r6, r5]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008626:	051b      	lsls	r3, r3, #20
 8008628:	d50b      	bpl.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x21e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 800862a:	2380      	movs	r3, #128	@ 0x80
 800862c:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 800862e:	049b      	lsls	r3, r3, #18
 8008630:	429c      	cmp	r4, r3
 8008632:	d03c      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008634:	2288      	movs	r2, #136	@ 0x88
 8008636:	4921      	ldr	r1, [pc, #132]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008638:	4d2d      	ldr	r5, [pc, #180]	@ (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800863a:	588b      	ldr	r3, [r1, r2]
 800863c:	402b      	ands	r3, r5
 800863e:	4323      	orrs	r3, r4
 8008640:	508b      	str	r3, [r1, r2]

  }

  return status;
}
 8008642:	b002      	add	sp, #8
 8008644:	bce0      	pop	{r5, r6, r7}
 8008646:	46ba      	mov	sl, r7
 8008648:	46b1      	mov	r9, r6
 800864a:	46a8      	mov	r8, r5
 800864c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800864e:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8008650:	4311      	orrs	r1, r2
 8008652:	6599      	str	r1, [r3, #88]	@ 0x58
 8008654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008656:	4013      	ands	r3, r2
 8008658:	9301      	str	r3, [sp, #4]
 800865a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800865c:	2301      	movs	r3, #1
 800865e:	469a      	mov	sl, r3
 8008660:	e6f3      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x26>
    if (pwrclkchanged == SET)
 8008662:	4652      	mov	r2, sl
        status = ret;
 8008664:	2003      	movs	r0, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008666:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8008668:	2a01      	cmp	r2, #1
 800866a:	d000      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x24a>
 800866c:	e73f      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_PWR_CLK_DISABLE();
 800866e:	4913      	ldr	r1, [pc, #76]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8008670:	4d20      	ldr	r5, [pc, #128]	@ (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8008672:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8008674:	402a      	ands	r2, r5
 8008676:	658a      	str	r2, [r1, #88]	@ 0x58
 8008678:	e739      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 800867a:	2280      	movs	r2, #128	@ 0x80
 800867c:	490f      	ldr	r1, [pc, #60]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800867e:	0252      	lsls	r2, r2, #9
 8008680:	68cd      	ldr	r5, [r1, #12]
 8008682:	432a      	orrs	r2, r5
 8008684:	60ca      	str	r2, [r1, #12]
 8008686:	e79d      	b.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8008688:	2280      	movs	r2, #128	@ 0x80
 800868a:	490c      	ldr	r1, [pc, #48]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800868c:	0452      	lsls	r2, r2, #17
 800868e:	68cd      	ldr	r5, [r1, #12]
 8008690:	432a      	orrs	r2, r5
 8008692:	60ca      	str	r2, [r1, #12]
 8008694:	e7a4      	b.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8008696:	2280      	movs	r2, #128	@ 0x80
 8008698:	4908      	ldr	r1, [pc, #32]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800869a:	0452      	lsls	r2, r2, #17
 800869c:	68cd      	ldr	r5, [r1, #12]
 800869e:	432a      	orrs	r2, r5
 80086a0:	60ca      	str	r2, [r1, #12]
 80086a2:	e7ab      	b.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80086a4:	4d05      	ldr	r5, [pc, #20]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80086a6:	68ea      	ldr	r2, [r5, #12]
 80086a8:	430a      	orrs	r2, r1
 80086aa:	60ea      	str	r2, [r5, #12]
 80086ac:	e7b4      	b.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80086ae:	2380      	movs	r3, #128	@ 0x80
 80086b0:	4a02      	ldr	r2, [pc, #8]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80086b2:	045b      	lsls	r3, r3, #17
 80086b4:	68d1      	ldr	r1, [r2, #12]
 80086b6:	430b      	orrs	r3, r1
 80086b8:	60d3      	str	r3, [r2, #12]
 80086ba:	e7bb      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80086bc:	40021000 	.word	0x40021000
 80086c0:	40007000 	.word	0x40007000
 80086c4:	fffffcff 	.word	0xfffffcff
 80086c8:	fffeffff 	.word	0xfffeffff
 80086cc:	00001388 	.word	0x00001388
 80086d0:	fffff3ff 	.word	0xfffff3ff
 80086d4:	ffffcfff 	.word	0xffffcfff
 80086d8:	fffcffff 	.word	0xfffcffff
 80086dc:	fff3ffff 	.word	0xfff3ffff
 80086e0:	ffcfffff 	.word	0xffcfffff
 80086e4:	ff3fffff 	.word	0xff3fffff
 80086e8:	cfffffff 	.word	0xcfffffff
 80086ec:	f3ffffff 	.word	0xf3ffffff
 80086f0:	feffffff 	.word	0xfeffffff
 80086f4:	efffffff 	.word	0xefffffff

080086f8 <HAL_RCCEx_GetPLLClockFreq>:
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80086f8:	2203      	movs	r2, #3
  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086fa:	4b2f      	ldr	r3, [pc, #188]	@ (80087b8 <HAL_RCCEx_GetPLLClockFreq+0xc0>)
{
 80086fc:	b570      	push	{r4, r5, r6, lr}
  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086fe:	68dd      	ldr	r5, [r3, #12]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008700:	68d9      	ldr	r1, [r3, #12]
{
 8008702:	0004      	movs	r4, r0
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008704:	400a      	ands	r2, r1
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008706:	68d9      	ldr	r1, [r3, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008708:	6818      	ldr	r0, [r3, #0]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800870a:	0649      	lsls	r1, r1, #25
  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800870c:	046d      	lsls	r5, r5, #17
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800870e:	0f49      	lsrs	r1, r1, #29
  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008710:	0e6d      	lsrs	r5, r5, #25
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008712:	3101      	adds	r1, #1
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008714:	0700      	lsls	r0, r0, #28
 8008716:	d53f      	bpl.n	8008798 <HAL_RCCEx_GetPLLClockFreq+0xa0>
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	061b      	lsls	r3, r3, #24
 800871c:	0f1b      	lsrs	r3, r3, #28
  if (msirange > 11U)
 800871e:	2b0b      	cmp	r3, #11
 8008720:	d900      	bls.n	8008724 <HAL_RCCEx_GetPLLClockFreq+0x2c>
 8008722:	230b      	movs	r3, #11
  {
    msirange = 11U;
  }
  switch (pllsource)
 8008724:	2a02      	cmp	r2, #2
 8008726:	d03c      	beq.n	80087a2 <HAL_RCCEx_GetPLLClockFreq+0xaa>
 8008728:	2a03      	cmp	r2, #3
 800872a:	d03f      	beq.n	80087ac <HAL_RCCEx_GetPLLClockFreq+0xb4>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
      break;

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 800872c:	4a23      	ldr	r2, [pc, #140]	@ (80087bc <HAL_RCCEx_GetPLLClockFreq+0xc4>)
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	5898      	ldr	r0, [r3, r2]
 8008732:	f7f7 fd05 	bl	8000140 <__udivsi3>
 8008736:	4345      	muls	r5, r0
      break;
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 8008738:	491f      	ldr	r1, [pc, #124]	@ (80087b8 <HAL_RCCEx_GetPLLClockFreq+0xc0>)
 800873a:	2380      	movs	r3, #128	@ 0x80
 800873c:	68ca      	ldr	r2, [r1, #12]
 800873e:	025b      	lsls	r3, r3, #9
 8008740:	0010      	movs	r0, r2
 8008742:	4018      	ands	r0, r3
 8008744:	421a      	tst	r2, r3
 8008746:	d006      	beq.n	8008756 <HAL_RCCEx_GetPLLClockFreq+0x5e>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008748:	68c9      	ldr	r1, [r1, #12]
 800874a:	0028      	movs	r0, r5
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 800874c:	0289      	lsls	r1, r1, #10
 800874e:	0ec9      	lsrs	r1, r1, #27
 8008750:	3101      	adds	r1, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008752:	f7f7 fcf5 	bl	8000140 <__udivsi3>
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 8008756:	4918      	ldr	r1, [pc, #96]	@ (80087b8 <HAL_RCCEx_GetPLLClockFreq+0xc0>)
 8008758:	6020      	str	r0, [r4, #0]
 800875a:	68ca      	ldr	r2, [r1, #12]
 800875c:	2380      	movs	r3, #128	@ 0x80
 800875e:	0010      	movs	r0, r2
 8008760:	045b      	lsls	r3, r3, #17
 8008762:	4018      	ands	r0, r3
 8008764:	421a      	tst	r2, r3
 8008766:	d006      	beq.n	8008776 <HAL_RCCEx_GetPLLClockFreq+0x7e>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008768:	68c9      	ldr	r1, [r1, #12]
 800876a:	0028      	movs	r0, r5
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 800876c:	0109      	lsls	r1, r1, #4
 800876e:	0f49      	lsrs	r1, r1, #29
 8008770:	3101      	adds	r1, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008772:	f7f7 fce5 	bl	8000140 <__udivsi3>
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8008776:	4910      	ldr	r1, [pc, #64]	@ (80087b8 <HAL_RCCEx_GetPLLClockFreq+0xc0>)
 8008778:	6060      	str	r0, [r4, #4]
 800877a:	68ca      	ldr	r2, [r1, #12]
 800877c:	2380      	movs	r3, #128	@ 0x80
 800877e:	0010      	movs	r0, r2
 8008780:	055b      	lsls	r3, r3, #21
 8008782:	4018      	ands	r0, r3
 8008784:	421a      	tst	r2, r3
 8008786:	d005      	beq.n	8008794 <HAL_RCCEx_GetPLLClockFreq+0x9c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008788:	68c9      	ldr	r1, [r1, #12]
 800878a:	0028      	movs	r0, r5
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 800878c:	0f49      	lsrs	r1, r1, #29
 800878e:	3101      	adds	r1, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008790:	f7f7 fcd6 	bl	8000140 <__udivsi3>
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8008794:	60a0      	str	r0, [r4, #8]
 8008796:	bd70      	pop	{r4, r5, r6, pc}
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008798:	2094      	movs	r0, #148	@ 0x94
 800879a:	581b      	ldr	r3, [r3, r0]
 800879c:	051b      	lsls	r3, r3, #20
 800879e:	0f1b      	lsrs	r3, r3, #28
 80087a0:	e7bd      	b.n	800871e <HAL_RCCEx_GetPLLClockFreq+0x26>
      pllvco = (HSI_VALUE / pllm) * plln;
 80087a2:	4807      	ldr	r0, [pc, #28]	@ (80087c0 <HAL_RCCEx_GetPLLClockFreq+0xc8>)
 80087a4:	f7f7 fccc 	bl	8000140 <__udivsi3>
 80087a8:	4345      	muls	r5, r0
      break;
 80087aa:	e7c5      	b.n	8008738 <HAL_RCCEx_GetPLLClockFreq+0x40>
      pllvco = (HSE_VALUE / pllm) * plln;
 80087ac:	4805      	ldr	r0, [pc, #20]	@ (80087c4 <HAL_RCCEx_GetPLLClockFreq+0xcc>)
 80087ae:	f7f7 fcc7 	bl	8000140 <__udivsi3>
 80087b2:	4345      	muls	r5, r0
      break;
 80087b4:	e7c0      	b.n	8008738 <HAL_RCCEx_GetPLLClockFreq+0x40>
 80087b6:	46c0      	nop			@ (mov r8, r8)
 80087b8:	40021000 	.word	0x40021000
 80087bc:	0800ee40 	.word	0x0800ee40
 80087c0:	00f42400 	.word	0x00f42400
 80087c4:	003d0900 	.word	0x003d0900

080087c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80087c8:	2380      	movs	r3, #128	@ 0x80
{
 80087ca:	b510      	push	{r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80087cc:	021b      	lsls	r3, r3, #8
{
 80087ce:	b084      	sub	sp, #16
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80087d0:	4298      	cmp	r0, r3
 80087d2:	d100      	bne.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
 80087d4:	e09e      	b.n	8008914 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
    switch (PeriphClk)
 80087d6:	2380      	movs	r3, #128	@ 0x80
 80087d8:	005b      	lsls	r3, r3, #1
 80087da:	4298      	cmp	r0, r3
 80087dc:	d100      	bne.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 80087de:	e1af      	b.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80087e0:	d809      	bhi.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
 80087e2:	2820      	cmp	r0, #32
 80087e4:	d836      	bhi.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	d018      	beq.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 80087ea:	2820      	cmp	r0, #32
 80087ec:	d816      	bhi.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 80087ee:	4bb4      	ldr	r3, [pc, #720]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80087f0:	0080      	lsls	r0, r0, #2
 80087f2:	581b      	ldr	r3, [r3, r0]
 80087f4:	469f      	mov	pc, r3
 80087f6:	2380      	movs	r3, #128	@ 0x80
 80087f8:	015b      	lsls	r3, r3, #5
 80087fa:	4298      	cmp	r0, r3
 80087fc:	d100      	bne.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80087fe:	e18b      	b.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 8008800:	d90f      	bls.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8008802:	2380      	movs	r3, #128	@ 0x80
 8008804:	01db      	lsls	r3, r3, #7
 8008806:	4298      	cmp	r0, r3
 8008808:	d100      	bne.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x44>
 800880a:	e0ca      	b.n	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
 800880c:	d93c      	bls.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800880e:	4bad      	ldr	r3, [pc, #692]	@ (8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8008810:	469c      	mov	ip, r3
 8008812:	4bad      	ldr	r3, [pc, #692]	@ (8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8008814:	4460      	add	r0, ip
 8008816:	4218      	tst	r0, r3
 8008818:	d100      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800881a:	e0a3      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 800881c:	2000      	movs	r0, #0
}
 800881e:	b004      	add	sp, #16
 8008820:	bd10      	pop	{r4, pc}
    switch (PeriphClk)
 8008822:	2380      	movs	r3, #128	@ 0x80
 8008824:	00db      	lsls	r3, r3, #3
 8008826:	4298      	cmp	r0, r3
 8008828:	d100      	bne.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800882a:	e0cf      	b.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 800882c:	2280      	movs	r2, #128	@ 0x80
 800882e:	0112      	lsls	r2, r2, #4
 8008830:	4290      	cmp	r0, r2
 8008832:	d155      	bne.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8008834:	2388      	movs	r3, #136	@ 0x88
 8008836:	4aa5      	ldr	r2, [pc, #660]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008838:	58d3      	ldr	r3, [r2, r3]
        switch (srcclk)
 800883a:	019b      	lsls	r3, r3, #6
 800883c:	d500      	bpl.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800883e:	e0cb      	b.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8008840:	23e0      	movs	r3, #224	@ 0xe0
 8008842:	6892      	ldr	r2, [r2, #8]
 8008844:	01db      	lsls	r3, r3, #7
 8008846:	421a      	tst	r2, r3
 8008848:	d100      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 800884a:	e08b      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 800884c:	f7ff fdd8 	bl	8008400 <HAL_RCC_GetPCLK1Freq>
 8008850:	0040      	lsls	r0, r0, #1
 8008852:	e7e4      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
    switch (PeriphClk)
 8008854:	2840      	cmp	r0, #64	@ 0x40
 8008856:	d074      	beq.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 8008858:	2880      	cmp	r0, #128	@ 0x80
 800885a:	d1df      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800885c:	2388      	movs	r3, #136	@ 0x88
 800885e:	22c0      	movs	r2, #192	@ 0xc0
 8008860:	2180      	movs	r1, #128	@ 0x80
 8008862:	489a      	ldr	r0, [pc, #616]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008864:	0312      	lsls	r2, r2, #12
 8008866:	58c3      	ldr	r3, [r0, r3]
 8008868:	0309      	lsls	r1, r1, #12
 800886a:	4013      	ands	r3, r2
        switch (srcclk)
 800886c:	428b      	cmp	r3, r1
 800886e:	d100      	bne.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8008870:	e11c      	b.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8008872:	d900      	bls.n	8008876 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 8008874:	e134      	b.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008876:	2b00      	cmp	r3, #0
 8008878:	d074      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 800887a:	2280      	movs	r2, #128	@ 0x80
 800887c:	02d2      	lsls	r2, r2, #11
 800887e:	4293      	cmp	r3, r2
 8008880:	d1cc      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008882:	4c92      	ldr	r4, [pc, #584]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008884:	2194      	movs	r1, #148	@ 0x94
 8008886:	e07b      	b.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
    switch (PeriphClk)
 8008888:	2380      	movs	r3, #128	@ 0x80
 800888a:	019b      	lsls	r3, r3, #6
 800888c:	4298      	cmp	r0, r3
 800888e:	d1c5      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008890:	2388      	movs	r3, #136	@ 0x88
 8008892:	4a8e      	ldr	r2, [pc, #568]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008894:	2180      	movs	r1, #128	@ 0x80
 8008896:	58d3      	ldr	r3, [r2, r3]
 8008898:	22c0      	movs	r2, #192	@ 0xc0
 800889a:	0512      	lsls	r2, r2, #20
 800889c:	4013      	ands	r3, r2
        switch (srcclk)
 800889e:	0509      	lsls	r1, r1, #20
 80088a0:	428b      	cmp	r3, r1
 80088a2:	d100      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 80088a4:	e098      	b.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d100      	bne.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 80088aa:	e167      	b.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 80088ac:	2280      	movs	r2, #128	@ 0x80
 80088ae:	2000      	movs	r0, #0
 80088b0:	04d2      	lsls	r2, r2, #19
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d1b3      	bne.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80088b6:	4985      	ldr	r1, [pc, #532]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80088b8:	2202      	movs	r2, #2
 80088ba:	0010      	movs	r0, r2
 80088bc:	680b      	ldr	r3, [r1, #0]
 80088be:	4018      	ands	r0, r3
 80088c0:	421a      	tst	r2, r3
 80088c2:	d0ac      	beq.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80088c4:	680b      	ldr	r3, [r1, #0]
 80088c6:	071b      	lsls	r3, r3, #28
 80088c8:	d400      	bmi.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 80088ca:	e160      	b.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 80088cc:	680b      	ldr	r3, [r1, #0]
 80088ce:	061b      	lsls	r3, r3, #24
 80088d0:	0f1b      	lsrs	r3, r3, #28
              frequency = MSIRangeTable[msirange];
 80088d2:	4a7f      	ldr	r2, [pc, #508]	@ (8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
              if (msirange > 11U)
 80088d4:	2b0b      	cmp	r3, #11
 80088d6:	d900      	bls.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80088d8:	230b      	movs	r3, #11
              frequency = MSIRangeTable[msirange];
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	5898      	ldr	r0, [r3, r2]
 80088de:	e79e      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
    switch (PeriphClk)
 80088e0:	2280      	movs	r2, #128	@ 0x80
 80088e2:	0092      	lsls	r2, r2, #2
 80088e4:	4290      	cmp	r0, r2
 80088e6:	d199      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80088e8:	2288      	movs	r2, #136	@ 0x88
 80088ea:	21c0      	movs	r1, #192	@ 0xc0
 80088ec:	4877      	ldr	r0, [pc, #476]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80088ee:	0409      	lsls	r1, r1, #16
 80088f0:	5882      	ldr	r2, [r0, r2]
 80088f2:	400a      	ands	r2, r1
        switch (srcclk)
 80088f4:	2180      	movs	r1, #128	@ 0x80
 80088f6:	0409      	lsls	r1, r1, #16
 80088f8:	428a      	cmp	r2, r1
 80088fa:	d100      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 80088fc:	e0d8      	b.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80088fe:	d900      	bls.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008900:	e100      	b.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 8008902:	2a00      	cmp	r2, #0
 8008904:	d02e      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008906:	2380      	movs	r3, #128	@ 0x80
 8008908:	03db      	lsls	r3, r3, #15
 800890a:	429a      	cmp	r2, r3
 800890c:	d000      	beq.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800890e:	e785      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008910:	4c6e      	ldr	r4, [pc, #440]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008912:	e7b7      	b.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008914:	2490      	movs	r4, #144	@ 0x90
 8008916:	22c0      	movs	r2, #192	@ 0xc0
    switch (srcclk)
 8008918:	2080      	movs	r0, #128	@ 0x80
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800891a:	496c      	ldr	r1, [pc, #432]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800891c:	0092      	lsls	r2, r2, #2
 800891e:	590b      	ldr	r3, [r1, r4]
    switch (srcclk)
 8008920:	0080      	lsls	r0, r0, #2
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008922:	4013      	ands	r3, r2
    switch (srcclk)
 8008924:	4283      	cmp	r3, r0
 8008926:	d02a      	beq.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8008928:	4293      	cmp	r3, r2
 800892a:	d01e      	beq.n	800896a <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800892c:	2280      	movs	r2, #128	@ 0x80
 800892e:	2000      	movs	r0, #0
 8008930:	0052      	lsls	r2, r2, #1
 8008932:	4293      	cmp	r3, r2
 8008934:	d000      	beq.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8008936:	e772      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008938:	5908      	ldr	r0, [r1, r4]
 800893a:	0780      	lsls	r0, r0, #30
 800893c:	0fc0      	lsrs	r0, r0, #31
 800893e:	03c0      	lsls	r0, r0, #15
 8008940:	e76d      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008942:	2388      	movs	r3, #136	@ 0x88
 8008944:	21c0      	movs	r1, #192	@ 0xc0
 8008946:	4a61      	ldr	r2, [pc, #388]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008948:	0289      	lsls	r1, r1, #10
 800894a:	58d3      	ldr	r3, [r2, r3]
 800894c:	400b      	ands	r3, r1
        switch (srcclk)
 800894e:	2180      	movs	r1, #128	@ 0x80
 8008950:	0249      	lsls	r1, r1, #9
 8008952:	428b      	cmp	r3, r1
 8008954:	d037      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008956:	2180      	movs	r1, #128	@ 0x80
 8008958:	0289      	lsls	r1, r1, #10
 800895a:	428b      	cmp	r3, r1
 800895c:	d05c      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 800895e:	2b00      	cmp	r3, #0
 8008960:	d000      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008962:	e75b      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
              frequency = HAL_RCC_GetPCLK1Freq();
 8008964:	f7ff fd4c 	bl	8008400 <HAL_RCC_GetPCLK1Freq>
 8008968:	e759      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800896a:	680a      	ldr	r2, [r1, #0]
 800896c:	2380      	movs	r3, #128	@ 0x80
 800896e:	0010      	movs	r0, r2
 8008970:	029b      	lsls	r3, r3, #10
 8008972:	4018      	ands	r0, r3
 8008974:	421a      	tst	r2, r3
 8008976:	d100      	bne.n	800897a <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8008978:	e751      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
          frequency = HSE_VALUE / 32U;
 800897a:	4856      	ldr	r0, [pc, #344]	@ (8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800897c:	e74f      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800897e:	2494      	movs	r4, #148	@ 0x94
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008980:	2202      	movs	r2, #2
 8008982:	0010      	movs	r0, r2
 8008984:	5863      	ldr	r3, [r4, r1]
 8008986:	4018      	ands	r0, r3
 8008988:	421a      	tst	r2, r3
 800898a:	d100      	bne.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800898c:	e747      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800898e:	2004      	movs	r0, #4
 8008990:	5863      	ldr	r3, [r4, r1]
 8008992:	4018      	ands	r0, r3
            frequency = LSI_VALUE / 128U;
 8008994:	4243      	negs	r3, r0
 8008996:	4158      	adcs	r0, r3
 8008998:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800899a:	4240      	negs	r0, r0
 800899c:	4018      	ands	r0, r3
 800899e:	30fa      	adds	r0, #250	@ 0xfa
 80089a0:	e73d      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80089a2:	2388      	movs	r3, #136	@ 0x88
 80089a4:	21c0      	movs	r1, #192	@ 0xc0
 80089a6:	4a49      	ldr	r2, [pc, #292]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80089a8:	0589      	lsls	r1, r1, #22
 80089aa:	58d3      	ldr	r3, [r2, r3]
 80089ac:	400b      	ands	r3, r1
        switch (srcclk)
 80089ae:	2180      	movs	r1, #128	@ 0x80
 80089b0:	0549      	lsls	r1, r1, #21
 80089b2:	428b      	cmp	r3, r1
 80089b4:	d100      	bne.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 80089b6:	e0e3      	b.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80089b8:	2180      	movs	r1, #128	@ 0x80
 80089ba:	0589      	lsls	r1, r1, #22
 80089bc:	428b      	cmp	r3, r1
 80089be:	d02b      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d000      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 80089c4:	e72a      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            frequency = HAL_RCC_GetSysClockFreq();
 80089c6:	f7ff f8e9 	bl	8007b9c <HAL_RCC_GetSysClockFreq>
            break;
 80089ca:	e728      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 80089cc:	2388      	movs	r3, #136	@ 0x88
 80089ce:	4a3f      	ldr	r2, [pc, #252]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80089d0:	58d3      	ldr	r3, [r2, r3]
        switch (srcclk)
 80089d2:	01db      	lsls	r3, r3, #7
 80089d4:	d400      	bmi.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80089d6:	e733      	b.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80089d8:	a801      	add	r0, sp, #4
 80089da:	f7ff fe8d 	bl	80086f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80089de:	9802      	ldr	r0, [sp, #8]
            break;
 80089e0:	e71d      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80089e2:	2388      	movs	r3, #136	@ 0x88
 80089e4:	4a39      	ldr	r2, [pc, #228]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80089e6:	58d1      	ldr	r1, [r2, r3]
 80089e8:	3b85      	subs	r3, #133	@ 0x85
 80089ea:	400b      	ands	r3, r1
        switch (srcclk)
 80089ec:	2b02      	cmp	r3, #2
 80089ee:	d013      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 80089f0:	2b03      	cmp	r3, #3
 80089f2:	d100      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80089f4:	e080      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d1b4      	bne.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 80089fa:	e7e4      	b.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80089fc:	2388      	movs	r3, #136	@ 0x88
 80089fe:	21c0      	movs	r1, #192	@ 0xc0
 8008a00:	4a32      	ldr	r2, [pc, #200]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008a02:	0189      	lsls	r1, r1, #6
 8008a04:	58d3      	ldr	r3, [r2, r3]
 8008a06:	400b      	ands	r3, r1
        switch (srcclk)
 8008a08:	2180      	movs	r1, #128	@ 0x80
 8008a0a:	0149      	lsls	r1, r1, #5
 8008a0c:	428b      	cmp	r3, r1
 8008a0e:	d0da      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008a10:	2180      	movs	r1, #128	@ 0x80
 8008a12:	0189      	lsls	r1, r1, #6
 8008a14:	428b      	cmp	r3, r1
 8008a16:	d1a2      	bne.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a18:	6812      	ldr	r2, [r2, #0]
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a1a:	2380      	movs	r3, #128	@ 0x80
 8008a1c:	0010      	movs	r0, r2
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	4018      	ands	r0, r3
 8008a22:	421a      	tst	r2, r3
 8008a24:	d100      	bne.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008a26:	e6fa      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
              frequency = HSI_VALUE;
 8008a28:	482c      	ldr	r0, [pc, #176]	@ (8008adc <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 8008a2a:	e6f8      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008a2c:	2388      	movs	r3, #136	@ 0x88
 8008a2e:	4a27      	ldr	r2, [pc, #156]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008a30:	58d1      	ldr	r1, [r2, r3]
 8008a32:	3b7c      	subs	r3, #124	@ 0x7c
 8008a34:	400b      	ands	r3, r1
        switch (srcclk)
 8008a36:	2b08      	cmp	r3, #8
 8008a38:	d0ee      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 8008a3a:	d86a      	bhi.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d091      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008a40:	2b04      	cmp	r3, #4
 8008a42:	d0c0      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008a44:	e6ea      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8008a46:	2388      	movs	r3, #136	@ 0x88
 8008a48:	4a20      	ldr	r2, [pc, #128]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008a4a:	58d1      	ldr	r1, [r2, r3]
 8008a4c:	3338      	adds	r3, #56	@ 0x38
 8008a4e:	400b      	ands	r3, r1
        switch (srcclk)
 8008a50:	2b80      	cmp	r3, #128	@ 0x80
 8008a52:	d0e1      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 8008a54:	d84d      	bhi.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d084      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008a5a:	2b40      	cmp	r3, #64	@ 0x40
 8008a5c:	d0b3      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008a5e:	e6dd      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8008a60:	2388      	movs	r3, #136	@ 0x88
 8008a62:	22c0      	movs	r2, #192	@ 0xc0
 8008a64:	2180      	movs	r1, #128	@ 0x80
 8008a66:	4819      	ldr	r0, [pc, #100]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008a68:	0092      	lsls	r2, r2, #2
 8008a6a:	58c3      	ldr	r3, [r0, r3]
 8008a6c:	0089      	lsls	r1, r1, #2
 8008a6e:	4013      	ands	r3, r2
        switch (srcclk)
 8008a70:	428b      	cmp	r3, r1
 8008a72:	d01b      	beq.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8008a74:	d834      	bhi.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d100      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
 8008a7a:	e773      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008a7c:	2280      	movs	r2, #128	@ 0x80
 8008a7e:	0052      	lsls	r2, r2, #1
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d0a0      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008a84:	e6ca      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008a86:	2388      	movs	r3, #136	@ 0x88
 8008a88:	22c0      	movs	r2, #192	@ 0xc0
 8008a8a:	2180      	movs	r1, #128	@ 0x80
 8008a8c:	480f      	ldr	r0, [pc, #60]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008a8e:	0112      	lsls	r2, r2, #4
 8008a90:	58c3      	ldr	r3, [r0, r3]
 8008a92:	0109      	lsls	r1, r1, #4
 8008a94:	4013      	ands	r3, r2
        switch (srcclk)
 8008a96:	428b      	cmp	r3, r1
 8008a98:	d008      	beq.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8008a9a:	d821      	bhi.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d100      	bne.n	8008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 8008aa0:	e760      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008aa2:	2280      	movs	r2, #128	@ 0x80
 8008aa4:	00d2      	lsls	r2, r2, #3
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d08d      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8008aaa:	e6b7      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008aac:	6802      	ldr	r2, [r0, #0]
 8008aae:	e7b4      	b.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ab0:	6802      	ldr	r2, [r0, #0]
 8008ab2:	0010      	movs	r0, r2
 8008ab4:	4018      	ands	r0, r3
 8008ab6:	421a      	tst	r2, r3
 8008ab8:	d100      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8008aba:	e6b0      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008abc:	e7b4      	b.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008abe:	46c0      	nop			@ (mov r8, r8)
 8008ac0:	0800ee88 	.word	0x0800ee88
 8008ac4:	ffff0000 	.word	0xffff0000
 8008ac8:	fffeffff 	.word	0xfffeffff
 8008acc:	40021000 	.word	0x40021000
 8008ad0:	0800ee40 	.word	0x0800ee40
 8008ad4:	0001e848 	.word	0x0001e848
 8008ad8:	00007c06 	.word	0x00007c06
 8008adc:	00f42400 	.word	0x00f42400
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d000      	beq.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008ae4:	e69a      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008ae6:	2390      	movs	r3, #144	@ 0x90
 8008ae8:	58c0      	ldr	r0, [r0, r3]
 8008aea:	0780      	lsls	r0, r0, #30
 8008aec:	0fc0      	lsrs	r0, r0, #31
 8008aee:	03c0      	lsls	r0, r0, #15
 8008af0:	e695      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008af2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008af4:	d000      	beq.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
 8008af6:	e691      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008af8:	2390      	movs	r3, #144	@ 0x90
 8008afa:	58d0      	ldr	r0, [r2, r3]
 8008afc:	0780      	lsls	r0, r0, #30
 8008afe:	0fc0      	lsrs	r0, r0, #31
 8008b00:	03c0      	lsls	r0, r0, #15
 8008b02:	e68c      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008b04:	23c0      	movs	r3, #192	@ 0xc0
 8008b06:	041b      	lsls	r3, r3, #16
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d000      	beq.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8008b0c:	e686      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8008b0e:	4a22      	ldr	r2, [pc, #136]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>)
 8008b10:	e7f2      	b.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
 8008b12:	2b0c      	cmp	r3, #12
 8008b14:	d0f0      	beq.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
 8008b16:	e681      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008b18:	2388      	movs	r3, #136	@ 0x88
 8008b1a:	22c0      	movs	r2, #192	@ 0xc0
 8008b1c:	2080      	movs	r0, #128	@ 0x80
 8008b1e:	491e      	ldr	r1, [pc, #120]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>)
 8008b20:	0512      	lsls	r2, r2, #20
 8008b22:	58cb      	ldr	r3, [r1, r3]
 8008b24:	0500      	lsls	r0, r0, #20
 8008b26:	4013      	ands	r3, r2
        switch (srcclk)
 8008b28:	4283      	cmp	r3, r0
 8008b2a:	d100      	bne.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008b2c:	e754      	b.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d024      	beq.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8008b32:	2280      	movs	r2, #128	@ 0x80
 8008b34:	2000      	movs	r0, #0
 8008b36:	04d2      	lsls	r2, r2, #19
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d000      	beq.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8008b3c:	e66f      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8008b3e:	e6bb      	b.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008b40:	2388      	movs	r3, #136	@ 0x88
 8008b42:	22c0      	movs	r2, #192	@ 0xc0
 8008b44:	2180      	movs	r1, #128	@ 0x80
 8008b46:	4c14      	ldr	r4, [pc, #80]	@ (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>)
 8008b48:	0392      	lsls	r2, r2, #14
 8008b4a:	58e3      	ldr	r3, [r4, r3]
 8008b4c:	0389      	lsls	r1, r1, #14
 8008b4e:	4013      	ands	r3, r2
        switch (srcclk)
 8008b50:	428b      	cmp	r3, r1
 8008b52:	d01a      	beq.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8008b54:	d809      	bhi.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d100      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8008b5a:	e703      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8008b5c:	2280      	movs	r2, #128	@ 0x80
 8008b5e:	0352      	lsls	r2, r2, #13
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d000      	beq.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8008b64:	e65a      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008b66:	2194      	movs	r1, #148	@ 0x94
 8008b68:	e70a      	b.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d000      	beq.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8008b6e:	e655      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008b70:	2390      	movs	r3, #144	@ 0x90
 8008b72:	58e0      	ldr	r0, [r4, r3]
 8008b74:	0780      	lsls	r0, r0, #30
 8008b76:	0fc0      	lsrs	r0, r0, #31
 8008b78:	03c0      	lsls	r0, r0, #15
 8008b7a:	e650      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
            frequency = HSI48_VALUE;
 8008b7c:	4807      	ldr	r0, [pc, #28]	@ (8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>)
 8008b7e:	e64e      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008b80:	a801      	add	r0, sp, #4
 8008b82:	f7ff fdb9 	bl	80086f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 8008b86:	9801      	ldr	r0, [sp, #4]
            break;
 8008b88:	e649      	b.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b8a:	6822      	ldr	r2, [r4, #0]
 8008b8c:	e745      	b.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008b8e:	2394      	movs	r3, #148	@ 0x94
 8008b90:	58cb      	ldr	r3, [r1, r3]
 8008b92:	051b      	lsls	r3, r3, #20
 8008b94:	0f1b      	lsrs	r3, r3, #28
 8008b96:	e69c      	b.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 8008b98:	40021000 	.word	0x40021000
 8008b9c:	02dc6c00 	.word	0x02dc6c00

08008ba0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ba2:	46c6      	mov	lr, r8
 8008ba4:	0004      	movs	r4, r0
 8008ba6:	b500      	push	{lr}
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d064      	beq.n	8008c76 <HAL_RTC_Init+0xd6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008bac:	232d      	movs	r3, #45	@ 0x2d
 8008bae:	5cc3      	ldrb	r3, [r0, r3]
 8008bb0:	b2da      	uxtb	r2, r3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d055      	beq.n	8008c62 <HAL_RTC_Init+0xc2>
      HAL_RTC_MspInit(hrtc);
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008bb6:	232d      	movs	r3, #45	@ 0x2d
 8008bb8:	2202      	movs	r2, #2

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bba:	4d3a      	ldr	r5, [pc, #232]	@ (8008ca4 <HAL_RTC_Init+0x104>)
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008bbc:	54e2      	strb	r2, [r4, r3]
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bbe:	339d      	adds	r3, #157	@ 0x9d
 8008bc0:	626b      	str	r3, [r5, #36]	@ 0x24
 8008bc2:	3b77      	subs	r3, #119	@ 0x77
 8008bc4:	626b      	str	r3, [r5, #36]	@ 0x24
{
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008bc6:	68eb      	ldr	r3, [r5, #12]
 8008bc8:	065b      	lsls	r3, r3, #25
 8008bca:	d535      	bpl.n	8008c38 <HAL_RTC_Init+0x98>
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008bcc:	4d35      	ldr	r5, [pc, #212]	@ (8008ca4 <HAL_RTC_Init+0x104>)
 8008bce:	4a36      	ldr	r2, [pc, #216]	@ (8008ca8 <HAL_RTC_Init+0x108>)
 8008bd0:	69ab      	ldr	r3, [r5, #24]
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	61ab      	str	r3, [r5, #24]
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008bd6:	6921      	ldr	r1, [r4, #16]
 8008bd8:	6863      	ldr	r3, [r4, #4]
 8008bda:	69aa      	ldr	r2, [r5, #24]
 8008bdc:	430b      	orrs	r3, r1
 8008bde:	4313      	orrs	r3, r2
 8008be0:	69a2      	ldr	r2, [r4, #24]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	61ab      	str	r3, [r5, #24]
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008be6:	68a3      	ldr	r3, [r4, #8]
 8008be8:	68e2      	ldr	r2, [r4, #12]
 8008bea:	041b      	lsls	r3, r3, #16
 8008bec:	4313      	orrs	r3, r2
 8008bee:	612b      	str	r3, [r5, #16]
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8008bf0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8008bf2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008bf4:	68ea      	ldr	r2, [r5, #12]
 8008bf6:	430b      	orrs	r3, r1
 8008bf8:	492c      	ldr	r1, [pc, #176]	@ (8008cac <HAL_RTC_Init+0x10c>)
 8008bfa:	400a      	ands	r2, r1
 8008bfc:	4313      	orrs	r3, r2
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008bfe:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8008c00:	60eb      	str	r3, [r5, #12]
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008c02:	68eb      	ldr	r3, [r5, #12]
 8008c04:	4393      	bics	r3, r2
 8008c06:	60eb      	str	r3, [r5, #12]
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008c08:	2320      	movs	r3, #32
 8008c0a:	69aa      	ldr	r2, [r5, #24]
 8008c0c:	4213      	tst	r3, r2
 8008c0e:	d034      	beq.n	8008c7a <HAL_RTC_Init+0xda>
        MODIFY_REG(RTC->CR, \
 8008c10:	4924      	ldr	r1, [pc, #144]	@ (8008ca4 <HAL_RTC_Init+0x104>)
 8008c12:	69e0      	ldr	r0, [r4, #28]
 8008c14:	698a      	ldr	r2, [r1, #24]
 8008c16:	6a23      	ldr	r3, [r4, #32]
 8008c18:	00d2      	lsls	r2, r2, #3
 8008c1a:	4303      	orrs	r3, r0
 8008c1c:	08d2      	lsrs	r2, r2, #3
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	6962      	ldr	r2, [r4, #20]
        hrtc->State = HAL_RTC_STATE_READY;
 8008c22:	2000      	movs	r0, #0
        MODIFY_REG(RTC->CR, \
 8008c24:	4313      	orrs	r3, r2
 8008c26:	618b      	str	r3, [r1, #24]
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c28:	23ff      	movs	r3, #255	@ 0xff
        hrtc->State = HAL_RTC_STATE_READY;
 8008c2a:	2201      	movs	r2, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c2c:	624b      	str	r3, [r1, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_READY;
 8008c2e:	3bd2      	subs	r3, #210	@ 0xd2
 8008c30:	54e2      	strb	r2, [r4, r3]
}
 8008c32:	bc80      	pop	{r7}
 8008c34:	46b8      	mov	r8, r7
 8008c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008c38:	68eb      	ldr	r3, [r5, #12]
 8008c3a:	327e      	adds	r2, #126	@ 0x7e
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	60eb      	str	r3, [r5, #12]

    tickstart = HAL_GetTick();
 8008c40:	f7fe fb7e 	bl	8007340 <HAL_GetTick>
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c44:	23fa      	movs	r3, #250	@ 0xfa
 8008c46:	009b      	lsls	r3, r3, #2
    tickstart = HAL_GetTick();
 8008c48:	0006      	movs	r6, r0
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c4a:	2740      	movs	r7, #64	@ 0x40
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c4c:	4698      	mov	r8, r3
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c4e:	e004      	b.n	8008c5a <HAL_RTC_Init+0xba>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c50:	f7fe fb76 	bl	8007340 <HAL_GetTick>
 8008c54:	1b80      	subs	r0, r0, r6
 8008c56:	4540      	cmp	r0, r8
 8008c58:	d808      	bhi.n	8008c6c <HAL_RTC_Init+0xcc>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c5a:	68eb      	ldr	r3, [r5, #12]
 8008c5c:	421f      	tst	r7, r3
 8008c5e:	d0f7      	beq.n	8008c50 <HAL_RTC_Init+0xb0>
 8008c60:	e7b4      	b.n	8008bcc <HAL_RTC_Init+0x2c>
      hrtc->Lock = HAL_UNLOCKED;
 8008c62:	332c      	adds	r3, #44	@ 0x2c
 8008c64:	54c2      	strb	r2, [r0, r3]
      HAL_RTC_MspInit(hrtc);
 8008c66:	f7fe f941 	bl	8006eec <HAL_RTC_MspInit>
 8008c6a:	e7a4      	b.n	8008bb6 <HAL_RTC_Init+0x16>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c6c:	23ff      	movs	r3, #255	@ 0xff
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008c6e:	2204      	movs	r2, #4
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c70:	626b      	str	r3, [r5, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008c72:	3bd2      	subs	r3, #210	@ 0xd2
 8008c74:	54e2      	strb	r2, [r4, r3]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008c76:	2001      	movs	r0, #1
 8008c78:	e7db      	b.n	8008c32 <HAL_RTC_Init+0x92>
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8008c7a:	68ea      	ldr	r2, [r5, #12]
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c7c:	2720      	movs	r7, #32
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8008c7e:	439a      	bics	r2, r3
 8008c80:	60ea      	str	r2, [r5, #12]
  tickstart = HAL_GetTick();
 8008c82:	f7fe fb5d 	bl	8007340 <HAL_GetTick>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c86:	23fa      	movs	r3, #250	@ 0xfa
 8008c88:	009b      	lsls	r3, r3, #2
  tickstart = HAL_GetTick();
 8008c8a:	0006      	movs	r6, r0
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c8c:	4698      	mov	r8, r3
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c8e:	e004      	b.n	8008c9a <HAL_RTC_Init+0xfa>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c90:	f7fe fb56 	bl	8007340 <HAL_GetTick>
 8008c94:	1b80      	subs	r0, r0, r6
 8008c96:	4540      	cmp	r0, r8
 8008c98:	d8e8      	bhi.n	8008c6c <HAL_RTC_Init+0xcc>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c9a:	68eb      	ldr	r3, [r5, #12]
 8008c9c:	421f      	tst	r7, r3
 8008c9e:	d0f7      	beq.n	8008c90 <HAL_RTC_Init+0xf0>
 8008ca0:	e7b6      	b.n	8008c10 <HAL_RTC_Init+0x70>
 8008ca2:	46c0      	nop			@ (mov r8, r8)
 8008ca4:	40002800 	.word	0x40002800
 8008ca8:	fb8fffbf 	.word	0xfb8fffbf
 8008cac:	ffffe0ff 	.word	0xffffe0ff

08008cb0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                         EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock,
                                              uint32_t WakeUpAutoClr)
{
 8008cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb2:	464e      	mov	r6, r9
 8008cb4:	46de      	mov	lr, fp
 8008cb6:	4657      	mov	r7, sl
 8008cb8:	4645      	mov	r5, r8
 8008cba:	4699      	mov	r9, r3
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008cbc:	232c      	movs	r3, #44	@ 0x2c
{
 8008cbe:	b5e0      	push	{r5, r6, r7, lr}
 8008cc0:	4692      	mov	sl, r2
  __HAL_LOCK(hrtc);
 8008cc2:	5cc2      	ldrb	r2, [r0, r3]
{
 8008cc4:	0006      	movs	r6, r0
 8008cc6:	468b      	mov	fp, r1
  __HAL_LOCK(hrtc);
 8008cc8:	2a01      	cmp	r2, #1
 8008cca:	d067      	beq.n	8008d9c <HAL_RTCEx_SetWakeUpTimer_IT+0xec>
 8008ccc:	2201      	movs	r2, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8008cce:	4c34      	ldr	r4, [pc, #208]	@ (8008da0 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
  __HAL_LOCK(hrtc);
 8008cd0:	54c2      	strb	r2, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	3201      	adds	r2, #1
 8008cd6:	54c2      	strb	r2, [r0, r3]
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8008cd8:	69a3      	ldr	r3, [r4, #24]
 8008cda:	055b      	lsls	r3, r3, #21
 8008cdc:	d50f      	bpl.n	8008cfe <HAL_RTCEx_SetWakeUpTimer_IT+0x4e>
  {
    tickstart = HAL_GetTick();
 8008cde:	f7fe fb2f 	bl	8007340 <HAL_GetTick>

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008ce2:	23fa      	movs	r3, #250	@ 0xfa
 8008ce4:	009b      	lsls	r3, r3, #2
    tickstart = HAL_GetTick();
 8008ce6:	0005      	movs	r5, r0
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008ce8:	2704      	movs	r7, #4
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008cea:	4698      	mov	r8, r3
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008cec:	e004      	b.n	8008cf8 <HAL_RTCEx_SetWakeUpTimer_IT+0x48>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008cee:	f7fe fb27 	bl	8007340 <HAL_GetTick>
 8008cf2:	1b40      	subs	r0, r0, r5
 8008cf4:	4540      	cmp	r0, r8
 8008cf6:	d84b      	bhi.n	8008d90 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008cf8:	68e3      	ldr	r3, [r4, #12]
 8008cfa:	421f      	tst	r7, r3
 8008cfc:	d1f7      	bne.n	8008cee <HAL_RTCEx_SetWakeUpTimer_IT+0x3e>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Disable the Wake-Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8008cfe:	4c28      	ldr	r4, [pc, #160]	@ (8008da0 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
 8008d00:	4a28      	ldr	r2, [pc, #160]	@ (8008da4 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>)
 8008d02:	69a3      	ldr	r3, [r4, #24]
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);

  tickstart = HAL_GetTick();

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d04:	2704      	movs	r7, #4
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8008d06:	4013      	ands	r3, r2
 8008d08:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8008d0a:	2304      	movs	r3, #4
 8008d0c:	65e3      	str	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8008d0e:	f7fe fb17 	bl	8007340 <HAL_GetTick>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d12:	23fa      	movs	r3, #250	@ 0xfa
 8008d14:	009b      	lsls	r3, r3, #2
  tickstart = HAL_GetTick();
 8008d16:	0005      	movs	r5, r0
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d18:	4698      	mov	r8, r3
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d1a:	e004      	b.n	8008d26 <HAL_RTCEx_SetWakeUpTimer_IT+0x76>
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d1c:	f7fe fb10 	bl	8007340 <HAL_GetTick>
 8008d20:	1b40      	subs	r0, r0, r5
 8008d22:	4540      	cmp	r0, r8
 8008d24:	d82a      	bhi.n	8008d7c <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	421f      	tst	r7, r3
 8008d2a:	d0f7      	beq.n	8008d1c <HAL_RTCEx_SetWakeUpTimer_IT+0x6c>
      return HAL_TIMEOUT;
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8008d2c:	464b      	mov	r3, r9
 8008d2e:	465a      	mov	r2, fp
 8008d30:	041b      	lsls	r3, r3, #16
 8008d32:	4313      	orrs	r3, r2

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8008d34:	2207      	movs	r2, #7
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8008d36:	6163      	str	r3, [r4, #20]
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8008d38:	69a3      	ldr	r3, [r4, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8008d3a:	491b      	ldr	r1, [pc, #108]	@ (8008da8 <HAL_RTCEx_SetWakeUpTimer_IT+0xf8>)
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8008d3c:	4393      	bics	r3, r2
 8008d3e:	4652      	mov	r2, sl
 8008d40:	4313      	orrs	r3, r2
 8008d42:	61a3      	str	r3, [r4, #24]
  if (WakeUpAutoClr != 0U)
 8008d44:	464b      	mov	r3, r9
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8008d46:	2284      	movs	r2, #132	@ 0x84
  if (WakeUpAutoClr != 0U)
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d025      	beq.n	8008d98 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008d4c:	2380      	movs	r3, #128	@ 0x80
 8008d4e:	5888      	ldr	r0, [r1, r2]
 8008d50:	055b      	lsls	r3, r3, #21
 8008d52:	4303      	orrs	r3, r0
 8008d54:	508b      	str	r3, [r1, r2]
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8008d56:	2388      	movs	r3, #136	@ 0x88
 8008d58:	4a11      	ldr	r2, [pc, #68]	@ (8008da0 <HAL_RTCEx_SetWakeUpTimer_IT+0xf0>)
 8008d5a:	01db      	lsls	r3, r3, #7
 8008d5c:	6991      	ldr	r1, [r2, #24]
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);

  return HAL_OK;
 8008d5e:	2000      	movs	r0, #0
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8008d60:	430b      	orrs	r3, r1
 8008d62:	6193      	str	r3, [r2, #24]
  hrtc->State = HAL_RTC_STATE_READY;
 8008d64:	232d      	movs	r3, #45	@ 0x2d
 8008d66:	2201      	movs	r2, #1
 8008d68:	54f2      	strb	r2, [r6, r3]
  __HAL_UNLOCK(hrtc);
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	54f2      	strb	r2, [r6, r3]
}
 8008d70:	bcf0      	pop	{r4, r5, r6, r7}
 8008d72:	46bb      	mov	fp, r7
 8008d74:	46b2      	mov	sl, r6
 8008d76:	46a9      	mov	r9, r5
 8008d78:	46a0      	mov	r8, r4
 8008d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d7c:	23ff      	movs	r3, #255	@ 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d7e:	2203      	movs	r2, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d80:	6263      	str	r3, [r4, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d82:	3bd2      	subs	r3, #210	@ 0xd2
 8008d84:	54f2      	strb	r2, [r6, r3]
      __HAL_UNLOCK(hrtc);
 8008d86:	232c      	movs	r3, #44	@ 0x2c
 8008d88:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 8008d8a:	2003      	movs	r0, #3
      __HAL_UNLOCK(hrtc);
 8008d8c:	54f2      	strb	r2, [r6, r3]
 8008d8e:	e7ef      	b.n	8008d70 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d90:	232d      	movs	r3, #45	@ 0x2d
 8008d92:	2203      	movs	r2, #3
 8008d94:	54f2      	strb	r2, [r6, r3]
        return HAL_TIMEOUT;
 8008d96:	e7f6      	b.n	8008d86 <HAL_RTCEx_SetWakeUpTimer_IT+0xd6>
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008d98:	2280      	movs	r2, #128	@ 0x80
 8008d9a:	e7d7      	b.n	8008d4c <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  __HAL_LOCK(hrtc);
 8008d9c:	2002      	movs	r0, #2
 8008d9e:	e7e7      	b.n	8008d70 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>
 8008da0:	40002800 	.word	0x40002800
 8008da4:	fffffbff 	.word	0xfffffbff
 8008da8:	40021800 	.word	0x40021800

08008dac <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
 8008dac:	4770      	bx	lr
 8008dae:	46c0      	nop			@ (mov r8, r8)

08008db0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 8008db0:	2204      	movs	r2, #4
 8008db2:	4b07      	ldr	r3, [pc, #28]	@ (8008dd0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x20>)
{
 8008db4:	b510      	push	{r4, lr}
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 8008db6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
{
 8008db8:	0004      	movs	r4, r0
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 8008dba:	420a      	tst	r2, r1
 8008dbc:	d103      	bne.n	8008dc6 <HAL_RTCEx_WakeUpTimerIRQHandler+0x16>
  hrtc->State = HAL_RTC_STATE_READY;
 8008dbe:	232d      	movs	r3, #45	@ 0x2d
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	54e2      	strb	r2, [r4, r3]
}
 8008dc4:	bd10      	pop	{r4, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8008dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8008dc8:	f7ff fff0 	bl	8008dac <HAL_RTCEx_WakeUpTimerEventCallback>
 8008dcc:	e7f7      	b.n	8008dbe <HAL_RTCEx_WakeUpTimerIRQHandler+0xe>
 8008dce:	46c0      	nop			@ (mov r8, r8)
 8008dd0:	40002800 	.word	0x40002800

08008dd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	46de      	mov	lr, fp
 8008dd8:	4657      	mov	r7, sl
 8008dda:	464e      	mov	r6, r9
 8008ddc:	4645      	mov	r5, r8
 8008dde:	0004      	movs	r4, r0
 8008de0:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d100      	bne.n	8008de8 <HAL_SPI_Init+0x14>
 8008de6:	e08e      	b.n	8008f06 <HAL_SPI_Init+0x132>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008de8:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8008dea:	2d00      	cmp	r5, #0
 8008dec:	d064      	beq.n	8008eb8 <HAL_SPI_Init+0xe4>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dee:	2300      	movs	r3, #0
 8008df0:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008df2:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008df4:	2300      	movs	r3, #0
 8008df6:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008df8:	335d      	adds	r3, #93	@ 0x5d
 8008dfa:	5ce3      	ldrb	r3, [r4, r3]
 8008dfc:	b2da      	uxtb	r2, r3
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d067      	beq.n	8008ed2 <HAL_SPI_Init+0xfe>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e02:	235d      	movs	r3, #93	@ 0x5d
 8008e04:	2202      	movs	r2, #2
 8008e06:	54e2      	strb	r2, [r4, r3]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e08:	6821      	ldr	r1, [r4, #0]
 8008e0a:	323e      	adds	r2, #62	@ 0x3e
 8008e0c:	680b      	ldr	r3, [r1, #0]
 8008e0e:	4393      	bics	r3, r2
 8008e10:	600b      	str	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e12:	23e0      	movs	r3, #224	@ 0xe0
 8008e14:	68e2      	ldr	r2, [r4, #12]
 8008e16:	00db      	lsls	r3, r3, #3
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d861      	bhi.n	8008ee0 <HAL_SPI_Init+0x10c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e1c:	d16c      	bne.n	8008ef8 <HAL_SPI_Init+0x124>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e1e:	2380      	movs	r3, #128	@ 0x80
 8008e20:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008e22:	019b      	lsls	r3, r3, #6
 8008e24:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e26:	2380      	movs	r3, #128	@ 0x80
 8008e28:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e2a:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e2c:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e2e:	2682      	movs	r6, #130	@ 0x82
 8008e30:	2784      	movs	r7, #132	@ 0x84
 8008e32:	6863      	ldr	r3, [r4, #4]
 8008e34:	0076      	lsls	r6, r6, #1
 8008e36:	4033      	ands	r3, r6
 8008e38:	68a6      	ldr	r6, [r4, #8]
 8008e3a:	023f      	lsls	r7, r7, #8
 8008e3c:	403e      	ands	r6, r7
 8008e3e:	2702      	movs	r7, #2
 8008e40:	4333      	orrs	r3, r6
 8008e42:	6926      	ldr	r6, [r4, #16]
 8008e44:	69a0      	ldr	r0, [r4, #24]
 8008e46:	403e      	ands	r6, r7
 8008e48:	4333      	orrs	r3, r6
 8008e4a:	2601      	movs	r6, #1
 8008e4c:	6967      	ldr	r7, [r4, #20]
 8008e4e:	46b2      	mov	sl, r6
 8008e50:	4037      	ands	r7, r6
 8008e52:	433b      	orrs	r3, r7
 8008e54:	2780      	movs	r7, #128	@ 0x80
 8008e56:	00bf      	lsls	r7, r7, #2
 8008e58:	4007      	ands	r7, r0
 8008e5a:	433b      	orrs	r3, r7
 8008e5c:	69e7      	ldr	r7, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008e5e:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e60:	46b8      	mov	r8, r7
 8008e62:	2738      	movs	r7, #56	@ 0x38
 8008e64:	46b9      	mov	r9, r7
 8008e66:	4647      	mov	r7, r8
 8008e68:	464e      	mov	r6, r9
 8008e6a:	4037      	ands	r7, r6
 8008e6c:	6a26      	ldr	r6, [r4, #32]
 8008e6e:	433b      	orrs	r3, r7
 8008e70:	46b0      	mov	r8, r6
 8008e72:	2680      	movs	r6, #128	@ 0x80
 8008e74:	4647      	mov	r7, r8
 8008e76:	4037      	ands	r7, r6
 8008e78:	4666      	mov	r6, ip
 8008e7a:	433b      	orrs	r3, r7
 8008e7c:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008e7e:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e80:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008e82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e84:	4033      	ands	r3, r6
 8008e86:	26f0      	movs	r6, #240	@ 0xf0
 8008e88:	0136      	lsls	r6, r6, #4
 8008e8a:	4032      	ands	r2, r6
 8008e8c:	431a      	orrs	r2, r3
 8008e8e:	2304      	movs	r3, #4
 8008e90:	4003      	ands	r3, r0
 8008e92:	431a      	orrs	r2, r3
 8008e94:	2310      	movs	r3, #16
 8008e96:	402b      	ands	r3, r5
 8008e98:	431a      	orrs	r2, r3
 8008e9a:	465b      	mov	r3, fp
 8008e9c:	431a      	orrs	r2, r3
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e9e:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ea0:	604a      	str	r2, [r1, #4]
  hspi->State     = HAL_SPI_STATE_READY;
 8008ea2:	4652      	mov	r2, sl

  return HAL_OK;
 8008ea4:	2000      	movs	r0, #0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ea6:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ea8:	335d      	adds	r3, #93	@ 0x5d
 8008eaa:	54e2      	strb	r2, [r4, r3]
}
 8008eac:	bcf0      	pop	{r4, r5, r6, r7}
 8008eae:	46bb      	mov	fp, r7
 8008eb0:	46b2      	mov	sl, r6
 8008eb2:	46a9      	mov	r9, r5
 8008eb4:	46a0      	mov	r8, r4
 8008eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008eb8:	2382      	movs	r3, #130	@ 0x82
 8008eba:	6842      	ldr	r2, [r0, #4]
 8008ebc:	005b      	lsls	r3, r3, #1
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d098      	beq.n	8008df4 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ec2:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ec4:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ec6:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ec8:	335d      	adds	r3, #93	@ 0x5d
 8008eca:	5ce3      	ldrb	r3, [r4, r3]
 8008ecc:	b2da      	uxtb	r2, r3
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d197      	bne.n	8008e02 <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8008ed2:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8008ed4:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8008ed6:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8008ed8:	f7fe f86a 	bl	8006fb0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008edc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008ede:	e790      	b.n	8008e02 <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008ee0:	23f0      	movs	r3, #240	@ 0xf0
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d110      	bne.n	8008f0a <HAL_SPI_Init+0x136>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ee8:	2380      	movs	r3, #128	@ 0x80
 8008eea:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008eec:	019b      	lsls	r3, r3, #6
 8008eee:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008ef0:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ef2:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008ef4:	469b      	mov	fp, r3
 8008ef6:	e79a      	b.n	8008e2e <HAL_SPI_Init+0x5a>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008ef8:	2380      	movs	r3, #128	@ 0x80
 8008efa:	015b      	lsls	r3, r3, #5
 8008efc:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008efe:	2300      	movs	r3, #0
 8008f00:	469c      	mov	ip, r3
 8008f02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f04:	e793      	b.n	8008e2e <HAL_SPI_Init+0x5a>
    return HAL_ERROR;
 8008f06:	2001      	movs	r0, #1
 8008f08:	e7d0      	b.n	8008eac <HAL_SPI_Init+0xd8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	469b      	mov	fp, r3
 8008f0e:	e7f6      	b.n	8008efe <HAL_SPI_Init+0x12a>

08008f10 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f10:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8008f12:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f14:	071a      	lsls	r2, r3, #28
 8008f16:	d506      	bpl.n	8008f26 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f18:	6801      	ldr	r1, [r0, #0]
 8008f1a:	4c28      	ldr	r4, [pc, #160]	@ (8008fbc <UART_AdvFeatureConfig+0xac>)
 8008f1c:	684a      	ldr	r2, [r1, #4]
 8008f1e:	4022      	ands	r2, r4
 8008f20:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008f22:	4322      	orrs	r2, r4
 8008f24:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008f26:	07da      	lsls	r2, r3, #31
 8008f28:	d506      	bpl.n	8008f38 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f2a:	6801      	ldr	r1, [r0, #0]
 8008f2c:	4c24      	ldr	r4, [pc, #144]	@ (8008fc0 <UART_AdvFeatureConfig+0xb0>)
 8008f2e:	684a      	ldr	r2, [r1, #4]
 8008f30:	4022      	ands	r2, r4
 8008f32:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8008f34:	4322      	orrs	r2, r4
 8008f36:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f38:	079a      	lsls	r2, r3, #30
 8008f3a:	d506      	bpl.n	8008f4a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f3c:	6801      	ldr	r1, [r0, #0]
 8008f3e:	4c21      	ldr	r4, [pc, #132]	@ (8008fc4 <UART_AdvFeatureConfig+0xb4>)
 8008f40:	684a      	ldr	r2, [r1, #4]
 8008f42:	4022      	ands	r2, r4
 8008f44:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8008f46:	4322      	orrs	r2, r4
 8008f48:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f4a:	075a      	lsls	r2, r3, #29
 8008f4c:	d506      	bpl.n	8008f5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f4e:	6801      	ldr	r1, [r0, #0]
 8008f50:	4c1d      	ldr	r4, [pc, #116]	@ (8008fc8 <UART_AdvFeatureConfig+0xb8>)
 8008f52:	684a      	ldr	r2, [r1, #4]
 8008f54:	4022      	ands	r2, r4
 8008f56:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8008f58:	4322      	orrs	r2, r4
 8008f5a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f5c:	06da      	lsls	r2, r3, #27
 8008f5e:	d506      	bpl.n	8008f6e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f60:	6801      	ldr	r1, [r0, #0]
 8008f62:	4c1a      	ldr	r4, [pc, #104]	@ (8008fcc <UART_AdvFeatureConfig+0xbc>)
 8008f64:	688a      	ldr	r2, [r1, #8]
 8008f66:	4022      	ands	r2, r4
 8008f68:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8008f6a:	4322      	orrs	r2, r4
 8008f6c:	608a      	str	r2, [r1, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f6e:	069a      	lsls	r2, r3, #26
 8008f70:	d506      	bpl.n	8008f80 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f72:	6801      	ldr	r1, [r0, #0]
 8008f74:	4c16      	ldr	r4, [pc, #88]	@ (8008fd0 <UART_AdvFeatureConfig+0xc0>)
 8008f76:	688a      	ldr	r2, [r1, #8]
 8008f78:	4022      	ands	r2, r4
 8008f7a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8008f7c:	4322      	orrs	r2, r4
 8008f7e:	608a      	str	r2, [r1, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f80:	065a      	lsls	r2, r3, #25
 8008f82:	d50a      	bpl.n	8008f9a <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f84:	6801      	ldr	r1, [r0, #0]
 8008f86:	4d13      	ldr	r5, [pc, #76]	@ (8008fd4 <UART_AdvFeatureConfig+0xc4>)
 8008f88:	684a      	ldr	r2, [r1, #4]
 8008f8a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8008f8c:	402a      	ands	r2, r5
 8008f8e:	4322      	orrs	r2, r4
 8008f90:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f92:	2280      	movs	r2, #128	@ 0x80
 8008f94:	0352      	lsls	r2, r2, #13
 8008f96:	4294      	cmp	r4, r2
 8008f98:	d009      	beq.n	8008fae <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f9a:	061b      	lsls	r3, r3, #24
 8008f9c:	d506      	bpl.n	8008fac <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f9e:	6802      	ldr	r2, [r0, #0]
 8008fa0:	490d      	ldr	r1, [pc, #52]	@ (8008fd8 <UART_AdvFeatureConfig+0xc8>)
 8008fa2:	6853      	ldr	r3, [r2, #4]
 8008fa4:	400b      	ands	r3, r1
 8008fa6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008fa8:	430b      	orrs	r3, r1
 8008faa:	6053      	str	r3, [r2, #4]
  }
}
 8008fac:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008fae:	684a      	ldr	r2, [r1, #4]
 8008fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8008fdc <UART_AdvFeatureConfig+0xcc>)
 8008fb2:	4022      	ands	r2, r4
 8008fb4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8008fb6:	4322      	orrs	r2, r4
 8008fb8:	604a      	str	r2, [r1, #4]
 8008fba:	e7ee      	b.n	8008f9a <UART_AdvFeatureConfig+0x8a>
 8008fbc:	ffff7fff 	.word	0xffff7fff
 8008fc0:	fffdffff 	.word	0xfffdffff
 8008fc4:	fffeffff 	.word	0xfffeffff
 8008fc8:	fffbffff 	.word	0xfffbffff
 8008fcc:	ffffefff 	.word	0xffffefff
 8008fd0:	ffffdfff 	.word	0xffffdfff
 8008fd4:	ffefffff 	.word	0xffefffff
 8008fd8:	fff7ffff 	.word	0xfff7ffff
 8008fdc:	ff9fffff 	.word	0xff9fffff

08008fe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fe2:	2390      	movs	r3, #144	@ 0x90
 8008fe4:	2200      	movs	r2, #0
{
 8008fe6:	46c6      	mov	lr, r8
 8008fe8:	0004      	movs	r4, r0
 8008fea:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fec:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008fee:	f7fe f9a7 	bl	8007340 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ff2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8008ff4:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	0712      	lsls	r2, r2, #28
 8008ffa:	d411      	bmi.n	8009020 <UART_CheckIdleState+0x40>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	0752      	lsls	r2, r2, #29
 8009000:	d43e      	bmi.n	8009080 <UART_CheckIdleState+0xa0>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009002:	2320      	movs	r3, #32
 8009004:	2288      	movs	r2, #136	@ 0x88
 8009006:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009008:	3204      	adds	r2, #4
 800900a:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800900c:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 800900e:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009010:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009012:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8009014:	2384      	movs	r3, #132	@ 0x84
 8009016:	2200      	movs	r2, #0
 8009018:	54e2      	strb	r2, [r4, r3]
}
 800901a:	bc80      	pop	{r7}
 800901c:	46b8      	mov	r8, r7
 800901e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009020:	69da      	ldr	r2, [r3, #28]
 8009022:	0292      	lsls	r2, r2, #10
 8009024:	d4ea      	bmi.n	8008ffc <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009026:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009028:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800902a:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800902c:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800902e:	04b6      	lsls	r6, r6, #18
 8009030:	e010      	b.n	8009054 <UART_CheckIdleState+0x74>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009032:	6823      	ldr	r3, [r4, #0]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	4217      	tst	r7, r2
 8009038:	d009      	beq.n	800904e <UART_CheckIdleState+0x6e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800903a:	4641      	mov	r1, r8
 800903c:	69da      	ldr	r2, [r3, #28]
 800903e:	4211      	tst	r1, r2
 8009040:	d159      	bne.n	80090f6 <UART_CheckIdleState+0x116>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009042:	2280      	movs	r2, #128	@ 0x80
 8009044:	69d9      	ldr	r1, [r3, #28]
 8009046:	0112      	lsls	r2, r2, #4
 8009048:	4211      	tst	r1, r2
 800904a:	d000      	beq.n	800904e <UART_CheckIdleState+0x6e>
 800904c:	e085      	b.n	800915a <UART_CheckIdleState+0x17a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800904e:	69da      	ldr	r2, [r3, #28]
 8009050:	0292      	lsls	r2, r2, #10
 8009052:	d4d3      	bmi.n	8008ffc <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009054:	f7fe f974 	bl	8007340 <HAL_GetTick>
 8009058:	1b40      	subs	r0, r0, r5
 800905a:	42b0      	cmp	r0, r6
 800905c:	d3e9      	bcc.n	8009032 <UART_CheckIdleState+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800905e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009062:	2301      	movs	r3, #1
 8009064:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009068:	2080      	movs	r0, #128	@ 0x80
 800906a:	6822      	ldr	r2, [r4, #0]
 800906c:	6813      	ldr	r3, [r2, #0]
 800906e:	4383      	bics	r3, r0
 8009070:	6013      	str	r3, [r2, #0]
 8009072:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8009076:	2388      	movs	r3, #136	@ 0x88
 8009078:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800907a:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800907c:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 800907e:	e7c9      	b.n	8009014 <UART_CheckIdleState+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009080:	69db      	ldr	r3, [r3, #28]
 8009082:	025b      	lsls	r3, r3, #9
 8009084:	d4bd      	bmi.n	8009002 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009088:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800908a:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800908c:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800908e:	04b6      	lsls	r6, r6, #18
 8009090:	e011      	b.n	80090b6 <UART_CheckIdleState+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009092:	6823      	ldr	r3, [r4, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	4217      	tst	r7, r2
 8009098:	d00a      	beq.n	80090b0 <UART_CheckIdleState+0xd0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800909a:	4641      	mov	r1, r8
 800909c:	69da      	ldr	r2, [r3, #28]
 800909e:	4211      	tst	r1, r2
 80090a0:	d000      	beq.n	80090a4 <UART_CheckIdleState+0xc4>
 80090a2:	e08b      	b.n	80091bc <UART_CheckIdleState+0x1dc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090a4:	2280      	movs	r2, #128	@ 0x80
 80090a6:	69d9      	ldr	r1, [r3, #28]
 80090a8:	0112      	lsls	r2, r2, #4
 80090aa:	4211      	tst	r1, r2
 80090ac:	d000      	beq.n	80090b0 <UART_CheckIdleState+0xd0>
 80090ae:	e0b7      	b.n	8009220 <UART_CheckIdleState+0x240>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090b0:	69db      	ldr	r3, [r3, #28]
 80090b2:	025b      	lsls	r3, r3, #9
 80090b4:	d4a5      	bmi.n	8009002 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090b6:	f7fe f943 	bl	8007340 <HAL_GetTick>
 80090ba:	1b40      	subs	r0, r0, r5
 80090bc:	42b0      	cmp	r0, r6
 80090be:	d3e8      	bcc.n	8009092 <UART_CheckIdleState+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80090c0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090c4:	2201      	movs	r2, #1
 80090c6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090ca:	6821      	ldr	r1, [r4, #0]
 80090cc:	4d6d      	ldr	r5, [pc, #436]	@ (8009284 <UART_CheckIdleState+0x2a4>)
 80090ce:	680b      	ldr	r3, [r1, #0]
 80090d0:	402b      	ands	r3, r5
 80090d2:	600b      	str	r3, [r1, #0]
 80090d4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80090d8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090dc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090e0:	6821      	ldr	r1, [r4, #0]
 80090e2:	688b      	ldr	r3, [r1, #8]
 80090e4:	4393      	bics	r3, r2
 80090e6:	608b      	str	r3, [r1, #8]
 80090e8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80090ec:	238c      	movs	r3, #140	@ 0x8c
 80090ee:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 80090f0:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 80090f2:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 80090f4:	e78e      	b.n	8009014 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090f6:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80090f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090fc:	2201      	movs	r2, #1
 80090fe:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009102:	6821      	ldr	r1, [r4, #0]
 8009104:	4d5f      	ldr	r5, [pc, #380]	@ (8009284 <UART_CheckIdleState+0x2a4>)
 8009106:	680b      	ldr	r3, [r1, #0]
 8009108:	402b      	ands	r3, r5
 800910a:	600b      	str	r3, [r1, #0]
 800910c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009110:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009114:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009118:	6822      	ldr	r2, [r4, #0]
 800911a:	485b      	ldr	r0, [pc, #364]	@ (8009288 <UART_CheckIdleState+0x2a8>)
 800911c:	6893      	ldr	r3, [r2, #8]
 800911e:	4003      	ands	r3, r0
 8009120:	6093      	str	r3, [r2, #8]
 8009122:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009126:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8009128:	2b01      	cmp	r3, #1
 800912a:	d10a      	bne.n	8009142 <UART_CheckIdleState+0x162>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800912c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009130:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009134:	2010      	movs	r0, #16
 8009136:	6822      	ldr	r2, [r4, #0]
 8009138:	6813      	ldr	r3, [r2, #0]
 800913a:	4383      	bics	r3, r0
 800913c:	6013      	str	r3, [r2, #0]
 800913e:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009142:	238c      	movs	r3, #140	@ 0x8c
 8009144:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009146:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8009148:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800914a:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800914c:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800914e:	66e3      	str	r3, [r4, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009150:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009152:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8009154:	3a0c      	subs	r2, #12
 8009156:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8009158:	e781      	b.n	800905e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800915a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800915c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009160:	2201      	movs	r2, #1
 8009162:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009166:	6821      	ldr	r1, [r4, #0]
 8009168:	4d46      	ldr	r5, [pc, #280]	@ (8009284 <UART_CheckIdleState+0x2a4>)
 800916a:	680b      	ldr	r3, [r1, #0]
 800916c:	402b      	ands	r3, r5
 800916e:	600b      	str	r3, [r1, #0]
 8009170:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009174:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009178:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800917c:	6822      	ldr	r2, [r4, #0]
 800917e:	4842      	ldr	r0, [pc, #264]	@ (8009288 <UART_CheckIdleState+0x2a8>)
 8009180:	6893      	ldr	r3, [r2, #8]
 8009182:	4003      	ands	r3, r0
 8009184:	6093      	str	r3, [r2, #8]
 8009186:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800918a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800918c:	2b01      	cmp	r3, #1
 800918e:	d10a      	bne.n	80091a6 <UART_CheckIdleState+0x1c6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009190:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009194:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009198:	2010      	movs	r0, #16
 800919a:	6822      	ldr	r2, [r4, #0]
 800919c:	6813      	ldr	r3, [r2, #0]
 800919e:	4383      	bics	r3, r0
 80091a0:	6013      	str	r3, [r2, #0]
 80091a2:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80091a6:	2220      	movs	r2, #32
 80091a8:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091aa:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 80091ac:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ae:	2300      	movs	r3, #0
 80091b0:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 80091b2:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091b4:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 80091b6:	3264      	adds	r2, #100	@ 0x64
 80091b8:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 80091ba:	e750      	b.n	800905e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80091bc:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80091be:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091c2:	2201      	movs	r2, #1
 80091c4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091c8:	6821      	ldr	r1, [r4, #0]
 80091ca:	4d2e      	ldr	r5, [pc, #184]	@ (8009284 <UART_CheckIdleState+0x2a4>)
 80091cc:	680b      	ldr	r3, [r1, #0]
 80091ce:	402b      	ands	r3, r5
 80091d0:	600b      	str	r3, [r1, #0]
 80091d2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80091d6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091da:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091de:	6822      	ldr	r2, [r4, #0]
 80091e0:	4829      	ldr	r0, [pc, #164]	@ (8009288 <UART_CheckIdleState+0x2a8>)
 80091e2:	6893      	ldr	r3, [r2, #8]
 80091e4:	4003      	ands	r3, r0
 80091e6:	6093      	str	r3, [r2, #8]
 80091e8:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091ec:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80091ee:	2b01      	cmp	r3, #1
 80091f0:	d10a      	bne.n	8009208 <UART_CheckIdleState+0x228>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80091f2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091f6:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091fa:	2010      	movs	r0, #16
 80091fc:	6822      	ldr	r2, [r4, #0]
 80091fe:	6813      	ldr	r3, [r2, #0]
 8009200:	4383      	bics	r3, r0
 8009202:	6013      	str	r3, [r2, #0]
 8009204:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8009208:	238c      	movs	r3, #140	@ 0x8c
 800920a:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800920c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800920e:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009210:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009212:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009214:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8009216:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009218:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 800921a:	3a0c      	subs	r2, #12
 800921c:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 800921e:	e74f      	b.n	80090c0 <UART_CheckIdleState+0xe0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009220:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009222:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009226:	2201      	movs	r2, #1
 8009228:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800922c:	6821      	ldr	r1, [r4, #0]
 800922e:	4d15      	ldr	r5, [pc, #84]	@ (8009284 <UART_CheckIdleState+0x2a4>)
 8009230:	680b      	ldr	r3, [r1, #0]
 8009232:	402b      	ands	r3, r5
 8009234:	600b      	str	r3, [r1, #0]
 8009236:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800923a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800923e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	4810      	ldr	r0, [pc, #64]	@ (8009288 <UART_CheckIdleState+0x2a8>)
 8009246:	6893      	ldr	r3, [r2, #8]
 8009248:	4003      	ands	r3, r0
 800924a:	6093      	str	r3, [r2, #8]
 800924c:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009250:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8009252:	2b01      	cmp	r3, #1
 8009254:	d10a      	bne.n	800926c <UART_CheckIdleState+0x28c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009256:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800925a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800925e:	2010      	movs	r0, #16
 8009260:	6822      	ldr	r2, [r4, #0]
 8009262:	6813      	ldr	r3, [r2, #0]
 8009264:	4383      	bics	r3, r0
 8009266:	6013      	str	r3, [r2, #0]
 8009268:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 800926c:	2220      	movs	r2, #32
 800926e:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009270:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8009272:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009274:	2300      	movs	r3, #0
 8009276:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8009278:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800927a:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 800927c:	3264      	adds	r2, #100	@ 0x64
 800927e:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8009280:	e71e      	b.n	80090c0 <UART_CheckIdleState+0xe0>
 8009282:	46c0      	nop			@ (mov r8, r8)
 8009284:	fffffedf 	.word	0xfffffedf
 8009288:	effffffe 	.word	0xeffffffe

0800928c <HAL_UART_Init>:
{
 800928c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8009290:	d100      	bne.n	8009294 <HAL_UART_Init+0x8>
 8009292:	e0ac      	b.n	80093ee <HAL_UART_Init+0x162>
  if (huart->gState == HAL_UART_STATE_RESET)
 8009294:	2388      	movs	r3, #136	@ 0x88
 8009296:	58c3      	ldr	r3, [r0, r3]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d100      	bne.n	800929e <HAL_UART_Init+0x12>
 800929c:	e0ad      	b.n	80093fa <HAL_UART_Init+0x16e>
  huart->gState = HAL_UART_STATE_BUSY;
 800929e:	2388      	movs	r3, #136	@ 0x88
 80092a0:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80092a2:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80092a4:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80092a6:	682b      	ldr	r3, [r5, #0]
 80092a8:	3a23      	subs	r2, #35	@ 0x23
 80092aa:	4393      	bics	r3, r2
 80092ac:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d000      	beq.n	80092b6 <HAL_UART_Init+0x2a>
 80092b4:	e09d      	b.n	80093f2 <HAL_UART_Init+0x166>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092b6:	6920      	ldr	r0, [r4, #16]
 80092b8:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092ba:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092bc:	4303      	orrs	r3, r0
 80092be:	6960      	ldr	r0, [r4, #20]
 80092c0:	69e2      	ldr	r2, [r4, #28]
 80092c2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092c4:	4880      	ldr	r0, [pc, #512]	@ (80094c8 <HAL_UART_Init+0x23c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092c6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092c8:	4001      	ands	r1, r0
 80092ca:	430b      	orrs	r3, r1
 80092cc:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092ce:	686b      	ldr	r3, [r5, #4]
 80092d0:	497e      	ldr	r1, [pc, #504]	@ (80094cc <HAL_UART_Init+0x240>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092d2:	69a6      	ldr	r6, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092d4:	400b      	ands	r3, r1
 80092d6:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092d8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092da:	430b      	orrs	r3, r1
 80092dc:	606b      	str	r3, [r5, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092de:	4b7c      	ldr	r3, [pc, #496]	@ (80094d0 <HAL_UART_Init+0x244>)
 80092e0:	429d      	cmp	r5, r3
 80092e2:	d100      	bne.n	80092e6 <HAL_UART_Init+0x5a>
 80092e4:	e0d0      	b.n	8009488 <HAL_UART_Init+0x1fc>
 80092e6:	4b7b      	ldr	r3, [pc, #492]	@ (80094d4 <HAL_UART_Init+0x248>)
 80092e8:	429d      	cmp	r5, r3
 80092ea:	d100      	bne.n	80092ee <HAL_UART_Init+0x62>
 80092ec:	e0d8      	b.n	80094a0 <HAL_UART_Init+0x214>
 80092ee:	4b7a      	ldr	r3, [pc, #488]	@ (80094d8 <HAL_UART_Init+0x24c>)
 80092f0:	429d      	cmp	r5, r3
 80092f2:	d03f      	beq.n	8009374 <HAL_UART_Init+0xe8>
    tmpreg |= huart->Init.OneBitSampling;
 80092f4:	6a23      	ldr	r3, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092f6:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80092f8:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092fa:	4e78      	ldr	r6, [pc, #480]	@ (80094dc <HAL_UART_Init+0x250>)
 80092fc:	4031      	ands	r1, r6
 80092fe:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009300:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009302:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009304:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8009306:	438b      	bics	r3, r1
 8009308:	4303      	orrs	r3, r0
 800930a:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800930c:	4b74      	ldr	r3, [pc, #464]	@ (80094e0 <HAL_UART_Init+0x254>)
 800930e:	429d      	cmp	r5, r3
 8009310:	d100      	bne.n	8009314 <HAL_UART_Init+0x88>
 8009312:	e077      	b.n	8009404 <HAL_UART_Init+0x178>
 8009314:	4b73      	ldr	r3, [pc, #460]	@ (80094e4 <HAL_UART_Init+0x258>)
 8009316:	2002      	movs	r0, #2
 8009318:	429d      	cmp	r5, r3
 800931a:	d008      	beq.n	800932e <HAL_UART_Init+0xa2>
 800931c:	4b72      	ldr	r3, [pc, #456]	@ (80094e8 <HAL_UART_Init+0x25c>)
 800931e:	429d      	cmp	r5, r3
 8009320:	d100      	bne.n	8009324 <HAL_UART_Init+0x98>
 8009322:	e093      	b.n	800944c <HAL_UART_Init+0x1c0>
 8009324:	4b71      	ldr	r3, [pc, #452]	@ (80094ec <HAL_UART_Init+0x260>)
 8009326:	18e8      	adds	r0, r5, r3
 8009328:	4243      	negs	r3, r0
 800932a:	4158      	adcs	r0, r3
 800932c:	0440      	lsls	r0, r0, #17
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800932e:	2380      	movs	r3, #128	@ 0x80
 8009330:	021b      	lsls	r3, r3, #8
 8009332:	429a      	cmp	r2, r3
 8009334:	d100      	bne.n	8009338 <HAL_UART_Init+0xac>
 8009336:	e06b      	b.n	8009410 <HAL_UART_Init+0x184>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009338:	f7ff fa46 	bl	80087c8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800933c:	2800      	cmp	r0, #0
 800933e:	d100      	bne.n	8009342 <HAL_UART_Init+0xb6>
 8009340:	e087      	b.n	8009452 <HAL_UART_Init+0x1c6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009342:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009344:	4b6a      	ldr	r3, [pc, #424]	@ (80094f0 <HAL_UART_Init+0x264>)
 8009346:	0052      	lsls	r2, r2, #1
 8009348:	5ad1      	ldrh	r1, [r2, r3]
 800934a:	f7f6 fef9 	bl	8000140 <__udivsi3>
 800934e:	6865      	ldr	r5, [r4, #4]
 8009350:	086b      	lsrs	r3, r5, #1
 8009352:	18c0      	adds	r0, r0, r3
 8009354:	0029      	movs	r1, r5
 8009356:	f7f6 fef3 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800935a:	0002      	movs	r2, r0
 800935c:	4b65      	ldr	r3, [pc, #404]	@ (80094f4 <HAL_UART_Init+0x268>)
 800935e:	3a10      	subs	r2, #16
 8009360:	429a      	cmp	r2, r3
 8009362:	d83f      	bhi.n	80093e4 <HAL_UART_Init+0x158>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009364:	6823      	ldr	r3, [r4, #0]
 8009366:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 8009368:	4a63      	ldr	r2, [pc, #396]	@ (80094f8 <HAL_UART_Init+0x26c>)
 800936a:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800936c:	2200      	movs	r2, #0
 800936e:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8009370:	67a2      	str	r2, [r4, #120]	@ 0x78
  return ret;
 8009372:	e073      	b.n	800945c <HAL_UART_Init+0x1d0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009374:	68ab      	ldr	r3, [r5, #8]
 8009376:	4a59      	ldr	r2, [pc, #356]	@ (80094dc <HAL_UART_Init+0x250>)
 8009378:	4013      	ands	r3, r2
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800937a:	220f      	movs	r2, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800937c:	4333      	orrs	r3, r6
 800937e:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009380:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8009382:	4393      	bics	r3, r2
 8009384:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009386:	2004      	movs	r0, #4
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009388:	62eb      	str	r3, [r5, #44]	@ 0x2c
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800938a:	f7ff fa1d 	bl	80087c8 <HAL_RCCEx_GetPeriphCLKFreq>
 800938e:	1e05      	subs	r5, r0, #0
    if (pclk != 0U)
 8009390:	d100      	bne.n	8009394 <HAL_UART_Init+0x108>
 8009392:	e073      	b.n	800947c <HAL_UART_Init+0x1f0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009394:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009396:	4b56      	ldr	r3, [pc, #344]	@ (80094f0 <HAL_UART_Init+0x264>)
 8009398:	0052      	lsls	r2, r2, #1
 800939a:	5ad6      	ldrh	r6, [r2, r3]
 800939c:	0031      	movs	r1, r6
 800939e:	f7f6 fecf 	bl	8000140 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093a2:	6867      	ldr	r7, [r4, #4]
 80093a4:	007b      	lsls	r3, r7, #1
 80093a6:	19db      	adds	r3, r3, r7
 80093a8:	4298      	cmp	r0, r3
 80093aa:	d31b      	bcc.n	80093e4 <HAL_UART_Init+0x158>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80093ac:	033b      	lsls	r3, r7, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093ae:	4298      	cmp	r0, r3
 80093b0:	d818      	bhi.n	80093e4 <HAL_UART_Init+0x158>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b2:	0032      	movs	r2, r6
 80093b4:	2300      	movs	r3, #0
 80093b6:	0028      	movs	r0, r5
 80093b8:	2100      	movs	r1, #0
 80093ba:	f7f7 f893 	bl	80004e4 <__aeabi_uldivmod>
 80093be:	2600      	movs	r6, #0
 80093c0:	0e05      	lsrs	r5, r0, #24
 80093c2:	020b      	lsls	r3, r1, #8
 80093c4:	432b      	orrs	r3, r5
 80093c6:	0202      	lsls	r2, r0, #8
 80093c8:	087d      	lsrs	r5, r7, #1
 80093ca:	1952      	adds	r2, r2, r5
 80093cc:	4173      	adcs	r3, r6
 80093ce:	0010      	movs	r0, r2
 80093d0:	0019      	movs	r1, r3
 80093d2:	003a      	movs	r2, r7
 80093d4:	2300      	movs	r3, #0
 80093d6:	f7f7 f885 	bl	80004e4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093da:	4b48      	ldr	r3, [pc, #288]	@ (80094fc <HAL_UART_Init+0x270>)
 80093dc:	18c2      	adds	r2, r0, r3
 80093de:	4b48      	ldr	r3, [pc, #288]	@ (8009500 <HAL_UART_Init+0x274>)
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d969      	bls.n	80094b8 <HAL_UART_Init+0x22c>
  huart->NbRxDataToProcess = 1;
 80093e4:	4b44      	ldr	r3, [pc, #272]	@ (80094f8 <HAL_UART_Init+0x26c>)
 80093e6:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80093e8:	2300      	movs	r3, #0
 80093ea:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80093ec:	67a3      	str	r3, [r4, #120]	@ 0x78
    return HAL_ERROR;
 80093ee:	2001      	movs	r0, #1
}
 80093f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    UART_AdvFeatureConfig(huart);
 80093f2:	0020      	movs	r0, r4
 80093f4:	f7ff fd8c 	bl	8008f10 <UART_AdvFeatureConfig>
 80093f8:	e75d      	b.n	80092b6 <HAL_UART_Init+0x2a>
    huart->Lock = HAL_UNLOCKED;
 80093fa:	2284      	movs	r2, #132	@ 0x84
 80093fc:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 80093fe:	f7fd fef3 	bl	80071e8 <HAL_UART_MspInit>
 8009402:	e74c      	b.n	800929e <HAL_UART_Init+0x12>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009404:	2380      	movs	r3, #128	@ 0x80
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009406:	2001      	movs	r0, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009408:	021b      	lsls	r3, r3, #8
 800940a:	429a      	cmp	r2, r3
 800940c:	d000      	beq.n	8009410 <HAL_UART_Init+0x184>
 800940e:	e793      	b.n	8009338 <HAL_UART_Init+0xac>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009410:	f7ff f9da 	bl	80087c8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8009414:	2800      	cmp	r0, #0
 8009416:	d01c      	beq.n	8009452 <HAL_UART_Init+0x1c6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009418:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800941a:	4b35      	ldr	r3, [pc, #212]	@ (80094f0 <HAL_UART_Init+0x264>)
 800941c:	0052      	lsls	r2, r2, #1
 800941e:	5ad1      	ldrh	r1, [r2, r3]
 8009420:	f7f6 fe8e 	bl	8000140 <__udivsi3>
 8009424:	6865      	ldr	r5, [r4, #4]
 8009426:	0040      	lsls	r0, r0, #1
 8009428:	086b      	lsrs	r3, r5, #1
 800942a:	18c0      	adds	r0, r0, r3
 800942c:	0029      	movs	r1, r5
 800942e:	f7f6 fe87 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009432:	0002      	movs	r2, r0
 8009434:	4b2f      	ldr	r3, [pc, #188]	@ (80094f4 <HAL_UART_Init+0x268>)
 8009436:	3a10      	subs	r2, #16
 8009438:	429a      	cmp	r2, r3
 800943a:	d8d3      	bhi.n	80093e4 <HAL_UART_Init+0x158>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800943c:	4a31      	ldr	r2, [pc, #196]	@ (8009504 <HAL_UART_Init+0x278>)
        huart->Instance->BRR = brrtemp;
 800943e:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009440:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009442:	0700      	lsls	r0, r0, #28
 8009444:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8009446:	4302      	orrs	r2, r0
 8009448:	60da      	str	r2, [r3, #12]
  huart->NbRxDataToProcess = 1;
 800944a:	e78d      	b.n	8009368 <HAL_UART_Init+0xdc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800944c:	2080      	movs	r0, #128	@ 0x80
 800944e:	0240      	lsls	r0, r0, #9
 8009450:	e76d      	b.n	800932e <HAL_UART_Init+0xa2>
  huart->NbRxDataToProcess = 1;
 8009452:	4b29      	ldr	r3, [pc, #164]	@ (80094f8 <HAL_UART_Init+0x26c>)
  huart->RxISR = NULL;
 8009454:	6760      	str	r0, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8009456:	66a3      	str	r3, [r4, #104]	@ 0x68
        huart->Instance->BRR = brrtemp;
 8009458:	6823      	ldr	r3, [r4, #0]
  huart->TxISR = NULL;
 800945a:	67a0      	str	r0, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800945c:	685a      	ldr	r2, [r3, #4]
 800945e:	492a      	ldr	r1, [pc, #168]	@ (8009508 <HAL_UART_Init+0x27c>)
  return (UART_CheckIdleState(huart));
 8009460:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009462:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009464:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009466:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009468:	689a      	ldr	r2, [r3, #8]
 800946a:	438a      	bics	r2, r1
 800946c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	3929      	subs	r1, #41	@ 0x29
 8009472:	430a      	orrs	r2, r1
 8009474:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8009476:	f7ff fdb3 	bl	8008fe0 <UART_CheckIdleState>
 800947a:	e7b9      	b.n	80093f0 <HAL_UART_Init+0x164>
  huart->NbRxDataToProcess = 1;
 800947c:	4b1e      	ldr	r3, [pc, #120]	@ (80094f8 <HAL_UART_Init+0x26c>)
  huart->RxISR = NULL;
 800947e:	6760      	str	r0, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8009480:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8009482:	67a0      	str	r0, [r4, #120]	@ 0x78
          huart->Instance->BRR = usartdiv;
 8009484:	6823      	ldr	r3, [r4, #0]
 8009486:	e7e9      	b.n	800945c <HAL_UART_Init+0x1d0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009488:	68ab      	ldr	r3, [r5, #8]
 800948a:	4a14      	ldr	r2, [pc, #80]	@ (80094dc <HAL_UART_Init+0x250>)
 800948c:	4013      	ands	r3, r2
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800948e:	220f      	movs	r2, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009490:	4333      	orrs	r3, r6
 8009492:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009494:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8009496:	4393      	bics	r3, r2
 8009498:	4303      	orrs	r3, r0
 800949a:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800949c:	2010      	movs	r0, #16
 800949e:	e774      	b.n	800938a <HAL_UART_Init+0xfe>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094a0:	68ab      	ldr	r3, [r5, #8]
 80094a2:	4a0e      	ldr	r2, [pc, #56]	@ (80094dc <HAL_UART_Init+0x250>)
 80094a4:	4013      	ands	r3, r2
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094a6:	220f      	movs	r2, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094a8:	4333      	orrs	r3, r6
 80094aa:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094ac:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80094ae:	4393      	bics	r3, r2
 80094b0:	4303      	orrs	r3, r0
 80094b2:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094b4:	2008      	movs	r0, #8
 80094b6:	e768      	b.n	800938a <HAL_UART_Init+0xfe>
          huart->Instance->BRR = usartdiv;
 80094b8:	6823      	ldr	r3, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80094ba:	4a0f      	ldr	r2, [pc, #60]	@ (80094f8 <HAL_UART_Init+0x26c>)
          huart->Instance->BRR = usartdiv;
 80094bc:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 80094be:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80094c0:	6766      	str	r6, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80094c2:	67a6      	str	r6, [r4, #120]	@ 0x78
  return ret;
 80094c4:	e7ca      	b.n	800945c <HAL_UART_Init+0x1d0>
 80094c6:	46c0      	nop			@ (mov r8, r8)
 80094c8:	cfff69f3 	.word	0xcfff69f3
 80094cc:	ffffcfff 	.word	0xffffcfff
 80094d0:	40008000 	.word	0x40008000
 80094d4:	40008400 	.word	0x40008400
 80094d8:	40008c00 	.word	0x40008c00
 80094dc:	11fff4ff 	.word	0x11fff4ff
 80094e0:	40013800 	.word	0x40013800
 80094e4:	40004400 	.word	0x40004400
 80094e8:	40004800 	.word	0x40004800
 80094ec:	bfffb400 	.word	0xbfffb400
 80094f0:	0800ef0c 	.word	0x0800ef0c
 80094f4:	0000ffef 	.word	0x0000ffef
 80094f8:	00010001 	.word	0x00010001
 80094fc:	fffffd00 	.word	0xfffffd00
 8009500:	000ffcff 	.word	0x000ffcff
 8009504:	0000fff0 	.word	0x0000fff0
 8009508:	ffffb7ff 	.word	0xffffb7ff

0800950c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800950c:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800950e:	2484      	movs	r4, #132	@ 0x84
 8009510:	5d03      	ldrb	r3, [r0, r4]
 8009512:	2b01      	cmp	r3, #1
 8009514:	d012      	beq.n	800953c <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 8009516:	2588      	movs	r5, #136	@ 0x88
 8009518:	2324      	movs	r3, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800951a:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800951c:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800951e:	6803      	ldr	r3, [r0, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009522:	6819      	ldr	r1, [r3, #0]
 8009524:	43b1      	bics	r1, r6
 8009526:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009528:	4905      	ldr	r1, [pc, #20]	@ (8009540 <HAL_UARTEx_DisableFifoMode+0x34>)
 800952a:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800952c:	2100      	movs	r1, #0
 800952e:	6641      	str	r1, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009530:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009532:	2320      	movs	r3, #32
 8009534:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009536:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 8009538:	2000      	movs	r0, #0
}
 800953a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800953c:	2002      	movs	r0, #2
 800953e:	e7fc      	b.n	800953a <HAL_UARTEx_DisableFifoMode+0x2e>
 8009540:	dfffffff 	.word	0xdfffffff

08009544 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009546:	46d6      	mov	lr, sl
 8009548:	464f      	mov	r7, r9
 800954a:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800954c:	2384      	movs	r3, #132	@ 0x84
{
 800954e:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8009550:	5cc3      	ldrb	r3, [r0, r3]
{
 8009552:	0004      	movs	r4, r0
 8009554:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8009556:	2b01      	cmp	r3, #1
 8009558:	d03d      	beq.n	80095d6 <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 800955a:	2388      	movs	r3, #136	@ 0x88
 800955c:	2124      	movs	r1, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800955e:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009560:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009562:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	3923      	subs	r1, #35	@ 0x23
 8009568:	438b      	bics	r3, r1
 800956a:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800956c:	68ab      	ldr	r3, [r5, #8]
 800956e:	00db      	lsls	r3, r3, #3
 8009570:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009572:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009574:	4311      	orrs	r1, r2
 8009576:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009578:	2b00      	cmp	r3, #0
 800957a:	d029      	beq.n	80095d0 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800957c:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800957e:	4a17      	ldr	r2, [pc, #92]	@ (80095dc <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009580:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009582:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009584:	68ab      	ldr	r3, [r5, #8]
 8009586:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009588:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800958a:	4a15      	ldr	r2, [pc, #84]	@ (80095e0 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800958c:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800958e:	5cd1      	ldrb	r1, [r2, r3]
 8009590:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009592:	f7f6 fe5f 	bl	8000254 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009596:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009598:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800959a:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800959c:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800959e:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095a0:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80095a2:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095a4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80095a6:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095a8:	f7f6 fe54 	bl	8000254 <__divsi3>
 80095ac:	b280      	uxth	r0, r0
 80095ae:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 80095b0:	2220      	movs	r2, #32
 80095b2:	52e0      	strh	r0, [r4, r3]
 80095b4:	3302      	adds	r3, #2
 80095b6:	52e7      	strh	r7, [r4, r3]
 80095b8:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095ba:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80095bc:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 80095be:	2200      	movs	r2, #0
  return HAL_OK;
 80095c0:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80095c2:	3b04      	subs	r3, #4
 80095c4:	54e2      	strb	r2, [r4, r3]
}
 80095c6:	bce0      	pop	{r5, r6, r7}
 80095c8:	46ba      	mov	sl, r7
 80095ca:	46b1      	mov	r9, r6
 80095cc:	46a8      	mov	r8, r5
 80095ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 80095d0:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 80095d2:	2701      	movs	r7, #1
 80095d4:	e7eb      	b.n	80095ae <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 80095d6:	2002      	movs	r0, #2
 80095d8:	e7f5      	b.n	80095c6 <HAL_UARTEx_SetTxFifoThreshold+0x82>
 80095da:	46c0      	nop			@ (mov r8, r8)
 80095dc:	0800ef2c 	.word	0x0800ef2c
 80095e0:	0800ef24 	.word	0x0800ef24

080095e4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80095e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095e6:	46d6      	mov	lr, sl
 80095e8:	464f      	mov	r7, r9
 80095ea:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 80095ec:	2384      	movs	r3, #132	@ 0x84
{
 80095ee:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 80095f0:	5cc3      	ldrb	r3, [r0, r3]
{
 80095f2:	0004      	movs	r4, r0
 80095f4:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d03d      	beq.n	8009676 <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 80095fa:	2388      	movs	r3, #136	@ 0x88
 80095fc:	2124      	movs	r1, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095fe:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009600:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009602:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	3923      	subs	r1, #35	@ 0x23
 8009608:	438b      	bics	r3, r1
 800960a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800960c:	68a9      	ldr	r1, [r5, #8]
 800960e:	4b1b      	ldr	r3, [pc, #108]	@ (800967c <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 8009610:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009612:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009614:	4311      	orrs	r1, r2
 8009616:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009618:	2b00      	cmp	r3, #0
 800961a:	d029      	beq.n	8009670 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800961c:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800961e:	4a18      	ldr	r2, [pc, #96]	@ (8009680 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009620:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009622:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009624:	68ab      	ldr	r3, [r5, #8]
 8009626:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009628:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800962a:	4a16      	ldr	r2, [pc, #88]	@ (8009684 <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800962c:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800962e:	5cd1      	ldrb	r1, [r2, r3]
 8009630:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009632:	f7f6 fe0f 	bl	8000254 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009636:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009638:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800963a:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800963c:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800963e:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009640:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009642:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009644:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009646:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009648:	f7f6 fe04 	bl	8000254 <__divsi3>
 800964c:	b280      	uxth	r0, r0
 800964e:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8009650:	2220      	movs	r2, #32
 8009652:	52e0      	strh	r0, [r4, r3]
 8009654:	3302      	adds	r3, #2
 8009656:	52e7      	strh	r7, [r4, r3]
 8009658:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800965a:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800965c:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 800965e:	2200      	movs	r2, #0
  return HAL_OK;
 8009660:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8009662:	3b04      	subs	r3, #4
 8009664:	54e2      	strb	r2, [r4, r3]
}
 8009666:	bce0      	pop	{r5, r6, r7}
 8009668:	46ba      	mov	sl, r7
 800966a:	46b1      	mov	r9, r6
 800966c:	46a8      	mov	r8, r5
 800966e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8009670:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 8009672:	2701      	movs	r7, #1
 8009674:	e7eb      	b.n	800964e <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 8009676:	2002      	movs	r0, #2
 8009678:	e7f5      	b.n	8009666 <HAL_UARTEx_SetRxFifoThreshold+0x82>
 800967a:	46c0      	nop			@ (mov r8, r8)
 800967c:	f1ffffff 	.word	0xf1ffffff
 8009680:	0800ef2c 	.word	0x0800ef2c
 8009684:	0800ef24 	.word	0x0800ef24

08009688 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8009688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800968a:	4646      	mov	r6, r8
 800968c:	46d6      	mov	lr, sl
 800968e:	464f      	mov	r7, r9
 8009690:	b5c0      	push	{r6, r7, lr}
 8009692:	b086      	sub	sp, #24
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
    uint8_t status_reg = 0;
 8009694:	466b      	mov	r3, sp
 8009696:	1cde      	adds	r6, r3, #3
 8009698:	2300      	movs	r3, #0
{
 800969a:	1e04      	subs	r4, r0, #0
    uint8_t status_reg = 0;
 800969c:	7033      	strb	r3, [r6, #0]
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800969e:	d05c      	beq.n	800975a <bme280_soft_reset+0xd2>
 80096a0:	68c3      	ldr	r3, [r0, #12]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d059      	beq.n	800975a <bme280_soft_reset+0xd2>
 80096a6:	6907      	ldr	r7, [r0, #16]
 80096a8:	2f00      	cmp	r7, #0
 80096aa:	d056      	beq.n	800975a <bme280_soft_reset+0xd2>
 80096ac:	6943      	ldr	r3, [r0, #20]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d053      	beq.n	800975a <bme280_soft_reset+0xd2>
            temp_buff[0] = reg_data[0];
 80096b2:	23b6      	movs	r3, #182	@ 0xb6
 80096b4:	ad01      	add	r5, sp, #4
 80096b6:	702b      	strb	r3, [r5, #0]
            if (dev->intf != BME280_I2C_INTF)
 80096b8:	7a00      	ldrb	r0, [r0, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80096ba:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
 80096bc:	3801      	subs	r0, #1
 80096be:	1e43      	subs	r3, r0, #1
 80096c0:	4198      	sbcs	r0, r3
 80096c2:	237f      	movs	r3, #127	@ 0x7f
 80096c4:	4240      	negs	r0, r0
 80096c6:	4398      	bics	r0, r3
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80096c8:	0029      	movs	r1, r5
 80096ca:	6863      	ldr	r3, [r4, #4]
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
 80096cc:	30e0      	adds	r0, #224	@ 0xe0
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80096ce:	47b8      	blx	r7
 80096d0:	2345      	movs	r3, #69	@ 0x45
 80096d2:	54e0      	strb	r0, [r4, r3]
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 80096d4:	33ba      	adds	r3, #186	@ 0xba
 80096d6:	469a      	mov	sl, r3
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80096d8:	3bba      	subs	r3, #186	@ 0xba
 80096da:	2706      	movs	r7, #6
 80096dc:	4699      	mov	r9, r3
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 80096de:	2800      	cmp	r0, #0
 80096e0:	d13e      	bne.n	8009760 <bme280_soft_reset+0xd8>
                dev->delay_us(2, dev->intf_ptr);
 80096e2:	6963      	ldr	r3, [r4, #20]
 80096e4:	2002      	movs	r0, #2
 80096e6:	6861      	ldr	r1, [r4, #4]
 80096e8:	4798      	blx	r3
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80096ea:	68e3      	ldr	r3, [r4, #12]
 80096ec:	4698      	mov	r8, r3
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d030      	beq.n	8009754 <bme280_soft_reset+0xcc>
 80096f2:	6923      	ldr	r3, [r4, #16]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d02d      	beq.n	8009754 <bme280_soft_reset+0xcc>
 80096f8:	6963      	ldr	r3, [r4, #20]
 80096fa:	425a      	negs	r2, r3
 80096fc:	4153      	adcs	r3, r2
 80096fe:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009700:	702b      	strb	r3, [r5, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009702:	782b      	ldrb	r3, [r5, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d11d      	bne.n	8009744 <bme280_soft_reset+0xbc>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009708:	6863      	ldr	r3, [r4, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	0031      	movs	r1, r6
 800970e:	20f3      	movs	r0, #243	@ 0xf3
 8009710:	47c0      	blx	r8
 8009712:	464b      	mov	r3, r9
 8009714:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009716:	2800      	cmp	r0, #0
 8009718:	d001      	beq.n	800971e <bme280_soft_reset+0x96>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800971a:	23fc      	movs	r3, #252	@ 0xfc
 800971c:	702b      	strb	r3, [r5, #0]
    return rslt;
 800971e:	2301      	movs	r3, #1
 8009720:	782a      	ldrb	r2, [r5, #0]
 8009722:	7831      	ldrb	r1, [r6, #0]
 8009724:	b250      	sxtb	r0, r2
            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 8009726:	400b      	ands	r3, r1
 8009728:	2a00      	cmp	r2, #0
 800972a:	d10e      	bne.n	800974a <bme280_soft_reset+0xc2>
 800972c:	3f01      	subs	r7, #1
 800972e:	b2ff      	uxtb	r7, r7
 8009730:	2f00      	cmp	r7, #0
 8009732:	d00a      	beq.n	800974a <bme280_soft_reset+0xc2>
 8009734:	2b00      	cmp	r3, #0
 8009736:	d1d4      	bne.n	80096e2 <bme280_soft_reset+0x5a>
}
 8009738:	b006      	add	sp, #24
 800973a:	bce0      	pop	{r5, r6, r7}
 800973c:	46ba      	mov	sl, r7
 800973e:	46b1      	mov	r9, r6
 8009740:	46a8      	mov	r8, r5
 8009742:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009744:	4653      	mov	r3, sl
 8009746:	702b      	strb	r3, [r5, #0]
 8009748:	e7e9      	b.n	800971e <bme280_soft_reset+0x96>
            if (status_reg & BME280_STATUS_IM_UPDATE)
 800974a:	2b00      	cmp	r3, #0
 800974c:	d0f4      	beq.n	8009738 <bme280_soft_reset+0xb0>
                rslt = BME280_E_NVM_COPY_FAILED;
 800974e:	2006      	movs	r0, #6
 8009750:	4240      	negs	r0, r0
 8009752:	e7f1      	b.n	8009738 <bme280_soft_reset+0xb0>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 8009754:	2301      	movs	r3, #1
 8009756:	425b      	negs	r3, r3
 8009758:	e7d2      	b.n	8009700 <bme280_soft_reset+0x78>
 800975a:	2001      	movs	r0, #1
 800975c:	4240      	negs	r0, r0
 800975e:	e7eb      	b.n	8009738 <bme280_soft_reset+0xb0>
                rslt = BME280_E_COMM_FAIL;
 8009760:	2004      	movs	r0, #4
 8009762:	4240      	negs	r0, r0
 8009764:	e7e8      	b.n	8009738 <bme280_soft_reset+0xb0>
 8009766:	46c0      	nop			@ (mov r8, r8)

08009768 <bme280_init>:
{
 8009768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800976a:	46de      	mov	lr, fp
 800976c:	4657      	mov	r7, sl
 800976e:	464e      	mov	r6, r9
 8009770:	4645      	mov	r5, r8
 8009772:	b5e0      	push	{r5, r6, r7, lr}
 8009774:	b089      	sub	sp, #36	@ 0x24
    uint8_t chip_id = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	466a      	mov	r2, sp
{
 800977a:	1e04      	subs	r4, r0, #0
    uint8_t chip_id = 0;
 800977c:	7013      	strb	r3, [r2, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800977e:	d100      	bne.n	8009782 <bme280_init+0x1a>
 8009780:	e0c6      	b.n	8009910 <bme280_init+0x1a8>
 8009782:	68c7      	ldr	r7, [r0, #12]
 8009784:	2f00      	cmp	r7, #0
 8009786:	d100      	bne.n	800978a <bme280_init+0x22>
 8009788:	e0c2      	b.n	8009910 <bme280_init+0x1a8>
 800978a:	6903      	ldr	r3, [r0, #16]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d100      	bne.n	8009792 <bme280_init+0x2a>
 8009790:	e0be      	b.n	8009910 <bme280_init+0x1a8>
 8009792:	6943      	ldr	r3, [r0, #20]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d100      	bne.n	800979a <bme280_init+0x32>
 8009798:	e0ba      	b.n	8009910 <bme280_init+0x1a8>
 800979a:	4b65      	ldr	r3, [pc, #404]	@ (8009930 <bme280_init+0x1c8>)
 800979c:	2505      	movs	r5, #5
 800979e:	4698      	mov	r8, r3
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 80097a0:	23ff      	movs	r3, #255	@ 0xff
 80097a2:	469a      	mov	sl, r3
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80097a4:	3bba      	subs	r3, #186	@ 0xba
 80097a6:	4699      	mov	r9, r3
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 80097a8:	33b7      	adds	r3, #183	@ 0xb7
 80097aa:	469b      	mov	fp, r3
 80097ac:	1c56      	adds	r6, r2, #1
 80097ae:	e020      	b.n	80097f2 <bme280_init+0x8a>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80097b0:	6863      	ldr	r3, [r4, #4]
 80097b2:	2201      	movs	r2, #1
 80097b4:	4669      	mov	r1, sp
 80097b6:	20d0      	movs	r0, #208	@ 0xd0
 80097b8:	47b8      	blx	r7
 80097ba:	464b      	mov	r3, r9
 80097bc:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 80097be:	2800      	cmp	r0, #0
 80097c0:	d001      	beq.n	80097c6 <bme280_init+0x5e>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 80097c2:	465b      	mov	r3, fp
 80097c4:	7033      	strb	r3, [r6, #0]
            printf("bme280 chip_id = %x\n", chip_id);
 80097c6:	466b      	mov	r3, sp
    return rslt;
 80097c8:	7837      	ldrb	r7, [r6, #0]
            printf("bme280 chip_id = %x\n", chip_id);
 80097ca:	4640      	mov	r0, r8
    return rslt;
 80097cc:	b27f      	sxtb	r7, r7
            printf("bme280 chip_id = %x\n", chip_id);
 80097ce:	7819      	ldrb	r1, [r3, #0]
 80097d0:	f7fd fb04 	bl	8006ddc <printf_>
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 80097d4:	2f00      	cmp	r7, #0
 80097d6:	d103      	bne.n	80097e0 <bme280_init+0x78>
 80097d8:	466b      	mov	r3, sp
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	2b60      	cmp	r3, #96	@ 0x60
 80097de:	d023      	beq.n	8009828 <bme280_init+0xc0>
        while (try_count)
 80097e0:	3d01      	subs	r5, #1
            dev->delay_us(1, dev->intf_ptr);
 80097e2:	2001      	movs	r0, #1
 80097e4:	6861      	ldr	r1, [r4, #4]
 80097e6:	6963      	ldr	r3, [r4, #20]
        while (try_count)
 80097e8:	b2ed      	uxtb	r5, r5
            dev->delay_us(1, dev->intf_ptr);
 80097ea:	4798      	blx	r3
        while (try_count)
 80097ec:	2d00      	cmp	r5, #0
 80097ee:	d012      	beq.n	8009816 <bme280_init+0xae>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80097f0:	68e7      	ldr	r7, [r4, #12]
 80097f2:	2f00      	cmp	r7, #0
 80097f4:	d100      	bne.n	80097f8 <bme280_init+0x90>
 80097f6:	e088      	b.n	800990a <bme280_init+0x1a2>
 80097f8:	6923      	ldr	r3, [r4, #16]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d100      	bne.n	8009800 <bme280_init+0x98>
 80097fe:	e084      	b.n	800990a <bme280_init+0x1a2>
 8009800:	6963      	ldr	r3, [r4, #20]
 8009802:	425a      	negs	r2, r3
 8009804:	4153      	adcs	r3, r2
 8009806:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009808:	7033      	strb	r3, [r6, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800980a:	7833      	ldrb	r3, [r6, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d0cf      	beq.n	80097b0 <bme280_init+0x48>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009810:	4653      	mov	r3, sl
 8009812:	7033      	strb	r3, [r6, #0]
 8009814:	e7d7      	b.n	80097c6 <bme280_init+0x5e>
            rslt = BME280_E_DEV_NOT_FOUND;
 8009816:	2002      	movs	r0, #2
 8009818:	4240      	negs	r0, r0
}
 800981a:	b009      	add	sp, #36	@ 0x24
 800981c:	bcf0      	pop	{r4, r5, r6, r7}
 800981e:	46bb      	mov	fp, r7
 8009820:	46b2      	mov	sl, r6
 8009822:	46a9      	mov	r9, r5
 8009824:	46a0      	mov	r8, r4
 8009826:	bdf0      	pop	{r4, r5, r6, r7, pc}
                rslt = bme280_soft_reset(dev);
 8009828:	0020      	movs	r0, r4
                dev->chip_id = chip_id;
 800982a:	7023      	strb	r3, [r4, #0]
                rslt = bme280_soft_reset(dev);
 800982c:	f7ff ff2c 	bl	8009688 <bme280_soft_reset>
                if (rslt == BME280_OK)
 8009830:	2800      	cmp	r0, #0
 8009832:	d1f2      	bne.n	800981a <bme280_init+0xb2>
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8009834:	9001      	str	r0, [sp, #4]
 8009836:	2216      	movs	r2, #22
 8009838:	2100      	movs	r1, #0
 800983a:	a802      	add	r0, sp, #8
 800983c:	f003 f99a 	bl	800cb74 <memset>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009840:	68e6      	ldr	r6, [r4, #12]
 8009842:	2e00      	cmp	r6, #0
 8009844:	d06d      	beq.n	8009922 <bme280_init+0x1ba>
 8009846:	6923      	ldr	r3, [r4, #16]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d06a      	beq.n	8009922 <bme280_init+0x1ba>
 800984c:	6963      	ldr	r3, [r4, #20]
 800984e:	425a      	negs	r2, r3
 8009850:	4153      	adcs	r3, r2
 8009852:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009854:	466a      	mov	r2, sp
 8009856:	7093      	strb	r3, [r2, #2]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009858:	7893      	ldrb	r3, [r2, #2]
    rslt = null_ptr_check(dev);
 800985a:	1c95      	adds	r5, r2, #2
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800985c:	2b00      	cmp	r3, #0
 800985e:	d15a      	bne.n	8009916 <bme280_init+0x1ae>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009860:	6863      	ldr	r3, [r4, #4]
 8009862:	221a      	movs	r2, #26
 8009864:	2088      	movs	r0, #136	@ 0x88
 8009866:	a901      	add	r1, sp, #4
 8009868:	47b0      	blx	r6
 800986a:	2345      	movs	r3, #69	@ 0x45
 800986c:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800986e:	2800      	cmp	r0, #0
 8009870:	d001      	beq.n	8009876 <bme280_init+0x10e>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009872:	33b7      	adds	r3, #183	@ 0xb7
 8009874:	702b      	strb	r3, [r5, #0]
    return rslt;
 8009876:	782b      	ldrb	r3, [r5, #0]
 8009878:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1cd      	bne.n	800981a <bme280_init+0xb2>
    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800987e:	9b01      	ldr	r3, [sp, #4]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8009880:	9a05      	ldr	r2, [sp, #20]
    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8009882:	61a3      	str	r3, [r4, #24]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8009884:	9b02      	ldr	r3, [sp, #8]
    calib_data->dig_h1 = reg_data[25];
 8009886:	ad01      	add	r5, sp, #4
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8009888:	61e3      	str	r3, [r4, #28]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800988a:	9b06      	ldr	r3, [sp, #24]
 800988c:	62a2      	str	r2, [r4, #40]	@ 0x28
 800988e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    calib_data->dig_h1 = reg_data[25];
 8009890:	2330      	movs	r3, #48	@ 0x30
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8009892:	9904      	ldr	r1, [sp, #16]
 8009894:	9803      	ldr	r0, [sp, #12]
    calib_data->dig_h1 = reg_data[25];
 8009896:	7e6a      	ldrb	r2, [r5, #25]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8009898:	6220      	str	r0, [r4, #32]
 800989a:	6261      	str	r1, [r4, #36]	@ 0x24
    calib_data->dig_h1 = reg_data[25];
 800989c:	54e2      	strb	r2, [r4, r3]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800989e:	68e7      	ldr	r7, [r4, #12]
 80098a0:	2f00      	cmp	r7, #0
 80098a2:	d041      	beq.n	8009928 <bme280_init+0x1c0>
 80098a4:	6923      	ldr	r3, [r4, #16]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d03e      	beq.n	8009928 <bme280_init+0x1c0>
 80098aa:	6963      	ldr	r3, [r4, #20]
 80098ac:	425a      	negs	r2, r3
 80098ae:	4153      	adcs	r3, r2
 80098b0:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 80098b2:	466a      	mov	r2, sp
 80098b4:	70d3      	strb	r3, [r2, #3]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 80098b6:	78d3      	ldrb	r3, [r2, #3]
    rslt = null_ptr_check(dev);
 80098b8:	1cd6      	adds	r6, r2, #3
    if ((rslt == BME280_OK) && (reg_data != NULL))
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d12e      	bne.n	800991c <bme280_init+0x1b4>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80098be:	6863      	ldr	r3, [r4, #4]
 80098c0:	2207      	movs	r2, #7
 80098c2:	0029      	movs	r1, r5
 80098c4:	20e1      	movs	r0, #225	@ 0xe1
 80098c6:	47b8      	blx	r7
 80098c8:	2345      	movs	r3, #69	@ 0x45
 80098ca:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d001      	beq.n	80098d4 <bme280_init+0x16c>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 80098d0:	33b7      	adds	r3, #183	@ 0xb7
 80098d2:	7033      	strb	r3, [r6, #0]
    return rslt;
 80098d4:	7833      	ldrb	r3, [r6, #0]
 80098d6:	b258      	sxtb	r0, r3
        if (rslt == BME280_OK)
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d19e      	bne.n	800981a <bme280_init+0xb2>
    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80098dc:	882b      	ldrh	r3, [r5, #0]
    calib_data->dig_h3 = reg_data[2];
 80098de:	78aa      	ldrb	r2, [r5, #2]
    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80098e0:	8663      	strh	r3, [r4, #50]	@ 0x32
    calib_data->dig_h3 = reg_data[2];
 80098e2:	2334      	movs	r3, #52	@ 0x34
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80098e4:	2103      	movs	r1, #3
    calib_data->dig_h3 = reg_data[2];
 80098e6:	54e2      	strb	r2, [r4, r3]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80098e8:	220f      	movs	r2, #15
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80098ea:	5669      	ldrsb	r1, [r5, r1]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80098ec:	792b      	ldrb	r3, [r5, #4]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80098ee:	0109      	lsls	r1, r1, #4
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80098f0:	401a      	ands	r2, r3
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 80098f2:	430a      	orrs	r2, r1
 80098f4:	86e2      	strh	r2, [r4, #54]	@ 0x36
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80098f6:	2205      	movs	r2, #5
 80098f8:	56aa      	ldrsb	r2, [r5, r2]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 80098fa:	091b      	lsrs	r3, r3, #4
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80098fc:	0112      	lsls	r2, r2, #4
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 80098fe:	4313      	orrs	r3, r2
 8009900:	8723      	strh	r3, [r4, #56]	@ 0x38
    calib_data->dig_h6 = (int8_t)reg_data[6];
 8009902:	233a      	movs	r3, #58	@ 0x3a
 8009904:	79aa      	ldrb	r2, [r5, #6]
 8009906:	54e2      	strb	r2, [r4, r3]
}
 8009908:	e787      	b.n	800981a <bme280_init+0xb2>
        rslt = BME280_E_NULL_PTR;
 800990a:	2301      	movs	r3, #1
 800990c:	425b      	negs	r3, r3
 800990e:	e77b      	b.n	8009808 <bme280_init+0xa0>
 8009910:	2001      	movs	r0, #1
 8009912:	4240      	negs	r0, r0
 8009914:	e781      	b.n	800981a <bme280_init+0xb2>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009916:	23ff      	movs	r3, #255	@ 0xff
 8009918:	702b      	strb	r3, [r5, #0]
 800991a:	e7ac      	b.n	8009876 <bme280_init+0x10e>
 800991c:	23ff      	movs	r3, #255	@ 0xff
 800991e:	7033      	strb	r3, [r6, #0]
 8009920:	e7d8      	b.n	80098d4 <bme280_init+0x16c>
        rslt = BME280_E_NULL_PTR;
 8009922:	2301      	movs	r3, #1
 8009924:	425b      	negs	r3, r3
 8009926:	e795      	b.n	8009854 <bme280_init+0xec>
 8009928:	2301      	movs	r3, #1
 800992a:	425b      	negs	r3, r3
 800992c:	e7c1      	b.n	80098b2 <bme280_init+0x14a>
 800992e:	46c0      	nop			@ (mov r8, r8)
 8009930:	0800ef34 	.word	0x0800ef34

08009934 <bme280_compensate_data>:
{
 8009934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009936:	4657      	mov	r7, sl
 8009938:	464e      	mov	r6, r9
 800993a:	4645      	mov	r5, r8
 800993c:	46de      	mov	lr, fp
 800993e:	b5e0      	push	{r5, r6, r7, lr}
 8009940:	001c      	movs	r4, r3
 8009942:	0006      	movs	r6, r0
 8009944:	000f      	movs	r7, r1
 8009946:	0015      	movs	r5, r2
 8009948:	b083      	sub	sp, #12
    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 800994a:	2900      	cmp	r1, #0
 800994c:	d100      	bne.n	8009950 <bme280_compensate_data+0x1c>
 800994e:	e135      	b.n	8009bbc <bme280_compensate_data+0x288>
 8009950:	2a00      	cmp	r2, #0
 8009952:	d100      	bne.n	8009956 <bme280_compensate_data+0x22>
 8009954:	e132      	b.n	8009bbc <bme280_compensate_data+0x288>
 8009956:	2b00      	cmp	r3, #0
 8009958:	d100      	bne.n	800995c <bme280_compensate_data+0x28>
 800995a:	e12f      	b.n	8009bbc <bme280_compensate_data+0x288>
        comp_data->temperature = 0;
 800995c:	2300      	movs	r3, #0
 800995e:	6053      	str	r3, [r2, #4]
        comp_data->pressure = 0;
 8009960:	6013      	str	r3, [r2, #0]
        comp_data->humidity = 0;
 8009962:	6093      	str	r3, [r2, #8]
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 8009964:	0743      	lsls	r3, r0, #29
 8009966:	d000      	beq.n	800996a <bme280_compensate_data+0x36>
 8009968:	e0f2      	b.n	8009b50 <bme280_compensate_data+0x21c>
        if (sensor_comp & BME280_PRESS)
 800996a:	07f3      	lsls	r3, r6, #31
 800996c:	d400      	bmi.n	8009970 <bme280_compensate_data+0x3c>
 800996e:	e088      	b.n	8009a82 <bme280_compensate_data+0x14e>
    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 8009970:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 8009972:	2103      	movs	r1, #3
    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 8009974:	0fd3      	lsrs	r3, r2, #31
 8009976:	189b      	adds	r3, r3, r2
 8009978:	4a93      	ldr	r2, [pc, #588]	@ (8009bc8 <bme280_compensate_data+0x294>)
 800997a:	105b      	asrs	r3, r3, #1
 800997c:	4694      	mov	ip, r2
 800997e:	4463      	add	r3, ip
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 8009980:	17da      	asrs	r2, r3, #31
 8009982:	400a      	ands	r2, r1
 8009984:	2010      	movs	r0, #16
 8009986:	5e21      	ldrsh	r1, [r4, r0]
 8009988:	18d2      	adds	r2, r2, r3
 800998a:	4688      	mov	r8, r1
 800998c:	1092      	asrs	r2, r2, #2
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 800998e:	200e      	movs	r0, #14
 8009990:	5e21      	ldrsh	r1, [r4, r0]
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 8009992:	4352      	muls	r2, r2
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 8009994:	4689      	mov	r9, r1
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 8009996:	200c      	movs	r0, #12
 8009998:	5e21      	ldrsh	r1, [r4, r0]
 800999a:	468c      	mov	ip, r1
    var3 = (calib_data->dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8;
 800999c:	210a      	movs	r1, #10
 800999e:	5e60      	ldrsh	r0, [r4, r1]
 80099a0:	1351      	asrs	r1, r2, #13
 80099a2:	4341      	muls	r1, r0
 80099a4:	2007      	movs	r0, #7
 80099a6:	468a      	mov	sl, r1
 80099a8:	17c9      	asrs	r1, r1, #31
 80099aa:	4008      	ands	r0, r1
 80099ac:	4450      	add	r0, sl
 80099ae:	10c1      	asrs	r1, r0, #3
 80099b0:	9101      	str	r1, [sp, #4]
    var4 = (((int32_t)calib_data->dig_p2) * var1) / 2;
 80099b2:	2008      	movs	r0, #8
 80099b4:	5e21      	ldrsh	r1, [r4, r0]
 80099b6:	4359      	muls	r1, r3
 80099b8:	468b      	mov	fp, r1
 80099ba:	0fc9      	lsrs	r1, r1, #31
 80099bc:	468a      	mov	sl, r1
 80099be:	44da      	add	sl, fp
 80099c0:	4651      	mov	r1, sl
 80099c2:	1049      	asrs	r1, r1, #1
 80099c4:	468a      	mov	sl, r1
    var1 = (var3 + var4) / 262144;
 80099c6:	9901      	ldr	r1, [sp, #4]
 80099c8:	468b      	mov	fp, r1
 80099ca:	44da      	add	sl, fp
 80099cc:	4651      	mov	r1, sl
 80099ce:	17c8      	asrs	r0, r1, #31
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 80099d0:	2180      	movs	r1, #128	@ 0x80
    var1 = (var3 + var4) / 262144;
 80099d2:	0380      	lsls	r0, r0, #14
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 80099d4:	0209      	lsls	r1, r1, #8
    var1 = (var3 + var4) / 262144;
 80099d6:	0b80      	lsrs	r0, r0, #14
 80099d8:	4450      	add	r0, sl
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 80099da:	468a      	mov	sl, r1
    var1 = (var3 + var4) / 262144;
 80099dc:	1480      	asrs	r0, r0, #18
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 80099de:	88e1      	ldrh	r1, [r4, #6]
 80099e0:	4450      	add	r0, sl
 80099e2:	4348      	muls	r0, r1
 80099e4:	13c0      	asrs	r0, r0, #15
    if (var1)
 80099e6:	d100      	bne.n	80099ea <bme280_compensate_data+0xb6>
 80099e8:	e0af      	b.n	8009b4a <bme280_compensate_data+0x216>
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 80099ea:	4641      	mov	r1, r8
 80099ec:	12d2      	asrs	r2, r2, #11
 80099ee:	4351      	muls	r1, r2
 80099f0:	000a      	movs	r2, r1
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 80099f2:	4649      	mov	r1, r9
 80099f4:	434b      	muls	r3, r1
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 80099f6:	2103      	movs	r1, #3
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 80099f8:	005b      	lsls	r3, r3, #1
 80099fa:	189b      	adds	r3, r3, r2
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 80099fc:	17da      	asrs	r2, r3, #31
 80099fe:	4011      	ands	r1, r2
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 8009a00:	2280      	movs	r2, #128	@ 0x80
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 8009a02:	18c9      	adds	r1, r1, r3
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	0352      	lsls	r2, r2, #13
 8009a08:	1ad2      	subs	r2, r2, r3
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 8009a0a:	4663      	mov	r3, ip
 8009a0c:	1089      	asrs	r1, r1, #2
 8009a0e:	041b      	lsls	r3, r3, #16
 8009a10:	1859      	adds	r1, r3, r1
        pressure = ((uint32_t)(var5 - (uint32_t)(var2 / 4096))) * 3125;
 8009a12:	17cb      	asrs	r3, r1, #31
 8009a14:	051b      	lsls	r3, r3, #20
 8009a16:	0d1b      	lsrs	r3, r3, #20
 8009a18:	185b      	adds	r3, r3, r1
 8009a1a:	131b      	asrs	r3, r3, #12
 8009a1c:	1ad3      	subs	r3, r2, r3
 8009a1e:	4a6b      	ldr	r2, [pc, #428]	@ (8009bcc <bme280_compensate_data+0x298>)
 8009a20:	435a      	muls	r2, r3
        if (pressure < 0x80000000)
 8009a22:	2a00      	cmp	r2, #0
 8009a24:	da00      	bge.n	8009a28 <bme280_compensate_data+0xf4>
 8009a26:	e0c1      	b.n	8009bac <bme280_compensate_data+0x278>
            pressure = (pressure << 1) / ((uint32_t)var1);
 8009a28:	0052      	lsls	r2, r2, #1
 8009a2a:	0001      	movs	r1, r0
 8009a2c:	0010      	movs	r0, r2
 8009a2e:	f7f6 fb87 	bl	8000140 <__udivsi3>
        var1 = (((int32_t)calib_data->dig_p9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 8009a32:	08c3      	lsrs	r3, r0, #3
 8009a34:	435b      	muls	r3, r3
 8009a36:	2116      	movs	r1, #22
 8009a38:	5e62      	ldrsh	r2, [r4, r1]
 8009a3a:	0b5b      	lsrs	r3, r3, #13
 8009a3c:	435a      	muls	r2, r3
 8009a3e:	17d3      	asrs	r3, r2, #31
 8009a40:	051b      	lsls	r3, r3, #20
 8009a42:	0d1b      	lsrs	r3, r3, #20
 8009a44:	189a      	adds	r2, r3, r2
        var2 = (((int32_t)(pressure / 4)) * ((int32_t)calib_data->dig_p8)) / 8192;
 8009a46:	0883      	lsrs	r3, r0, #2
 8009a48:	469c      	mov	ip, r3
 8009a4a:	2314      	movs	r3, #20
 8009a4c:	5ee1      	ldrsh	r1, [r4, r3]
 8009a4e:	4663      	mov	r3, ip
 8009a50:	4359      	muls	r1, r3
 8009a52:	17cb      	asrs	r3, r1, #31
 8009a54:	04db      	lsls	r3, r3, #19
 8009a56:	0cdb      	lsrs	r3, r3, #19
 8009a58:	185b      	adds	r3, r3, r1
 8009a5a:	135b      	asrs	r3, r3, #13
        var1 = (((int32_t)calib_data->dig_p9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 8009a5c:	1312      	asrs	r2, r2, #12
        pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calib_data->dig_p7) / 16));
 8009a5e:	18d2      	adds	r2, r2, r3
 8009a60:	2112      	movs	r1, #18
 8009a62:	5e63      	ldrsh	r3, [r4, r1]
 8009a64:	18d2      	adds	r2, r2, r3
 8009a66:	230f      	movs	r3, #15
 8009a68:	17d1      	asrs	r1, r2, #31
 8009a6a:	400b      	ands	r3, r1
 8009a6c:	189b      	adds	r3, r3, r2
 8009a6e:	111b      	asrs	r3, r3, #4
 8009a70:	1818      	adds	r0, r3, r0
        else if (pressure > pressure_max)
 8009a72:	4b57      	ldr	r3, [pc, #348]	@ (8009bd0 <bme280_compensate_data+0x29c>)
 8009a74:	4298      	cmp	r0, r3
 8009a76:	d900      	bls.n	8009a7a <bme280_compensate_data+0x146>
 8009a78:	0018      	movs	r0, r3
 8009a7a:	4b56      	ldr	r3, [pc, #344]	@ (8009bd4 <bme280_compensate_data+0x2a0>)
 8009a7c:	4298      	cmp	r0, r3
 8009a7e:	d364      	bcc.n	8009b4a <bme280_compensate_data+0x216>
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8009a80:	6028      	str	r0, [r5, #0]
        if (sensor_comp & BME280_HUM)
 8009a82:	0776      	lsls	r6, r6, #29
 8009a84:	d559      	bpl.n	8009b3a <bme280_compensate_data+0x206>
    var1 = calib_data->t_fine - ((int32_t)76800);
 8009a86:	4b54      	ldr	r3, [pc, #336]	@ (8009bd8 <bme280_compensate_data+0x2a4>)
    var3 = (int32_t)(((int32_t)calib_data->dig_h4) * 1048576);
 8009a88:	211e      	movs	r1, #30
 8009a8a:	5e62      	ldrsh	r2, [r4, r1]
    var1 = calib_data->t_fine - ((int32_t)76800);
 8009a8c:	469c      	mov	ip, r3
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 8009a8e:	68bb      	ldr	r3, [r7, #8]
    var3 = (int32_t)(((int32_t)calib_data->dig_h4) * 1048576);
 8009a90:	0512      	lsls	r2, r2, #20
    var1 = calib_data->t_fine - ((int32_t)76800);
 8009a92:	6a60      	ldr	r0, [r4, #36]	@ 0x24
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 8009a94:	039b      	lsls	r3, r3, #14
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8009a96:	1a9b      	subs	r3, r3, r2
    var4 = ((int32_t)calib_data->dig_h5) * var1;
 8009a98:	2120      	movs	r1, #32
 8009a9a:	5e62      	ldrsh	r2, [r4, r1]
    var1 = calib_data->t_fine - ((int32_t)76800);
 8009a9c:	4460      	add	r0, ip
    var4 = ((int32_t)calib_data->dig_h5) * var1;
 8009a9e:	4342      	muls	r2, r0
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	2280      	movs	r2, #128	@ 0x80
 8009aa4:	01d2      	lsls	r2, r2, #7
 8009aa6:	4694      	mov	ip, r2
 8009aa8:	4463      	add	r3, ip
 8009aaa:	17d9      	asrs	r1, r3, #31
 8009aac:	0449      	lsls	r1, r1, #17
 8009aae:	0c49      	lsrs	r1, r1, #17
 8009ab0:	18c9      	adds	r1, r1, r3
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 8009ab2:	7f23      	ldrb	r3, [r4, #28]
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8009ab4:	13c9      	asrs	r1, r1, #15
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 8009ab6:	4343      	muls	r3, r0
 8009ab8:	17da      	asrs	r2, r3, #31
 8009aba:	0552      	lsls	r2, r2, #21
 8009abc:	0d52      	lsrs	r2, r2, #21
 8009abe:	18d2      	adds	r2, r2, r3
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8009ac0:	2380      	movs	r3, #128	@ 0x80
 8009ac2:	021b      	lsls	r3, r3, #8
 8009ac4:	469c      	mov	ip, r3
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 8009ac6:	2322      	movs	r3, #34	@ 0x22
 8009ac8:	56e3      	ldrsb	r3, [r4, r3]
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 8009aca:	12d2      	asrs	r2, r2, #11
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 8009acc:	4358      	muls	r0, r3
 8009ace:	17c3      	asrs	r3, r0, #31
 8009ad0:	059b      	lsls	r3, r3, #22
 8009ad2:	0d9b      	lsrs	r3, r3, #22
 8009ad4:	181b      	adds	r3, r3, r0
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8009ad6:	4462      	add	r2, ip
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 8009ad8:	129b      	asrs	r3, r3, #10
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8009ada:	4353      	muls	r3, r2
 8009adc:	17da      	asrs	r2, r3, #31
 8009ade:	0592      	lsls	r2, r2, #22
 8009ae0:	0d92      	lsrs	r2, r2, #22
 8009ae2:	18d3      	adds	r3, r2, r3
 8009ae4:	2280      	movs	r2, #128	@ 0x80
 8009ae6:	0392      	lsls	r2, r2, #14
 8009ae8:	4694      	mov	ip, r2
 8009aea:	129b      	asrs	r3, r3, #10
    var2 = ((var4 * ((int32_t)calib_data->dig_h2)) + 8192) / 16384;
 8009aec:	201a      	movs	r0, #26
 8009aee:	5e22      	ldrsh	r2, [r4, r0]
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8009af0:	4463      	add	r3, ip
    var2 = ((var4 * ((int32_t)calib_data->dig_h2)) + 8192) / 16384;
 8009af2:	435a      	muls	r2, r3
 8009af4:	2380      	movs	r3, #128	@ 0x80
 8009af6:	019b      	lsls	r3, r3, #6
 8009af8:	469c      	mov	ip, r3
 8009afa:	4462      	add	r2, ip
 8009afc:	17d3      	asrs	r3, r2, #31
 8009afe:	049b      	lsls	r3, r3, #18
 8009b00:	0c9b      	lsrs	r3, r3, #18
 8009b02:	189b      	adds	r3, r3, r2
 8009b04:	139b      	asrs	r3, r3, #14
    var3 = var5 * var2;
 8009b06:	434b      	muls	r3, r1
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8009b08:	17da      	asrs	r2, r3, #31
 8009b0a:	0452      	lsls	r2, r2, #17
 8009b0c:	0c52      	lsrs	r2, r2, #17
 8009b0e:	18d2      	adds	r2, r2, r3
 8009b10:	13d2      	asrs	r2, r2, #15
 8009b12:	4352      	muls	r2, r2
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_h1)) / 16);
 8009b14:	7e21      	ldrb	r1, [r4, #24]
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8009b16:	11d2      	asrs	r2, r2, #7
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_h1)) / 16);
 8009b18:	4351      	muls	r1, r2
 8009b1a:	220f      	movs	r2, #15
 8009b1c:	17c8      	asrs	r0, r1, #31
 8009b1e:	4002      	ands	r2, r0
 8009b20:	1852      	adds	r2, r2, r1
 8009b22:	1112      	asrs	r2, r2, #4
 8009b24:	1a9b      	subs	r3, r3, r2
    var5 = (var5 < 0 ? 0 : var5);
 8009b26:	43da      	mvns	r2, r3
 8009b28:	17d2      	asrs	r2, r2, #31
 8009b2a:	4013      	ands	r3, r2
    var5 = (var5 > 419430400 ? 419430400 : var5);
 8009b2c:	22c8      	movs	r2, #200	@ 0xc8
 8009b2e:	0552      	lsls	r2, r2, #21
 8009b30:	4293      	cmp	r3, r2
 8009b32:	dd00      	ble.n	8009b36 <bme280_compensate_data+0x202>
 8009b34:	0013      	movs	r3, r2
    humidity = (uint32_t)(var5 / 4096);
 8009b36:	131b      	asrs	r3, r3, #12
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8009b38:	60ab      	str	r3, [r5, #8]
    int8_t rslt = BME280_OK;
 8009b3a:	2000      	movs	r0, #0
}
 8009b3c:	b003      	add	sp, #12
 8009b3e:	bcf0      	pop	{r4, r5, r6, r7}
 8009b40:	46bb      	mov	fp, r7
 8009b42:	46b2      	mov	sl, r6
 8009b44:	46a9      	mov	r9, r5
 8009b46:	46a0      	mov	r8, r4
 8009b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pressure = pressure_min;
 8009b4a:	4822      	ldr	r0, [pc, #136]	@ (8009bd4 <bme280_compensate_data+0x2a0>)
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8009b4c:	6028      	str	r0, [r5, #0]
 8009b4e:	e798      	b.n	8009a82 <bme280_compensate_data+0x14e>
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8009b50:	684b      	ldr	r3, [r1, #4]
    var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_t1 * 2));
 8009b52:	8820      	ldrh	r0, [r4, #0]
 8009b54:	08d9      	lsrs	r1, r3, #3
 8009b56:	0042      	lsls	r2, r0, #1
 8009b58:	1a8a      	subs	r2, r1, r2
 8009b5a:	4694      	mov	ip, r2
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 8009b5c:	2102      	movs	r1, #2
 8009b5e:	5e62      	ldrsh	r2, [r4, r1]
 8009b60:	4661      	mov	r1, ip
    var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_t1));
 8009b62:	091b      	lsrs	r3, r3, #4
 8009b64:	1a1b      	subs	r3, r3, r0
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 8009b66:	435b      	muls	r3, r3
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 8009b68:	434a      	muls	r2, r1
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 8009b6a:	2004      	movs	r0, #4
 8009b6c:	5e21      	ldrsh	r1, [r4, r0]
 8009b6e:	131b      	asrs	r3, r3, #12
 8009b70:	4359      	muls	r1, r3
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 8009b72:	17d3      	asrs	r3, r2, #31
 8009b74:	055b      	lsls	r3, r3, #21
 8009b76:	0d5b      	lsrs	r3, r3, #21
 8009b78:	189b      	adds	r3, r3, r2
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 8009b7a:	17ca      	asrs	r2, r1, #31
 8009b7c:	0492      	lsls	r2, r2, #18
 8009b7e:	0c92      	lsrs	r2, r2, #18
 8009b80:	1852      	adds	r2, r2, r1
 8009b82:	1392      	asrs	r2, r2, #14
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 8009b84:	12db      	asrs	r3, r3, #11
    calib_data->t_fine = var1 + var2;
 8009b86:	189b      	adds	r3, r3, r2
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 8009b88:	009a      	lsls	r2, r3, #2
    calib_data->t_fine = var1 + var2;
 8009b8a:	6263      	str	r3, [r4, #36]	@ 0x24
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 8009b8c:	18d3      	adds	r3, r2, r3
    if (temperature < temperature_min)
 8009b8e:	4a13      	ldr	r2, [pc, #76]	@ (8009bdc <bme280_compensate_data+0x2a8>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	db16      	blt.n	8009bc2 <bme280_compensate_data+0x28e>
    else if (temperature > temperature_max)
 8009b94:	4a12      	ldr	r2, [pc, #72]	@ (8009be0 <bme280_compensate_data+0x2ac>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	dc0e      	bgt.n	8009bb8 <bme280_compensate_data+0x284>
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 8009b9a:	22ff      	movs	r2, #255	@ 0xff
 8009b9c:	3380      	adds	r3, #128	@ 0x80
 8009b9e:	17d9      	asrs	r1, r3, #31
 8009ba0:	400a      	ands	r2, r1
 8009ba2:	18d3      	adds	r3, r2, r3
 8009ba4:	121b      	asrs	r3, r3, #8
    __asm volatile("nop");
 8009ba6:	46c0      	nop			@ (mov r8, r8)
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8009ba8:	606b      	str	r3, [r5, #4]
 8009baa:	e6de      	b.n	800996a <bme280_compensate_data+0x36>
            pressure = (pressure / (uint32_t)var1) * 2;
 8009bac:	0001      	movs	r1, r0
 8009bae:	0010      	movs	r0, r2
 8009bb0:	f7f6 fac6 	bl	8000140 <__udivsi3>
 8009bb4:	0040      	lsls	r0, r0, #1
 8009bb6:	e73c      	b.n	8009a32 <bme280_compensate_data+0xfe>
        temperature = temperature_max;
 8009bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8009be4 <bme280_compensate_data+0x2b0>)
 8009bba:	e7f4      	b.n	8009ba6 <bme280_compensate_data+0x272>
        rslt = BME280_E_NULL_PTR;
 8009bbc:	2001      	movs	r0, #1
 8009bbe:	4240      	negs	r0, r0
 8009bc0:	e7bc      	b.n	8009b3c <bme280_compensate_data+0x208>
        temperature = temperature_min;
 8009bc2:	4b09      	ldr	r3, [pc, #36]	@ (8009be8 <bme280_compensate_data+0x2b4>)
 8009bc4:	e7ef      	b.n	8009ba6 <bme280_compensate_data+0x272>
 8009bc6:	46c0      	nop			@ (mov r8, r8)
 8009bc8:	ffff0600 	.word	0xffff0600
 8009bcc:	00000c35 	.word	0x00000c35
 8009bd0:	0001adb0 	.word	0x0001adb0
 8009bd4:	00007530 	.word	0x00007530
 8009bd8:	fffed400 	.word	0xfffed400
 8009bdc:	fff05e81 	.word	0xfff05e81
 8009be0:	0021347f 	.word	0x0021347f
 8009be4:	00002134 	.word	0x00002134
 8009be8:	fffff060 	.word	0xfffff060

08009bec <bme280_get_sensor_data>:
{
 8009bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bee:	4647      	mov	r7, r8
 8009bf0:	46ce      	mov	lr, r9
 8009bf2:	b580      	push	{r7, lr}
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8009bf4:	2700      	movs	r7, #0
{
 8009bf6:	b087      	sub	sp, #28
 8009bf8:	0014      	movs	r4, r2
 8009bfa:	4680      	mov	r8, r0
 8009bfc:	000e      	movs	r6, r1
    struct bme280_uncomp_data uncomp_data = {0};
 8009bfe:	220c      	movs	r2, #12
 8009c00:	2100      	movs	r1, #0
 8009c02:	a803      	add	r0, sp, #12
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8009c04:	9701      	str	r7, [sp, #4]
 8009c06:	9702      	str	r7, [sp, #8]
    struct bme280_uncomp_data uncomp_data = {0};
 8009c08:	f002 ffb4 	bl	800cb74 <memset>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009c0c:	2c00      	cmp	r4, #0
 8009c0e:	d050      	beq.n	8009cb2 <bme280_get_sensor_data+0xc6>
 8009c10:	68e3      	ldr	r3, [r4, #12]
 8009c12:	4699      	mov	r9, r3
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d04c      	beq.n	8009cb2 <bme280_get_sensor_data+0xc6>
 8009c18:	6923      	ldr	r3, [r4, #16]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d049      	beq.n	8009cb2 <bme280_get_sensor_data+0xc6>
 8009c1e:	6963      	ldr	r3, [r4, #20]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d046      	beq.n	8009cb2 <bme280_get_sensor_data+0xc6>
    if ((rslt == BME280_OK) && (comp_data != NULL))
 8009c24:	2e00      	cmp	r6, #0
 8009c26:	d044      	beq.n	8009cb2 <bme280_get_sensor_data+0xc6>
    rslt = null_ptr_check(dev);
 8009c28:	466b      	mov	r3, sp
 8009c2a:	1cdd      	adds	r5, r3, #3
 8009c2c:	702f      	strb	r7, [r5, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009c2e:	782b      	ldrb	r3, [r5, #0]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00a      	beq.n	8009c4a <bme280_get_sensor_data+0x5e>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009c34:	23ff      	movs	r3, #255	@ 0xff
 8009c36:	702b      	strb	r3, [r5, #0]
    return rslt;
 8009c38:	782b      	ldrb	r3, [r5, #0]
 8009c3a:	b258      	sxtb	r0, r3
        if (rslt == BME280_OK)
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d013      	beq.n	8009c68 <bme280_get_sensor_data+0x7c>
}
 8009c40:	b007      	add	sp, #28
 8009c42:	bcc0      	pop	{r6, r7}
 8009c44:	46b9      	mov	r9, r7
 8009c46:	46b0      	mov	r8, r6
 8009c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009c4a:	6863      	ldr	r3, [r4, #4]
 8009c4c:	2208      	movs	r2, #8
 8009c4e:	20f7      	movs	r0, #247	@ 0xf7
 8009c50:	a901      	add	r1, sp, #4
 8009c52:	47c8      	blx	r9
 8009c54:	2345      	movs	r3, #69	@ 0x45
 8009c56:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d0ed      	beq.n	8009c38 <bme280_get_sensor_data+0x4c>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009c5c:	33b7      	adds	r3, #183	@ 0xb7
 8009c5e:	702b      	strb	r3, [r5, #0]
    return rslt;
 8009c60:	782b      	ldrb	r3, [r5, #0]
 8009c62:	b258      	sxtb	r0, r3
        if (rslt == BME280_OK)
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1eb      	bne.n	8009c40 <bme280_get_sensor_data+0x54>
    data_msb = (uint32_t)reg_data[0] << 12;
 8009c68:	466b      	mov	r3, sp
    data_lsb = (uint32_t)reg_data[1] << 4;
 8009c6a:	466a      	mov	r2, sp
    data_msb = (uint32_t)reg_data[0] << 12;
 8009c6c:	791b      	ldrb	r3, [r3, #4]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8009c6e:	7952      	ldrb	r2, [r2, #5]
    data_msb = (uint32_t)reg_data[0] << 12;
 8009c70:	031b      	lsls	r3, r3, #12
    data_lsb = (uint32_t)reg_data[1] << 4;
 8009c72:	0112      	lsls	r2, r2, #4
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8009c74:	4313      	orrs	r3, r2
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8009c76:	466a      	mov	r2, sp
 8009c78:	7992      	ldrb	r2, [r2, #6]
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8009c7a:	4640      	mov	r0, r8
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8009c7c:	0912      	lsrs	r2, r2, #4
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	9303      	str	r3, [sp, #12]
    data_lsb = (uint32_t)reg_data[4] << 4;
 8009c82:	466a      	mov	r2, sp
    data_msb = (uint32_t)reg_data[3] << 12;
 8009c84:	466b      	mov	r3, sp
    data_lsb = (uint32_t)reg_data[4] << 4;
 8009c86:	7a12      	ldrb	r2, [r2, #8]
    data_msb = (uint32_t)reg_data[3] << 12;
 8009c88:	79db      	ldrb	r3, [r3, #7]
    data_lsb = (uint32_t)reg_data[4] << 4;
 8009c8a:	0112      	lsls	r2, r2, #4
    data_msb = (uint32_t)reg_data[3] << 12;
 8009c8c:	031b      	lsls	r3, r3, #12
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8009c8e:	4313      	orrs	r3, r2
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 8009c90:	466a      	mov	r2, sp
 8009c92:	7a52      	ldrb	r2, [r2, #9]
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8009c94:	a903      	add	r1, sp, #12
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 8009c96:	0912      	lsrs	r2, r2, #4
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	9304      	str	r3, [sp, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 8009c9c:	466b      	mov	r3, sp
 8009c9e:	895b      	ldrh	r3, [r3, #10]
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8009ca0:	0032      	movs	r2, r6
    uncomp_data->humidity = data_msb | data_lsb;
 8009ca2:	ba5b      	rev16	r3, r3
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	9305      	str	r3, [sp, #20]
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8009ca8:	0023      	movs	r3, r4
 8009caa:	3318      	adds	r3, #24
 8009cac:	f7ff fe42 	bl	8009934 <bme280_compensate_data>
 8009cb0:	e7c6      	b.n	8009c40 <bme280_get_sensor_data+0x54>
        rslt = BME280_E_NULL_PTR;
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	4240      	negs	r0, r0
 8009cb6:	e7c3      	b.n	8009c40 <bme280_get_sensor_data+0x54>

08009cb8 <bme280_cal_meas_delay>:
{
 8009cb8:	b500      	push	{lr}
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 8009cba:	4a20      	ldr	r2, [pc, #128]	@ (8009d3c <bme280_cal_meas_delay+0x84>)
{
 8009cbc:	b083      	sub	sp, #12
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 8009cbe:	6811      	ldr	r1, [r2, #0]
{
 8009cc0:	0003      	movs	r3, r0
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 8009cc2:	9100      	str	r1, [sp, #0]
 8009cc4:	4669      	mov	r1, sp
 8009cc6:	8892      	ldrh	r2, [r2, #4]
 8009cc8:	808a      	strh	r2, [r1, #4]
    if (settings->osr_t <= 5)
 8009cca:	7842      	ldrb	r2, [r0, #1]
 8009ccc:	2a05      	cmp	r2, #5
 8009cce:	d82a      	bhi.n	8009d26 <bme280_cal_meas_delay+0x6e>
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 8009cd0:	5c8a      	ldrb	r2, [r1, r2]
 8009cd2:	00d0      	lsls	r0, r2, #3
 8009cd4:	1880      	adds	r0, r0, r2
 8009cd6:	0180      	lsls	r0, r0, #6
 8009cd8:	1a80      	subs	r0, r0, r2
 8009cda:	4a19      	ldr	r2, [pc, #100]	@ (8009d40 <bme280_cal_meas_delay+0x88>)
 8009cdc:	0080      	lsls	r0, r0, #2
 8009cde:	4694      	mov	ip, r2
    if (settings->osr_p <= 5)
 8009ce0:	781a      	ldrb	r2, [r3, #0]
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 8009ce2:	4460      	add	r0, ip
    if (settings->osr_p <= 5)
 8009ce4:	2a05      	cmp	r2, #5
 8009ce6:	d822      	bhi.n	8009d2e <bme280_cal_meas_delay+0x76>
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 8009ce8:	4669      	mov	r1, sp
 8009cea:	5c89      	ldrb	r1, [r1, r2]
    if (settings->osr_h <= 5)
 8009cec:	789b      	ldrb	r3, [r3, #2]
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 8009cee:	00ca      	lsls	r2, r1, #3
 8009cf0:	1852      	adds	r2, r2, r1
 8009cf2:	0192      	lsls	r2, r2, #6
 8009cf4:	1a52      	subs	r2, r2, r1
 8009cf6:	4913      	ldr	r1, [pc, #76]	@ (8009d44 <bme280_cal_meas_delay+0x8c>)
 8009cf8:	0092      	lsls	r2, r2, #2
 8009cfa:	468c      	mov	ip, r1
 8009cfc:	4462      	add	r2, ip
    if (settings->osr_h <= 5)
 8009cfe:	2b05      	cmp	r3, #5
 8009d00:	d819      	bhi.n	8009d36 <bme280_cal_meas_delay+0x7e>
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 8009d02:	4669      	mov	r1, sp
 8009d04:	5cc9      	ldrb	r1, [r1, r3]
 8009d06:	00cb      	lsls	r3, r1, #3
 8009d08:	185b      	adds	r3, r3, r1
 8009d0a:	019b      	lsls	r3, r3, #6
 8009d0c:	1a5b      	subs	r3, r3, r1
 8009d0e:	490d      	ldr	r1, [pc, #52]	@ (8009d44 <bme280_cal_meas_delay+0x8c>)
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	468c      	mov	ip, r1
 8009d14:	4463      	add	r3, ip
 8009d16:	21fa      	movs	r1, #250	@ 0xfa
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 8009d18:	1880      	adds	r0, r0, r2
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 8009d1a:	18c0      	adds	r0, r0, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 8009d1c:	0089      	lsls	r1, r1, #2
 8009d1e:	f7f6 fa99 	bl	8000254 <__divsi3>
}
 8009d22:	b003      	add	sp, #12
 8009d24:	bd00      	pop	{pc}
    if (settings->osr_p <= 5)
 8009d26:	781a      	ldrb	r2, [r3, #0]
 8009d28:	4807      	ldr	r0, [pc, #28]	@ (8009d48 <bme280_cal_meas_delay+0x90>)
 8009d2a:	2a05      	cmp	r2, #5
 8009d2c:	d9dc      	bls.n	8009ce8 <bme280_cal_meas_delay+0x30>
    if (settings->osr_h <= 5)
 8009d2e:	789b      	ldrb	r3, [r3, #2]
 8009d30:	4a06      	ldr	r2, [pc, #24]	@ (8009d4c <bme280_cal_meas_delay+0x94>)
 8009d32:	2b05      	cmp	r3, #5
 8009d34:	d9e5      	bls.n	8009d02 <bme280_cal_meas_delay+0x4a>
 8009d36:	4b05      	ldr	r3, [pc, #20]	@ (8009d4c <bme280_cal_meas_delay+0x94>)
 8009d38:	e7ed      	b.n	8009d16 <bme280_cal_meas_delay+0x5e>
 8009d3a:	46c0      	nop			@ (mov r8, r8)
 8009d3c:	0800e9b8 	.word	0x0800e9b8
 8009d40:	000004e2 	.word	0x000004e2
 8009d44:	0000023f 	.word	0x0000023f
 8009d48:	000094a2 	.word	0x000094a2
 8009d4c:	000091ff 	.word	0x000091ff

08009d50 <put_device_to_sleep>:
{
 8009d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d52:	46d6      	mov	lr, sl
 8009d54:	464f      	mov	r7, r9
 8009d56:	4646      	mov	r6, r8
 8009d58:	b5c0      	push	{r6, r7, lr}
 8009d5a:	0004      	movs	r4, r0
 8009d5c:	b088      	sub	sp, #32
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d100      	bne.n	8009d64 <put_device_to_sleep+0x14>
 8009d62:	e13b      	b.n	8009fdc <put_device_to_sleep+0x28c>
 8009d64:	68c3      	ldr	r3, [r0, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d100      	bne.n	8009d6c <put_device_to_sleep+0x1c>
 8009d6a:	e137      	b.n	8009fdc <put_device_to_sleep+0x28c>
 8009d6c:	6903      	ldr	r3, [r0, #16]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d100      	bne.n	8009d74 <put_device_to_sleep+0x24>
 8009d72:	e133      	b.n	8009fdc <put_device_to_sleep+0x28c>
 8009d74:	6943      	ldr	r3, [r0, #20]
 8009d76:	425a      	negs	r2, r3
 8009d78:	4153      	adcs	r3, r2
 8009d7a:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009d7c:	466a      	mov	r2, sp
 8009d7e:	70d3      	strb	r3, [r2, #3]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009d80:	78d3      	ldrb	r3, [r2, #3]
    rslt = null_ptr_check(dev);
 8009d82:	1cd5      	adds	r5, r2, #3
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d114      	bne.n	8009db2 <put_device_to_sleep+0x62>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009d88:	6863      	ldr	r3, [r4, #4]
 8009d8a:	2204      	movs	r2, #4
 8009d8c:	20f2      	movs	r0, #242	@ 0xf2
 8009d8e:	68e6      	ldr	r6, [r4, #12]
 8009d90:	a902      	add	r1, sp, #8
 8009d92:	47b0      	blx	r6
 8009d94:	2345      	movs	r3, #69	@ 0x45
 8009d96:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d000      	beq.n	8009d9e <put_device_to_sleep+0x4e>
 8009d9c:	e097      	b.n	8009ece <put_device_to_sleep+0x17e>
    return rslt;
 8009d9e:	782b      	ldrb	r3, [r5, #0]
 8009da0:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00b      	beq.n	8009dbe <put_device_to_sleep+0x6e>
}
 8009da6:	b008      	add	sp, #32
 8009da8:	bce0      	pop	{r5, r6, r7}
 8009daa:	46ba      	mov	sl, r7
 8009dac:	46b1      	mov	r9, r6
 8009dae:	46a8      	mov	r8, r5
 8009db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009db2:	23ff      	movs	r3, #255	@ 0xff
 8009db4:	702b      	strb	r3, [r5, #0]
    return rslt;
 8009db6:	782b      	ldrb	r3, [r5, #0]
 8009db8:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1f3      	bne.n	8009da6 <put_device_to_sleep+0x56>
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8009dbe:	ab02      	add	r3, sp, #8
 8009dc0:	781a      	ldrb	r2, [r3, #0]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8009dc2:	789d      	ldrb	r5, [r3, #2]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8009dc4:	78db      	ldrb	r3, [r3, #3]
        rslt = bme280_soft_reset(dev);
 8009dc6:	0020      	movs	r0, r4
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8009dc8:	4691      	mov	r9, r2
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8009dca:	4698      	mov	r8, r3
        rslt = bme280_soft_reset(dev);
 8009dcc:	f7ff fc5c 	bl	8009688 <bme280_soft_reset>
        if (rslt == BME280_OK)
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d1e8      	bne.n	8009da6 <put_device_to_sleep+0x56>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009dd4:	2c00      	cmp	r4, #0
 8009dd6:	d100      	bne.n	8009dda <put_device_to_sleep+0x8a>
 8009dd8:	e12f      	b.n	800a03a <put_device_to_sleep+0x2ea>
 8009dda:	68e3      	ldr	r3, [r4, #12]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d100      	bne.n	8009de2 <put_device_to_sleep+0x92>
 8009de0:	e12b      	b.n	800a03a <put_device_to_sleep+0x2ea>
 8009de2:	6927      	ldr	r7, [r4, #16]
 8009de4:	2f00      	cmp	r7, #0
 8009de6:	d100      	bne.n	8009dea <put_device_to_sleep+0x9a>
 8009de8:	e127      	b.n	800a03a <put_device_to_sleep+0x2ea>
 8009dea:	6963      	ldr	r3, [r4, #20]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d03e      	beq.n	8009e6e <put_device_to_sleep+0x11e>
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8009df0:	464a      	mov	r2, r9
 8009df2:	2307      	movs	r3, #7
            temp_buff[0] = reg_data[0];
 8009df4:	ae03      	add	r6, sp, #12
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8009df6:	4013      	ands	r3, r2
            temp_buff[0] = reg_data[0];
 8009df8:	7033      	strb	r3, [r6, #0]
            if (dev->intf != BME280_I2C_INTF)
 8009dfa:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009dfc:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8009dfe:	3801      	subs	r0, #1
 8009e00:	1e43      	subs	r3, r0, #1
 8009e02:	4198      	sbcs	r0, r3
 8009e04:	237f      	movs	r3, #127	@ 0x7f
 8009e06:	4240      	negs	r0, r0
 8009e08:	4398      	bics	r0, r3
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009e0a:	0031      	movs	r1, r6
 8009e0c:	6863      	ldr	r3, [r4, #4]
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8009e0e:	30f2      	adds	r0, #242	@ 0xf2
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009e10:	47b8      	blx	r7
 8009e12:	2345      	movs	r3, #69	@ 0x45
 8009e14:	54e0      	strb	r0, [r4, r3]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009e16:	68e3      	ldr	r3, [r4, #12]
 8009e18:	4699      	mov	r9, r3
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d122      	bne.n	8009e64 <put_device_to_sleep+0x114>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d100      	bne.n	8009e24 <put_device_to_sleep+0xd4>
 8009e22:	e0d8      	b.n	8009fd6 <put_device_to_sleep+0x286>
 8009e24:	6927      	ldr	r7, [r4, #16]
 8009e26:	2f00      	cmp	r7, #0
 8009e28:	d100      	bne.n	8009e2c <put_device_to_sleep+0xdc>
 8009e2a:	e0d4      	b.n	8009fd6 <put_device_to_sleep+0x286>
 8009e2c:	6963      	ldr	r3, [r4, #20]
 8009e2e:	425a      	negs	r2, r3
 8009e30:	4153      	adcs	r3, r2
 8009e32:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009e34:	af01      	add	r7, sp, #4
 8009e36:	703b      	strb	r3, [r7, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009e38:	783b      	ldrb	r3, [r7, #0]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d000      	beq.n	8009e40 <put_device_to_sleep+0xf0>
 8009e3e:	e0d0      	b.n	8009fe2 <put_device_to_sleep+0x292>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009e40:	4669      	mov	r1, sp
 8009e42:	6863      	ldr	r3, [r4, #4]
 8009e44:	2201      	movs	r2, #1
 8009e46:	20f4      	movs	r0, #244	@ 0xf4
 8009e48:	3107      	adds	r1, #7
 8009e4a:	47c8      	blx	r9
 8009e4c:	2345      	movs	r3, #69	@ 0x45
 8009e4e:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d001      	beq.n	8009e58 <put_device_to_sleep+0x108>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009e54:	23fc      	movs	r3, #252	@ 0xfc
 8009e56:	703b      	strb	r3, [r7, #0]
    return rslt;
 8009e58:	783b      	ldrb	r3, [r7, #0]
        if (rslt == BME280_OK)
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d100      	bne.n	8009e60 <put_device_to_sleep+0x110>
 8009e5e:	e0e6      	b.n	800a02e <put_device_to_sleep+0x2de>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009e60:	68e3      	ldr	r3, [r4, #12]
 8009e62:	4699      	mov	r9, r3
 8009e64:	464b      	mov	r3, r9
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d100      	bne.n	8009e6c <put_device_to_sleep+0x11c>
 8009e6a:	e0e6      	b.n	800a03a <put_device_to_sleep+0x2ea>
 8009e6c:	6927      	ldr	r7, [r4, #16]
 8009e6e:	2f00      	cmp	r7, #0
 8009e70:	d100      	bne.n	8009e74 <put_device_to_sleep+0x124>
 8009e72:	e0e2      	b.n	800a03a <put_device_to_sleep+0x2ea>
 8009e74:	6963      	ldr	r3, [r4, #20]
 8009e76:	425a      	negs	r2, r3
 8009e78:	4153      	adcs	r3, r2
 8009e7a:	425b      	negs	r3, r3
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8009e7c:	06ea      	lsls	r2, r5, #27
 8009e7e:	0f52      	lsrs	r2, r2, #29
 8009e80:	4691      	mov	r9, r2
    rslt = null_ptr_check(dev);
 8009e82:	466a      	mov	r2, sp
 8009e84:	7153      	strb	r3, [r2, #5]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009e86:	7953      	ldrb	r3, [r2, #5]
    rslt = null_ptr_check(dev);
 8009e88:	1d56      	adds	r6, r2, #5
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8009e8a:	096d      	lsrs	r5, r5, #5
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d121      	bne.n	8009ed4 <put_device_to_sleep+0x184>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009e90:	1dd7      	adds	r7, r2, #7
 8009e92:	68e2      	ldr	r2, [r4, #12]
 8009e94:	6863      	ldr	r3, [r4, #4]
 8009e96:	4692      	mov	sl, r2
 8009e98:	0039      	movs	r1, r7
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	20f4      	movs	r0, #244	@ 0xf4
 8009e9e:	47d0      	blx	sl
 8009ea0:	2345      	movs	r3, #69	@ 0x45
 8009ea2:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	d001      	beq.n	8009eac <put_device_to_sleep+0x15c>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009ea8:	23fc      	movs	r3, #252	@ 0xfc
 8009eaa:	7033      	strb	r3, [r6, #0]
    return rslt;
 8009eac:	7833      	ldrb	r3, [r6, #0]
 8009eae:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d000      	beq.n	8009eb6 <put_device_to_sleep+0x166>
 8009eb4:	e777      	b.n	8009da6 <put_device_to_sleep+0x56>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8009eb6:	231c      	movs	r3, #28
 8009eb8:	783a      	ldrb	r2, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8009eba:	016d      	lsls	r5, r5, #5
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8009ebc:	439a      	bics	r2, r3
 8009ebe:	464b      	mov	r3, r9
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	431a      	orrs	r2, r3
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8009ec4:	231f      	movs	r3, #31
 8009ec6:	4013      	ands	r3, r2
 8009ec8:	432b      	orrs	r3, r5
 8009eca:	703b      	strb	r3, [r7, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009ecc:	e018      	b.n	8009f00 <put_device_to_sleep+0x1b0>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009ece:	33b7      	adds	r3, #183	@ 0xb7
 8009ed0:	702b      	strb	r3, [r5, #0]
 8009ed2:	e764      	b.n	8009d9e <put_device_to_sleep+0x4e>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009ed4:	23ff      	movs	r3, #255	@ 0xff
 8009ed6:	7033      	strb	r3, [r6, #0]
    return rslt;
 8009ed8:	7833      	ldrb	r3, [r6, #0]
 8009eda:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d000      	beq.n	8009ee2 <put_device_to_sleep+0x192>
 8009ee0:	e761      	b.n	8009da6 <put_device_to_sleep+0x56>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8009ee2:	231c      	movs	r3, #28
 8009ee4:	1dd7      	adds	r7, r2, #7
 8009ee6:	783a      	ldrb	r2, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8009ee8:	016d      	lsls	r5, r5, #5
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8009eea:	439a      	bics	r2, r3
 8009eec:	464b      	mov	r3, r9
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	431a      	orrs	r2, r3
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8009ef2:	231f      	movs	r3, #31
 8009ef4:	4013      	ands	r3, r2
 8009ef6:	432b      	orrs	r3, r5
 8009ef8:	703b      	strb	r3, [r7, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009efa:	2c00      	cmp	r4, #0
 8009efc:	d100      	bne.n	8009f00 <put_device_to_sleep+0x1b0>
 8009efe:	e099      	b.n	800a034 <put_device_to_sleep+0x2e4>
 8009f00:	68e2      	ldr	r2, [r4, #12]
 8009f02:	2a00      	cmp	r2, #0
 8009f04:	d100      	bne.n	8009f08 <put_device_to_sleep+0x1b8>
 8009f06:	e095      	b.n	800a034 <put_device_to_sleep+0x2e4>
 8009f08:	6925      	ldr	r5, [r4, #16]
 8009f0a:	2d00      	cmp	r5, #0
 8009f0c:	d100      	bne.n	8009f10 <put_device_to_sleep+0x1c0>
 8009f0e:	e091      	b.n	800a034 <put_device_to_sleep+0x2e4>
 8009f10:	6962      	ldr	r2, [r4, #20]
 8009f12:	2a00      	cmp	r2, #0
 8009f14:	d100      	bne.n	8009f18 <put_device_to_sleep+0x1c8>
 8009f16:	e08d      	b.n	800a034 <put_device_to_sleep+0x2e4>
            temp_buff[0] = reg_data[0];
 8009f18:	ae03      	add	r6, sp, #12
 8009f1a:	7033      	strb	r3, [r6, #0]
            if (dev->intf != BME280_I2C_INTF)
 8009f1c:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009f1e:	2201      	movs	r2, #1
            if (dev->intf != BME280_I2C_INTF)
 8009f20:	3801      	subs	r0, #1
 8009f22:	1e43      	subs	r3, r0, #1
 8009f24:	4198      	sbcs	r0, r3
 8009f26:	237f      	movs	r3, #127	@ 0x7f
 8009f28:	4240      	negs	r0, r0
 8009f2a:	4398      	bics	r0, r3
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009f2c:	0031      	movs	r1, r6
 8009f2e:	6863      	ldr	r3, [r4, #4]
            if (dev->intf != BME280_I2C_INTF)
 8009f30:	30f4      	adds	r0, #244	@ 0xf4
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009f32:	47a8      	blx	r5
 8009f34:	2345      	movs	r3, #69	@ 0x45
 8009f36:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d149      	bne.n	8009fd0 <put_device_to_sleep+0x280>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009f3c:	68e5      	ldr	r5, [r4, #12]
 8009f3e:	2d00      	cmp	r5, #0
 8009f40:	d07e      	beq.n	800a040 <put_device_to_sleep+0x2f0>
 8009f42:	6923      	ldr	r3, [r4, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d07b      	beq.n	800a040 <put_device_to_sleep+0x2f0>
 8009f48:	6963      	ldr	r3, [r4, #20]
 8009f4a:	425a      	negs	r2, r3
 8009f4c:	4153      	adcs	r3, r2
 8009f4e:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 8009f50:	703b      	strb	r3, [r7, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009f52:	783b      	ldrb	r3, [r7, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d167      	bne.n	800a028 <put_device_to_sleep+0x2d8>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009f58:	4669      	mov	r1, sp
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	20f5      	movs	r0, #245	@ 0xf5
 8009f60:	3106      	adds	r1, #6
 8009f62:	47a8      	blx	r5
 8009f64:	2345      	movs	r3, #69	@ 0x45
 8009f66:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009f68:	2800      	cmp	r0, #0
 8009f6a:	d001      	beq.n	8009f70 <put_device_to_sleep+0x220>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009f6c:	33b7      	adds	r3, #183	@ 0xb7
 8009f6e:	703b      	strb	r3, [r7, #0]
    return rslt;
 8009f70:	783b      	ldrb	r3, [r7, #0]
 8009f72:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d000      	beq.n	8009f7a <put_device_to_sleep+0x22a>
 8009f78:	e715      	b.n	8009da6 <put_device_to_sleep+0x56>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8009f7a:	4643      	mov	r3, r8
 8009f7c:	221c      	movs	r2, #28
 8009f7e:	401a      	ands	r2, r3
 8009f80:	466b      	mov	r3, sp
 8009f82:	201c      	movs	r0, #28
 8009f84:	1d99      	adds	r1, r3, #6
 8009f86:	799b      	ldrb	r3, [r3, #6]
 8009f88:	4383      	bics	r3, r0
 8009f8a:	431a      	orrs	r2, r3
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8009f8c:	231f      	movs	r3, #31
 8009f8e:	4013      	ands	r3, r2
 8009f90:	4642      	mov	r2, r8
 8009f92:	0952      	lsrs	r2, r2, #5
 8009f94:	0152      	lsls	r2, r2, #5
 8009f96:	4313      	orrs	r3, r2
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009f98:	68e2      	ldr	r2, [r4, #12]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8009f9a:	700b      	strb	r3, [r1, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009f9c:	2a00      	cmp	r2, #0
 8009f9e:	d049      	beq.n	800a034 <put_device_to_sleep+0x2e4>
 8009fa0:	6925      	ldr	r5, [r4, #16]
 8009fa2:	2d00      	cmp	r5, #0
 8009fa4:	d046      	beq.n	800a034 <put_device_to_sleep+0x2e4>
 8009fa6:	6962      	ldr	r2, [r4, #20]
 8009fa8:	2a00      	cmp	r2, #0
 8009faa:	d043      	beq.n	800a034 <put_device_to_sleep+0x2e4>
            temp_buff[0] = reg_data[0];
 8009fac:	7033      	strb	r3, [r6, #0]
            if (dev->intf != BME280_I2C_INTF)
 8009fae:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009fb0:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 8009fb2:	3801      	subs	r0, #1
 8009fb4:	1e43      	subs	r3, r0, #1
 8009fb6:	4198      	sbcs	r0, r3
 8009fb8:	237f      	movs	r3, #127	@ 0x7f
 8009fba:	4240      	negs	r0, r0
 8009fbc:	4398      	bics	r0, r3
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009fbe:	0031      	movs	r1, r6
 8009fc0:	6863      	ldr	r3, [r4, #4]
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 8009fc2:	30f5      	adds	r0, #245	@ 0xf5
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009fc4:	47a8      	blx	r5
 8009fc6:	2345      	movs	r3, #69	@ 0x45
 8009fc8:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009fca:	2800      	cmp	r0, #0
 8009fcc:	d100      	bne.n	8009fd0 <put_device_to_sleep+0x280>
 8009fce:	e6ea      	b.n	8009da6 <put_device_to_sleep+0x56>
                rslt = BME280_E_COMM_FAIL;
 8009fd0:	2004      	movs	r0, #4
 8009fd2:	4240      	negs	r0, r0
    return rslt;
 8009fd4:	e6e7      	b.n	8009da6 <put_device_to_sleep+0x56>
        rslt = BME280_E_NULL_PTR;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	425b      	negs	r3, r3
 8009fda:	e72b      	b.n	8009e34 <put_device_to_sleep+0xe4>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	425b      	negs	r3, r3
 8009fe0:	e6cc      	b.n	8009d7c <put_device_to_sleep+0x2c>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009fe2:	23ff      	movs	r3, #255	@ 0xff
 8009fe4:	703b      	strb	r3, [r7, #0]
    return rslt;
 8009fe6:	783b      	ldrb	r3, [r7, #0]
        if (rslt == BME280_OK)
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d000      	beq.n	8009fee <put_device_to_sleep+0x29e>
 8009fec:	e73a      	b.n	8009e64 <put_device_to_sleep+0x114>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8009fee:	464b      	mov	r3, r9
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d022      	beq.n	800a03a <put_device_to_sleep+0x2ea>
 8009ff4:	6927      	ldr	r7, [r4, #16]
 8009ff6:	2f00      	cmp	r7, #0
 8009ff8:	d01f      	beq.n	800a03a <put_device_to_sleep+0x2ea>
 8009ffa:	6963      	ldr	r3, [r4, #20]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d100      	bne.n	800a002 <put_device_to_sleep+0x2b2>
 800a000:	e735      	b.n	8009e6e <put_device_to_sleep+0x11e>
            temp_buff[0] = reg_data[0];
 800a002:	466b      	mov	r3, sp
 800a004:	3307      	adds	r3, #7
 800a006:	781b      	ldrb	r3, [r3, #0]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a008:	2201      	movs	r2, #1
            temp_buff[0] = reg_data[0];
 800a00a:	7033      	strb	r3, [r6, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a00c:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a00e:	0031      	movs	r1, r6
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800a010:	3801      	subs	r0, #1
 800a012:	1e43      	subs	r3, r0, #1
 800a014:	4198      	sbcs	r0, r3
 800a016:	237f      	movs	r3, #127	@ 0x7f
 800a018:	4240      	negs	r0, r0
 800a01a:	4398      	bics	r0, r3
 800a01c:	30f4      	adds	r0, #244	@ 0xf4
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a01e:	6863      	ldr	r3, [r4, #4]
 800a020:	47b8      	blx	r7
 800a022:	2345      	movs	r3, #69	@ 0x45
 800a024:	54e0      	strb	r0, [r4, r3]
 800a026:	e71b      	b.n	8009e60 <put_device_to_sleep+0x110>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a028:	23ff      	movs	r3, #255	@ 0xff
 800a02a:	703b      	strb	r3, [r7, #0]
 800a02c:	e7a0      	b.n	8009f70 <put_device_to_sleep+0x220>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a02e:	68e3      	ldr	r3, [r4, #12]
 800a030:	4699      	mov	r9, r3
 800a032:	e7dc      	b.n	8009fee <put_device_to_sleep+0x29e>
        rslt = BME280_E_NULL_PTR;
 800a034:	2001      	movs	r0, #1
 800a036:	4240      	negs	r0, r0
 800a038:	e6b5      	b.n	8009da6 <put_device_to_sleep+0x56>
        rslt = BME280_E_NULL_PTR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	425b      	negs	r3, r3
 800a03e:	e71d      	b.n	8009e7c <put_device_to_sleep+0x12c>
 800a040:	2301      	movs	r3, #1
 800a042:	425b      	negs	r3, r3
 800a044:	e784      	b.n	8009f50 <put_device_to_sleep+0x200>
 800a046:	46c0      	nop			@ (mov r8, r8)

0800a048 <bme280_set_sensor_settings>:
{
 800a048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a04a:	4646      	mov	r6, r8
 800a04c:	46d6      	mov	lr, sl
 800a04e:	464f      	mov	r7, r9
 800a050:	b5c0      	push	{r6, r7, lr}
 800a052:	000c      	movs	r4, r1
 800a054:	0006      	movs	r6, r0
 800a056:	b088      	sub	sp, #32
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a058:	2900      	cmp	r1, #0
 800a05a:	d100      	bne.n	800a05e <bme280_set_sensor_settings+0x16>
 800a05c:	e18e      	b.n	800a37c <bme280_set_sensor_settings+0x334>
 800a05e:	68cb      	ldr	r3, [r1, #12]
 800a060:	4698      	mov	r8, r3
 800a062:	2b00      	cmp	r3, #0
 800a064:	d100      	bne.n	800a068 <bme280_set_sensor_settings+0x20>
 800a066:	e189      	b.n	800a37c <bme280_set_sensor_settings+0x334>
 800a068:	690b      	ldr	r3, [r1, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d100      	bne.n	800a070 <bme280_set_sensor_settings+0x28>
 800a06e:	e185      	b.n	800a37c <bme280_set_sensor_settings+0x334>
 800a070:	694b      	ldr	r3, [r1, #20]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d100      	bne.n	800a078 <bme280_set_sensor_settings+0x30>
 800a076:	e181      	b.n	800a37c <bme280_set_sensor_settings+0x334>
    rslt = null_ptr_check(dev);
 800a078:	466b      	mov	r3, sp
 800a07a:	1ddd      	adds	r5, r3, #7
 800a07c:	2300      	movs	r3, #0
 800a07e:	702b      	strb	r3, [r5, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a080:	782b      	ldrb	r3, [r5, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d100      	bne.n	800a088 <bme280_set_sensor_settings+0x40>
 800a086:	e074      	b.n	800a172 <bme280_set_sensor_settings+0x12a>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a088:	23ff      	movs	r3, #255	@ 0xff
 800a08a:	702b      	strb	r3, [r5, #0]
 800a08c:	466b      	mov	r3, sp
 800a08e:	1d9f      	adds	r7, r3, #6
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a090:	2303      	movs	r3, #3
 800a092:	7839      	ldrb	r1, [r7, #0]
    return rslt;
 800a094:	782a      	ldrb	r2, [r5, #0]
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a096:	400b      	ands	r3, r1
    return rslt;
 800a098:	b255      	sxtb	r5, r2
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a09a:	703b      	strb	r3, [r7, #0]
        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	d161      	bne.n	800a164 <bme280_set_sensor_settings+0x11c>
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d000      	beq.n	800a0a6 <bme280_set_sensor_settings+0x5e>
 800a0a4:	e07e      	b.n	800a1a4 <bme280_set_sensor_settings+0x15c>
    if (sub_settings & desired_settings)
 800a0a6:	2307      	movs	r3, #7
 800a0a8:	4233      	tst	r3, r6
 800a0aa:	d000      	beq.n	800a0ae <bme280_set_sensor_settings+0x66>
 800a0ac:	e070      	b.n	800a190 <bme280_set_sensor_settings+0x148>
 800a0ae:	2318      	movs	r3, #24
 800a0b0:	4233      	tst	r3, r6
 800a0b2:	d057      	beq.n	800a164 <bme280_set_sensor_settings+0x11c>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a0b4:	68e7      	ldr	r7, [r4, #12]
 800a0b6:	2f00      	cmp	r7, #0
 800a0b8:	d100      	bne.n	800a0bc <bme280_set_sensor_settings+0x74>
 800a0ba:	e162      	b.n	800a382 <bme280_set_sensor_settings+0x33a>
 800a0bc:	6923      	ldr	r3, [r4, #16]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d100      	bne.n	800a0c4 <bme280_set_sensor_settings+0x7c>
 800a0c2:	e15e      	b.n	800a382 <bme280_set_sensor_settings+0x33a>
 800a0c4:	6963      	ldr	r3, [r4, #20]
 800a0c6:	425a      	negs	r2, r3
 800a0c8:	4153      	adcs	r3, r2
 800a0ca:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 800a0cc:	250b      	movs	r5, #11
 800a0ce:	446d      	add	r5, sp
 800a0d0:	702b      	strb	r3, [r5, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a0d2:	782b      	ldrb	r3, [r5, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d06d      	beq.n	800a1b4 <bme280_set_sensor_settings+0x16c>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a0d8:	23ff      	movs	r3, #255	@ 0xff
 800a0da:	702b      	strb	r3, [r5, #0]
    return rslt;
 800a0dc:	782b      	ldrb	r3, [r5, #0]
 800a0de:	b25d      	sxtb	r5, r3
    if (rslt == BME280_OK)
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d13f      	bne.n	800a164 <bme280_set_sensor_settings+0x11c>
        if (desired_settings & BME280_FILTER_SEL)
 800a0e4:	0733      	lsls	r3, r6, #28
 800a0e6:	d50b      	bpl.n	800a100 <bme280_set_sensor_settings+0xb8>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800a0e8:	0023      	movs	r3, r4
 800a0ea:	210a      	movs	r1, #10
 800a0ec:	201c      	movs	r0, #28
 800a0ee:	3340      	adds	r3, #64	@ 0x40
 800a0f0:	78db      	ldrb	r3, [r3, #3]
 800a0f2:	4469      	add	r1, sp
 800a0f4:	780a      	ldrb	r2, [r1, #0]
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	4003      	ands	r3, r0
 800a0fa:	4382      	bics	r2, r0
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	700b      	strb	r3, [r1, #0]
        if (desired_settings & BME280_STANDBY_SEL)
 800a100:	06f6      	lsls	r6, r6, #27
 800a102:	d50a      	bpl.n	800a11a <bme280_set_sensor_settings+0xd2>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800a104:	210a      	movs	r1, #10
 800a106:	231f      	movs	r3, #31
 800a108:	4469      	add	r1, sp
 800a10a:	780a      	ldrb	r2, [r1, #0]
 800a10c:	4013      	ands	r3, r2
 800a10e:	0022      	movs	r2, r4
 800a110:	3240      	adds	r2, #64	@ 0x40
 800a112:	7912      	ldrb	r2, [r2, #4]
 800a114:	0152      	lsls	r2, r2, #5
 800a116:	4313      	orrs	r3, r2
 800a118:	700b      	strb	r3, [r1, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a11a:	68e3      	ldr	r3, [r4, #12]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d100      	bne.n	800a122 <bme280_set_sensor_settings+0xda>
 800a120:	e12c      	b.n	800a37c <bme280_set_sensor_settings+0x334>
 800a122:	6925      	ldr	r5, [r4, #16]
 800a124:	2d00      	cmp	r5, #0
 800a126:	d100      	bne.n	800a12a <bme280_set_sensor_settings+0xe2>
 800a128:	e128      	b.n	800a37c <bme280_set_sensor_settings+0x334>
 800a12a:	6963      	ldr	r3, [r4, #20]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d100      	bne.n	800a132 <bme280_set_sensor_settings+0xea>
 800a130:	e124      	b.n	800a37c <bme280_set_sensor_settings+0x334>
            temp_buff[0] = reg_data[0];
 800a132:	ab03      	add	r3, sp, #12
 800a134:	469a      	mov	sl, r3
 800a136:	230a      	movs	r3, #10
 800a138:	4652      	mov	r2, sl
 800a13a:	446b      	add	r3, sp
 800a13c:	781b      	ldrb	r3, [r3, #0]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a13e:	4651      	mov	r1, sl
            temp_buff[0] = reg_data[0];
 800a140:	7013      	strb	r3, [r2, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a142:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a144:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 800a146:	3801      	subs	r0, #1
 800a148:	1e43      	subs	r3, r0, #1
 800a14a:	4198      	sbcs	r0, r3
 800a14c:	237f      	movs	r3, #127	@ 0x7f
 800a14e:	4240      	negs	r0, r0
 800a150:	4398      	bics	r0, r3
 800a152:	30f5      	adds	r0, #245	@ 0xf5
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a154:	6863      	ldr	r3, [r4, #4]
 800a156:	47a8      	blx	r5
 800a158:	2345      	movs	r3, #69	@ 0x45
 800a15a:	1e05      	subs	r5, r0, #0
 800a15c:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800a15e:	d001      	beq.n	800a164 <bme280_set_sensor_settings+0x11c>
                rslt = BME280_E_COMM_FAIL;
 800a160:	2504      	movs	r5, #4
 800a162:	426d      	negs	r5, r5
}
 800a164:	0028      	movs	r0, r5
 800a166:	b008      	add	sp, #32
 800a168:	bce0      	pop	{r5, r6, r7}
 800a16a:	46ba      	mov	sl, r7
 800a16c:	46b1      	mov	r9, r6
 800a16e:	46a8      	mov	r8, r5
 800a170:	bdf0      	pop	{r4, r5, r6, r7, pc}
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a172:	466a      	mov	r2, sp
 800a174:	1d97      	adds	r7, r2, #6
 800a176:	684b      	ldr	r3, [r1, #4]
 800a178:	2201      	movs	r2, #1
 800a17a:	0039      	movs	r1, r7
 800a17c:	20f4      	movs	r0, #244	@ 0xf4
 800a17e:	47c0      	blx	r8
 800a180:	2345      	movs	r3, #69	@ 0x45
 800a182:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a184:	2800      	cmp	r0, #0
 800a186:	d100      	bne.n	800a18a <bme280_set_sensor_settings+0x142>
 800a188:	e782      	b.n	800a090 <bme280_set_sensor_settings+0x48>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a18a:	33b7      	adds	r3, #183	@ 0xb7
 800a18c:	702b      	strb	r3, [r5, #0]
 800a18e:	e77f      	b.n	800a090 <bme280_set_sensor_settings+0x48>
    if (desired_settings & BME280_OSR_HUM_SEL)
 800a190:	2203      	movs	r2, #3
 800a192:	4032      	ands	r2, r6
 800a194:	4691      	mov	r9, r2
 800a196:	0772      	lsls	r2, r6, #29
 800a198:	d41a      	bmi.n	800a1d0 <bme280_set_sensor_settings+0x188>
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a19a:	464b      	mov	r3, r9
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d15f      	bne.n	800a260 <bme280_set_sensor_settings+0x218>
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 800a1a0:	2501      	movs	r5, #1
 800a1a2:	e7df      	b.n	800a164 <bme280_set_sensor_settings+0x11c>
            rslt = put_device_to_sleep(dev);
 800a1a4:	0020      	movs	r0, r4
 800a1a6:	f7ff fdd3 	bl	8009d50 <put_device_to_sleep>
        if (rslt == BME280_OK)
 800a1aa:	2800      	cmp	r0, #0
 800a1ac:	d100      	bne.n	800a1b0 <bme280_set_sensor_settings+0x168>
 800a1ae:	e77a      	b.n	800a0a6 <bme280_set_sensor_settings+0x5e>
 800a1b0:	0005      	movs	r5, r0
 800a1b2:	e7d7      	b.n	800a164 <bme280_set_sensor_settings+0x11c>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a1b4:	210a      	movs	r1, #10
 800a1b6:	6863      	ldr	r3, [r4, #4]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	20f5      	movs	r0, #245	@ 0xf5
 800a1bc:	4469      	add	r1, sp
 800a1be:	47b8      	blx	r7
 800a1c0:	2345      	movs	r3, #69	@ 0x45
 800a1c2:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	d100      	bne.n	800a1ca <bme280_set_sensor_settings+0x182>
 800a1c8:	e788      	b.n	800a0dc <bme280_set_sensor_settings+0x94>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a1ca:	33b7      	adds	r3, #183	@ 0xb7
 800a1cc:	702b      	strb	r3, [r5, #0]
 800a1ce:	e785      	b.n	800a0dc <bme280_set_sensor_settings+0x94>
    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800a1d0:	2242      	movs	r2, #66	@ 0x42
 800a1d2:	5ca2      	ldrb	r2, [r4, r2]
 800a1d4:	401a      	ands	r2, r3
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a1d6:	68e3      	ldr	r3, [r4, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d100      	bne.n	800a1de <bme280_set_sensor_settings+0x196>
 800a1dc:	e0d4      	b.n	800a388 <bme280_set_sensor_settings+0x340>
 800a1de:	6927      	ldr	r7, [r4, #16]
 800a1e0:	2f00      	cmp	r7, #0
 800a1e2:	d100      	bne.n	800a1e6 <bme280_set_sensor_settings+0x19e>
 800a1e4:	e0d0      	b.n	800a388 <bme280_set_sensor_settings+0x340>
 800a1e6:	6963      	ldr	r3, [r4, #20]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d100      	bne.n	800a1ee <bme280_set_sensor_settings+0x1a6>
 800a1ec:	e0cc      	b.n	800a388 <bme280_set_sensor_settings+0x340>
            temp_buff[0] = reg_data[0];
 800a1ee:	ab03      	add	r3, sp, #12
 800a1f0:	701a      	strb	r2, [r3, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a1f2:	7a20      	ldrb	r0, [r4, #8]
            temp_buff[0] = reg_data[0];
 800a1f4:	469a      	mov	sl, r3
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800a1f6:	3801      	subs	r0, #1
 800a1f8:	1e43      	subs	r3, r0, #1
 800a1fa:	4198      	sbcs	r0, r3
 800a1fc:	237f      	movs	r3, #127	@ 0x7f
 800a1fe:	4240      	negs	r0, r0
 800a200:	4398      	bics	r0, r3
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a202:	2201      	movs	r2, #1
 800a204:	6863      	ldr	r3, [r4, #4]
 800a206:	4651      	mov	r1, sl
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800a208:	30f2      	adds	r0, #242	@ 0xf2
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a20a:	47b8      	blx	r7
 800a20c:	2345      	movs	r3, #69	@ 0x45
 800a20e:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800a210:	2800      	cmp	r0, #0
 800a212:	d000      	beq.n	800a216 <bme280_set_sensor_settings+0x1ce>
 800a214:	e0c0      	b.n	800a398 <bme280_set_sensor_settings+0x350>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a216:	68e3      	ldr	r3, [r4, #12]
 800a218:	4698      	mov	r8, r3
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d100      	bne.n	800a220 <bme280_set_sensor_settings+0x1d8>
 800a21e:	e0c1      	b.n	800a3a4 <bme280_set_sensor_settings+0x35c>
 800a220:	6923      	ldr	r3, [r4, #16]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d100      	bne.n	800a228 <bme280_set_sensor_settings+0x1e0>
 800a226:	e0bd      	b.n	800a3a4 <bme280_set_sensor_settings+0x35c>
 800a228:	6963      	ldr	r3, [r4, #20]
 800a22a:	425a      	negs	r2, r3
 800a22c:	4153      	adcs	r3, r2
 800a22e:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 800a230:	af02      	add	r7, sp, #8
 800a232:	703b      	strb	r3, [r7, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a234:	783b      	ldrb	r3, [r7, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d176      	bne.n	800a328 <bme280_set_sensor_settings+0x2e0>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a23a:	210b      	movs	r1, #11
 800a23c:	6863      	ldr	r3, [r4, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	20f4      	movs	r0, #244	@ 0xf4
 800a242:	4469      	add	r1, sp
 800a244:	47c0      	blx	r8
 800a246:	2345      	movs	r3, #69	@ 0x45
 800a248:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a24a:	2800      	cmp	r0, #0
 800a24c:	d001      	beq.n	800a252 <bme280_set_sensor_settings+0x20a>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a24e:	33b7      	adds	r3, #183	@ 0xb7
 800a250:	703b      	strb	r3, [r7, #0]
    return rslt;
 800a252:	783b      	ldrb	r3, [r7, #0]
 800a254:	b25a      	sxtb	r2, r3
        if (rslt == BME280_OK)
 800a256:	2b00      	cmp	r3, #0
 800a258:	d069      	beq.n	800a32e <bme280_set_sensor_settings+0x2e6>
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a25a:	464b      	mov	r3, r9
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d05e      	beq.n	800a31e <bme280_set_sensor_settings+0x2d6>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a260:	68e3      	ldr	r3, [r4, #12]
 800a262:	4698      	mov	r8, r3
 800a264:	2b00      	cmp	r3, #0
 800a266:	d100      	bne.n	800a26a <bme280_set_sensor_settings+0x222>
 800a268:	e099      	b.n	800a39e <bme280_set_sensor_settings+0x356>
 800a26a:	6923      	ldr	r3, [r4, #16]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d100      	bne.n	800a272 <bme280_set_sensor_settings+0x22a>
 800a270:	e095      	b.n	800a39e <bme280_set_sensor_settings+0x356>
 800a272:	6963      	ldr	r3, [r4, #20]
 800a274:	425a      	negs	r2, r3
 800a276:	4153      	adcs	r3, r2
 800a278:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 800a27a:	2709      	movs	r7, #9
 800a27c:	446f      	add	r7, sp
 800a27e:	703b      	strb	r3, [r7, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a280:	783b      	ldrb	r3, [r7, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d14d      	bne.n	800a322 <bme280_set_sensor_settings+0x2da>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a286:	210b      	movs	r1, #11
 800a288:	6863      	ldr	r3, [r4, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	20f4      	movs	r0, #244	@ 0xf4
 800a28e:	4469      	add	r1, sp
 800a290:	47c0      	blx	r8
 800a292:	2345      	movs	r3, #69	@ 0x45
 800a294:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a296:	2800      	cmp	r0, #0
 800a298:	d001      	beq.n	800a29e <bme280_set_sensor_settings+0x256>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a29a:	33b7      	adds	r3, #183	@ 0xb7
 800a29c:	703b      	strb	r3, [r7, #0]
    return rslt;
 800a29e:	783b      	ldrb	r3, [r7, #0]
 800a2a0:	b25a      	sxtb	r2, r3
    if (rslt == BME280_OK)
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d13b      	bne.n	800a31e <bme280_set_sensor_settings+0x2d6>
        if (desired_settings & BME280_OSR_PRESS_SEL)
 800a2a6:	07f3      	lsls	r3, r6, #31
 800a2a8:	d50a      	bpl.n	800a2c0 <bme280_set_sensor_settings+0x278>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800a2aa:	220b      	movs	r2, #11
 800a2ac:	2340      	movs	r3, #64	@ 0x40
 800a2ae:	201c      	movs	r0, #28
 800a2b0:	446a      	add	r2, sp
 800a2b2:	5ce3      	ldrb	r3, [r4, r3]
 800a2b4:	7811      	ldrb	r1, [r2, #0]
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	4003      	ands	r3, r0
 800a2ba:	4381      	bics	r1, r0
 800a2bc:	430b      	orrs	r3, r1
 800a2be:	7013      	strb	r3, [r2, #0]
        if (desired_settings & BME280_OSR_TEMP_SEL)
 800a2c0:	07b3      	lsls	r3, r6, #30
 800a2c2:	d50a      	bpl.n	800a2da <bme280_set_sensor_settings+0x292>
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800a2c4:	210b      	movs	r1, #11
 800a2c6:	231f      	movs	r3, #31
 800a2c8:	4469      	add	r1, sp
 800a2ca:	780a      	ldrb	r2, [r1, #0]
 800a2cc:	4013      	ands	r3, r2
 800a2ce:	0022      	movs	r2, r4
 800a2d0:	3240      	adds	r2, #64	@ 0x40
 800a2d2:	7852      	ldrb	r2, [r2, #1]
 800a2d4:	0152      	lsls	r2, r2, #5
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	700b      	strb	r3, [r1, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a2da:	68e3      	ldr	r3, [r4, #12]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d04d      	beq.n	800a37c <bme280_set_sensor_settings+0x334>
 800a2e0:	6927      	ldr	r7, [r4, #16]
 800a2e2:	2f00      	cmp	r7, #0
 800a2e4:	d04a      	beq.n	800a37c <bme280_set_sensor_settings+0x334>
 800a2e6:	6963      	ldr	r3, [r4, #20]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d047      	beq.n	800a37c <bme280_set_sensor_settings+0x334>
            temp_buff[0] = reg_data[0];
 800a2ec:	ab03      	add	r3, sp, #12
 800a2ee:	469a      	mov	sl, r3
 800a2f0:	230b      	movs	r3, #11
 800a2f2:	4652      	mov	r2, sl
 800a2f4:	446b      	add	r3, sp
 800a2f6:	781b      	ldrb	r3, [r3, #0]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a2f8:	4651      	mov	r1, sl
            temp_buff[0] = reg_data[0];
 800a2fa:	7013      	strb	r3, [r2, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a2fc:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a2fe:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800a300:	3801      	subs	r0, #1
 800a302:	1e43      	subs	r3, r0, #1
 800a304:	4198      	sbcs	r0, r3
 800a306:	237f      	movs	r3, #127	@ 0x7f
 800a308:	4240      	negs	r0, r0
 800a30a:	4398      	bics	r0, r3
 800a30c:	30f4      	adds	r0, #244	@ 0xf4
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a30e:	6863      	ldr	r3, [r4, #4]
 800a310:	47b8      	blx	r7
 800a312:	2345      	movs	r3, #69	@ 0x45
 800a314:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800a316:	2800      	cmp	r0, #0
 800a318:	d100      	bne.n	800a31c <bme280_set_sensor_settings+0x2d4>
 800a31a:	e6c8      	b.n	800a0ae <bme280_set_sensor_settings+0x66>
 800a31c:	e720      	b.n	800a160 <bme280_set_sensor_settings+0x118>
    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a31e:	0015      	movs	r5, r2
 800a320:	e720      	b.n	800a164 <bme280_set_sensor_settings+0x11c>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a322:	23ff      	movs	r3, #255	@ 0xff
 800a324:	703b      	strb	r3, [r7, #0]
 800a326:	e7ba      	b.n	800a29e <bme280_set_sensor_settings+0x256>
 800a328:	23ff      	movs	r3, #255	@ 0xff
 800a32a:	703b      	strb	r3, [r7, #0]
 800a32c:	e791      	b.n	800a252 <bme280_set_sensor_settings+0x20a>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a32e:	68e3      	ldr	r3, [r4, #12]
 800a330:	4698      	mov	r8, r3
 800a332:	2b00      	cmp	r3, #0
 800a334:	d01f      	beq.n	800a376 <bme280_set_sensor_settings+0x32e>
 800a336:	6927      	ldr	r7, [r4, #16]
 800a338:	2f00      	cmp	r7, #0
 800a33a:	d01c      	beq.n	800a376 <bme280_set_sensor_settings+0x32e>
 800a33c:	6963      	ldr	r3, [r4, #20]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d037      	beq.n	800a3b2 <bme280_set_sensor_settings+0x36a>
            temp_buff[0] = reg_data[0];
 800a342:	230b      	movs	r3, #11
 800a344:	4652      	mov	r2, sl
 800a346:	446b      	add	r3, sp
 800a348:	781b      	ldrb	r3, [r3, #0]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a34a:	4651      	mov	r1, sl
            temp_buff[0] = reg_data[0];
 800a34c:	7013      	strb	r3, [r2, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a34e:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a350:	2201      	movs	r2, #1
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800a352:	3801      	subs	r0, #1
 800a354:	1e43      	subs	r3, r0, #1
 800a356:	4198      	sbcs	r0, r3
 800a358:	237f      	movs	r3, #127	@ 0x7f
 800a35a:	4240      	negs	r0, r0
 800a35c:	4398      	bics	r0, r3
 800a35e:	30f4      	adds	r0, #244	@ 0xf4
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a360:	6863      	ldr	r3, [r4, #4]
 800a362:	47b8      	blx	r7
 800a364:	2345      	movs	r3, #69	@ 0x45
 800a366:	54e0      	strb	r0, [r4, r3]
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a368:	464b      	mov	r3, r9
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d11d      	bne.n	800a3aa <bme280_set_sensor_settings+0x362>
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d100      	bne.n	800a374 <bme280_set_sensor_settings+0x32c>
 800a372:	e69c      	b.n	800a0ae <bme280_set_sensor_settings+0x66>
 800a374:	e774      	b.n	800a260 <bme280_set_sensor_settings+0x218>
 800a376:	464b      	mov	r3, r9
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d110      	bne.n	800a39e <bme280_set_sensor_settings+0x356>
        rslt = BME280_E_NULL_PTR;
 800a37c:	2501      	movs	r5, #1
 800a37e:	426d      	negs	r5, r5
 800a380:	e6f0      	b.n	800a164 <bme280_set_sensor_settings+0x11c>
        rslt = BME280_E_NULL_PTR;
 800a382:	2301      	movs	r3, #1
 800a384:	425b      	negs	r3, r3
 800a386:	e6a1      	b.n	800a0cc <bme280_set_sensor_settings+0x84>
        rslt = BME280_E_NULL_PTR;
 800a388:	2301      	movs	r3, #1
 800a38a:	425b      	negs	r3, r3
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a38c:	464a      	mov	r2, r9
 800a38e:	2a00      	cmp	r2, #0
 800a390:	d000      	beq.n	800a394 <bme280_set_sensor_settings+0x34c>
 800a392:	e765      	b.n	800a260 <bme280_set_sensor_settings+0x218>
 800a394:	001d      	movs	r5, r3
 800a396:	e6e5      	b.n	800a164 <bme280_set_sensor_settings+0x11c>
                rslt = BME280_E_COMM_FAIL;
 800a398:	2304      	movs	r3, #4
 800a39a:	425b      	negs	r3, r3
 800a39c:	e7f6      	b.n	800a38c <bme280_set_sensor_settings+0x344>
        rslt = BME280_E_NULL_PTR;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	425b      	negs	r3, r3
 800a3a2:	e76a      	b.n	800a27a <bme280_set_sensor_settings+0x232>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	425b      	negs	r3, r3
 800a3a8:	e742      	b.n	800a230 <bme280_set_sensor_settings+0x1e8>
    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d100      	bne.n	800a3b0 <bme280_set_sensor_settings+0x368>
 800a3ae:	e6d7      	b.n	800a160 <bme280_set_sensor_settings+0x118>
 800a3b0:	e756      	b.n	800a260 <bme280_set_sensor_settings+0x218>
 800a3b2:	464a      	mov	r2, r9
 800a3b4:	2a00      	cmp	r2, #0
 800a3b6:	d0e1      	beq.n	800a37c <bme280_set_sensor_settings+0x334>
 800a3b8:	e75c      	b.n	800a274 <bme280_set_sensor_settings+0x22c>
 800a3ba:	46c0      	nop			@ (mov r8, r8)

0800a3bc <bme280_set_sensor_mode>:
{
 800a3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3be:	46c6      	mov	lr, r8
 800a3c0:	b500      	push	{lr}
 800a3c2:	4680      	mov	r8, r0
 800a3c4:	000c      	movs	r4, r1
 800a3c6:	b086      	sub	sp, #24
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a3c8:	2900      	cmp	r1, #0
 800a3ca:	d100      	bne.n	800a3ce <bme280_set_sensor_mode+0x12>
 800a3cc:	e083      	b.n	800a4d6 <bme280_set_sensor_mode+0x11a>
 800a3ce:	68cf      	ldr	r7, [r1, #12]
 800a3d0:	2f00      	cmp	r7, #0
 800a3d2:	d100      	bne.n	800a3d6 <bme280_set_sensor_mode+0x1a>
 800a3d4:	e07f      	b.n	800a4d6 <bme280_set_sensor_mode+0x11a>
 800a3d6:	690b      	ldr	r3, [r1, #16]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d100      	bne.n	800a3de <bme280_set_sensor_mode+0x22>
 800a3dc:	e07b      	b.n	800a4d6 <bme280_set_sensor_mode+0x11a>
 800a3de:	694b      	ldr	r3, [r1, #20]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d100      	bne.n	800a3e6 <bme280_set_sensor_mode+0x2a>
 800a3e4:	e077      	b.n	800a4d6 <bme280_set_sensor_mode+0x11a>
    rslt = null_ptr_check(dev);
 800a3e6:	466b      	mov	r3, sp
 800a3e8:	1c5d      	adds	r5, r3, #1
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	702b      	strb	r3, [r5, #0]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a3ee:	782b      	ldrb	r3, [r5, #0]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d051      	beq.n	800a498 <bme280_set_sensor_mode+0xdc>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a3f4:	23ff      	movs	r3, #255	@ 0xff
 800a3f6:	466e      	mov	r6, sp
 800a3f8:	702b      	strb	r3, [r5, #0]
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	7831      	ldrb	r1, [r6, #0]
    return rslt;
 800a3fe:	782a      	ldrb	r2, [r5, #0]
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a400:	400b      	ands	r3, r1
    return rslt;
 800a402:	b250      	sxtb	r0, r2
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800a404:	7033      	strb	r3, [r6, #0]
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 800a406:	2a00      	cmp	r2, #0
 800a408:	d142      	bne.n	800a490 <bme280_set_sensor_mode+0xd4>
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d151      	bne.n	800a4b2 <bme280_set_sensor_mode+0xf6>
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a40e:	68e6      	ldr	r6, [r4, #12]
 800a410:	2e00      	cmp	r6, #0
 800a412:	d05a      	beq.n	800a4ca <bme280_set_sensor_mode+0x10e>
 800a414:	6923      	ldr	r3, [r4, #16]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d057      	beq.n	800a4ca <bme280_set_sensor_mode+0x10e>
 800a41a:	6963      	ldr	r3, [r4, #20]
 800a41c:	425a      	negs	r2, r3
 800a41e:	4153      	adcs	r3, r2
 800a420:	425b      	negs	r3, r3
    rslt = null_ptr_check(dev);
 800a422:	466a      	mov	r2, sp
 800a424:	70d3      	strb	r3, [r2, #3]
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a426:	78d3      	ldrb	r3, [r2, #3]
    rslt = null_ptr_check(dev);
 800a428:	1cd5      	adds	r5, r2, #3
    if ((rslt == BME280_OK) && (reg_data != NULL))
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d147      	bne.n	800a4be <bme280_set_sensor_mode+0x102>
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a42e:	4669      	mov	r1, sp
 800a430:	6863      	ldr	r3, [r4, #4]
 800a432:	2201      	movs	r2, #1
 800a434:	20f4      	movs	r0, #244	@ 0xf4
 800a436:	3102      	adds	r1, #2
 800a438:	47b0      	blx	r6
 800a43a:	2345      	movs	r3, #69	@ 0x45
 800a43c:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a43e:	2800      	cmp	r0, #0
 800a440:	d140      	bne.n	800a4c4 <bme280_set_sensor_mode+0x108>
    return rslt;
 800a442:	782b      	ldrb	r3, [r5, #0]
 800a444:	b258      	sxtb	r0, r3
    if (rslt == BME280_OK)
 800a446:	2b00      	cmp	r3, #0
 800a448:	d122      	bne.n	800a490 <bme280_set_sensor_mode+0xd4>
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800a44a:	466b      	mov	r3, sp
 800a44c:	2203      	movs	r2, #3
 800a44e:	4640      	mov	r0, r8
 800a450:	1c99      	adds	r1, r3, #2
 800a452:	789b      	ldrb	r3, [r3, #2]
 800a454:	4393      	bics	r3, r2
 800a456:	4002      	ands	r2, r0
 800a458:	4313      	orrs	r3, r2
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a45a:	68e2      	ldr	r2, [r4, #12]
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800a45c:	700b      	strb	r3, [r1, #0]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800a45e:	2a00      	cmp	r2, #0
 800a460:	d039      	beq.n	800a4d6 <bme280_set_sensor_mode+0x11a>
 800a462:	6925      	ldr	r5, [r4, #16]
 800a464:	2d00      	cmp	r5, #0
 800a466:	d036      	beq.n	800a4d6 <bme280_set_sensor_mode+0x11a>
 800a468:	6962      	ldr	r2, [r4, #20]
 800a46a:	2a00      	cmp	r2, #0
 800a46c:	d033      	beq.n	800a4d6 <bme280_set_sensor_mode+0x11a>
            temp_buff[0] = reg_data[0];
 800a46e:	a901      	add	r1, sp, #4
 800a470:	700b      	strb	r3, [r1, #0]
            if (dev->intf != BME280_I2C_INTF)
 800a472:	7a20      	ldrb	r0, [r4, #8]
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a474:	2201      	movs	r2, #1
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800a476:	3801      	subs	r0, #1
 800a478:	1e43      	subs	r3, r0, #1
 800a47a:	4198      	sbcs	r0, r3
 800a47c:	237f      	movs	r3, #127	@ 0x7f
 800a47e:	4240      	negs	r0, r0
 800a480:	4398      	bics	r0, r3
 800a482:	30f4      	adds	r0, #244	@ 0xf4
            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800a484:	6863      	ldr	r3, [r4, #4]
 800a486:	47a8      	blx	r5
 800a488:	2345      	movs	r3, #69	@ 0x45
 800a48a:	54e0      	strb	r0, [r4, r3]
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800a48c:	2800      	cmp	r0, #0
 800a48e:	d11f      	bne.n	800a4d0 <bme280_set_sensor_mode+0x114>
}
 800a490:	b006      	add	sp, #24
 800a492:	bc80      	pop	{r7}
 800a494:	46b8      	mov	r8, r7
 800a496:	bdf0      	pop	{r4, r5, r6, r7, pc}
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800a498:	466e      	mov	r6, sp
 800a49a:	684b      	ldr	r3, [r1, #4]
 800a49c:	2201      	movs	r2, #1
 800a49e:	0031      	movs	r1, r6
 800a4a0:	20f4      	movs	r0, #244	@ 0xf4
 800a4a2:	47b8      	blx	r7
 800a4a4:	2345      	movs	r3, #69	@ 0x45
 800a4a6:	54e0      	strb	r0, [r4, r3]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d0a6      	beq.n	800a3fa <bme280_set_sensor_mode+0x3e>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a4ac:	33b7      	adds	r3, #183	@ 0xb7
 800a4ae:	702b      	strb	r3, [r5, #0]
 800a4b0:	e7a3      	b.n	800a3fa <bme280_set_sensor_mode+0x3e>
            rslt = put_device_to_sleep(dev);
 800a4b2:	0020      	movs	r0, r4
 800a4b4:	f7ff fc4c 	bl	8009d50 <put_device_to_sleep>
        if (rslt == BME280_OK)
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d1e9      	bne.n	800a490 <bme280_set_sensor_mode+0xd4>
 800a4bc:	e7a7      	b.n	800a40e <bme280_set_sensor_mode+0x52>
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 800a4be:	23ff      	movs	r3, #255	@ 0xff
 800a4c0:	702b      	strb	r3, [r5, #0]
 800a4c2:	e7be      	b.n	800a442 <bme280_set_sensor_mode+0x86>
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 800a4c4:	33b7      	adds	r3, #183	@ 0xb7
 800a4c6:	702b      	strb	r3, [r5, #0]
 800a4c8:	e7bb      	b.n	800a442 <bme280_set_sensor_mode+0x86>
        rslt = BME280_E_NULL_PTR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	425b      	negs	r3, r3
 800a4ce:	e7a8      	b.n	800a422 <bme280_set_sensor_mode+0x66>
                rslt = BME280_E_COMM_FAIL;
 800a4d0:	2004      	movs	r0, #4
 800a4d2:	4240      	negs	r0, r0
    return rslt;
 800a4d4:	e7dc      	b.n	800a490 <bme280_set_sensor_mode+0xd4>
        rslt = BME280_E_NULL_PTR;
 800a4d6:	2001      	movs	r0, #1
 800a4d8:	4240      	negs	r0, r0
 800a4da:	e7d9      	b.n	800a490 <bme280_set_sensor_mode+0xd4>

0800a4dc <user_delay_us>:
inline static uint8_t SPI1_Readbyte(uint8_t reg_addr);
inline static void SPI1_Writebyte(uint8_t reg_addr, uint8_t val);


void user_delay_us(uint32_t period,void *intf_ptr)
{
 800a4dc:	b510      	push	{r4, lr}
	HAL_Delay(period);
 800a4de:	f7fc ff35 	bl	800734c <HAL_Delay>
}
 800a4e2:	bd10      	pop	{r4, pc}

0800a4e4 <user_spi_read>:
}



uint8_t user_spi_read(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800a4e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4e6:	0015      	movs	r5, r2
	unsigned int i = 0;
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800a4e8:	2240      	movs	r2, #64	@ 0x40
 800a4ea:	4b19      	ldr	r3, [pc, #100]	@ (800a550 <user_spi_read+0x6c>)
{
 800a4ec:	000e      	movs	r6, r1
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800a4ee:	6819      	ldr	r1, [r3, #0]
 800a4f0:	420a      	tst	r2, r1
 800a4f2:	d102      	bne.n	800a4fa <user_spi_read+0x16>
 800a4f4:	6819      	ldr	r1, [r3, #0]
 800a4f6:	430a      	orrs	r2, r1
 800a4f8:	601a      	str	r2, [r3, #0]
	CSB_L();
 800a4fa:	23a0      	movs	r3, #160	@ 0xa0
 800a4fc:	2280      	movs	r2, #128	@ 0x80
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a4fe:	2102      	movs	r1, #2
 800a500:	04d2      	lsls	r2, r2, #19
 800a502:	05db      	lsls	r3, r3, #23
 800a504:	619a      	str	r2, [r3, #24]
 800a506:	4a12      	ldr	r2, [pc, #72]	@ (800a550 <user_spi_read+0x6c>)
 800a508:	6893      	ldr	r3, [r2, #8]
 800a50a:	4219      	tst	r1, r3
 800a50c:	d0fc      	beq.n	800a508 <user_spi_read+0x24>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a50e:	2101      	movs	r1, #1
  *spidr = TxData;
 800a510:	7310      	strb	r0, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a512:	4a0f      	ldr	r2, [pc, #60]	@ (800a550 <user_spi_read+0x6c>)
 800a514:	6893      	ldr	r3, [r2, #8]
 800a516:	4219      	tst	r1, r3
 800a518:	d0fc      	beq.n	800a514 <user_spi_read+0x30>
  return (*((__IO uint8_t *)&SPIx->DR));
 800a51a:	7b13      	ldrb	r3, [r2, #12]
	SPI1_SendByte(reg_addr); 	
	while(i < len)
 800a51c:	2d00      	cmp	r5, #0
 800a51e:	d010      	beq.n	800a542 <user_spi_read+0x5e>
 800a520:	2400      	movs	r4, #0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a522:	2102      	movs	r1, #2
  *spidr = TxData;
 800a524:	2700      	movs	r7, #0
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a526:	2201      	movs	r2, #1
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a528:	4b09      	ldr	r3, [pc, #36]	@ (800a550 <user_spi_read+0x6c>)
 800a52a:	6898      	ldr	r0, [r3, #8]
 800a52c:	4201      	tst	r1, r0
 800a52e:	d0fc      	beq.n	800a52a <user_spi_read+0x46>
  *spidr = TxData;
 800a530:	731f      	strb	r7, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a532:	6898      	ldr	r0, [r3, #8]
 800a534:	4202      	tst	r2, r0
 800a536:	d0fc      	beq.n	800a532 <user_spi_read+0x4e>
  return (*((__IO uint8_t *)&SPIx->DR));
 800a538:	7b18      	ldrb	r0, [r3, #12]
	{
		data[i++] = SPI1_SendByte(0x00); 	//Send DUMMY to read data
 800a53a:	5530      	strb	r0, [r6, r4]
	while(i < len)
 800a53c:	3401      	adds	r4, #1
 800a53e:	42ac      	cmp	r4, r5
 800a540:	d3f3      	bcc.n	800a52a <user_spi_read+0x46>
	}
	CSB_H();
 800a542:	23a0      	movs	r3, #160	@ 0xa0
 800a544:	2280      	movs	r2, #128	@ 0x80
 800a546:	05db      	lsls	r3, r3, #23
 800a548:	00d2      	lsls	r2, r2, #3
	return 0;
}
 800a54a:	2000      	movs	r0, #0
	CSB_H();
 800a54c:	619a      	str	r2, [r3, #24]
}
 800a54e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a550:	40013000 	.word	0x40013000

0800a554 <user_spi_write>:
}



uint8_t user_spi_write(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800a554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a556:	0016      	movs	r6, r2
	uint8_t i = 0;
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800a558:	2240      	movs	r2, #64	@ 0x40
 800a55a:	4b19      	ldr	r3, [pc, #100]	@ (800a5c0 <user_spi_write+0x6c>)
{
 800a55c:	000f      	movs	r7, r1
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800a55e:	6819      	ldr	r1, [r3, #0]
 800a560:	420a      	tst	r2, r1
 800a562:	d102      	bne.n	800a56a <user_spi_write+0x16>
 800a564:	6819      	ldr	r1, [r3, #0]
 800a566:	430a      	orrs	r2, r1
 800a568:	601a      	str	r2, [r3, #0]
	CSB_L();
 800a56a:	23a0      	movs	r3, #160	@ 0xa0
 800a56c:	2280      	movs	r2, #128	@ 0x80
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a56e:	2102      	movs	r1, #2
 800a570:	04d2      	lsls	r2, r2, #19
 800a572:	05db      	lsls	r3, r3, #23
 800a574:	619a      	str	r2, [r3, #24]
 800a576:	4a12      	ldr	r2, [pc, #72]	@ (800a5c0 <user_spi_write+0x6c>)
 800a578:	6893      	ldr	r3, [r2, #8]
 800a57a:	4219      	tst	r1, r3
 800a57c:	d0fc      	beq.n	800a578 <user_spi_write+0x24>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a57e:	2101      	movs	r1, #1
  *spidr = TxData;
 800a580:	7310      	strb	r0, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a582:	4a0f      	ldr	r2, [pc, #60]	@ (800a5c0 <user_spi_write+0x6c>)
 800a584:	6893      	ldr	r3, [r2, #8]
 800a586:	4219      	tst	r1, r3
 800a588:	d0fc      	beq.n	800a584 <user_spi_write+0x30>
  return (*((__IO uint8_t *)&SPIx->DR));
 800a58a:	7b13      	ldrb	r3, [r2, #12]
	SPI1_SendByte(reg_addr); 		
	while(i < len)
 800a58c:	2e00      	cmp	r6, #0
 800a58e:	d010      	beq.n	800a5b2 <user_spi_write+0x5e>
 800a590:	2400      	movs	r4, #0
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a592:	2102      	movs	r1, #2
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a594:	2201      	movs	r2, #1
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a596:	4b0a      	ldr	r3, [pc, #40]	@ (800a5c0 <user_spi_write+0x6c>)
	{
		SPI1_SendByte(data[i++]); 	//Send Data to write
 800a598:	5d3d      	ldrb	r5, [r7, r4]
 800a59a:	6898      	ldr	r0, [r3, #8]
 800a59c:	4201      	tst	r1, r0
 800a59e:	d0fc      	beq.n	800a59a <user_spi_write+0x46>
  *spidr = TxData;
 800a5a0:	731d      	strb	r5, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a5a2:	6898      	ldr	r0, [r3, #8]
 800a5a4:	4202      	tst	r2, r0
 800a5a6:	d0fc      	beq.n	800a5a2 <user_spi_write+0x4e>
	while(i < len)
 800a5a8:	3401      	adds	r4, #1
  return (*((__IO uint8_t *)&SPIx->DR));
 800a5aa:	7b18      	ldrb	r0, [r3, #12]
 800a5ac:	b2e0      	uxtb	r0, r4
 800a5ae:	4286      	cmp	r6, r0
 800a5b0:	d8f2      	bhi.n	800a598 <user_spi_write+0x44>
	}
	CSB_H();
 800a5b2:	23a0      	movs	r3, #160	@ 0xa0
 800a5b4:	2280      	movs	r2, #128	@ 0x80
 800a5b6:	05db      	lsls	r3, r3, #23
 800a5b8:	00d2      	lsls	r2, r2, #3
	return 0;
}
 800a5ba:	2000      	movs	r0, #0
	CSB_H();
 800a5bc:	619a      	str	r2, [r3, #24]
}
 800a5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5c0:	40013000 	.word	0x40013000

0800a5c4 <DEV_SPI_WriteByte>:

void DEV_SPI_WriteByte(uint8_t value)
{

	// Check if the SPI is enabled
	if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800a5c4:	2240      	movs	r2, #64	@ 0x40
 800a5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a604 <DEV_SPI_WriteByte+0x40>)
 800a5c8:	6819      	ldr	r1, [r3, #0]
 800a5ca:	420a      	tst	r2, r1
 800a5cc:	d102      	bne.n	800a5d4 <DEV_SPI_WriteByte+0x10>
	{
		SPI1->CR1 |= SPI_CR1_SPE;
 800a5ce:	6819      	ldr	r1, [r3, #0]
 800a5d0:	430a      	orrs	r2, r1
 800a5d2:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800a5d4:	2102      	movs	r1, #2
 800a5d6:	4a0b      	ldr	r2, [pc, #44]	@ (800a604 <DEV_SPI_WriteByte+0x40>)
 800a5d8:	6893      	ldr	r3, [r2, #8]
 800a5da:	4219      	tst	r1, r3
 800a5dc:	d0fc      	beq.n	800a5d8 <DEV_SPI_WriteByte+0x14>
	}

	while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
		;

	CS_L();
 800a5de:	23a0      	movs	r3, #160	@ 0xa0
 800a5e0:	2180      	movs	r1, #128	@ 0x80
 800a5e2:	05db      	lsls	r3, r3, #23
 800a5e4:	0549      	lsls	r1, r1, #21
 800a5e6:	6199      	str	r1, [r3, #24]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a5e8:	2101      	movs	r1, #1
  *spidr = TxData;
 800a5ea:	7310      	strb	r0, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800a5ec:	4a05      	ldr	r2, [pc, #20]	@ (800a604 <DEV_SPI_WriteByte+0x40>)
 800a5ee:	6893      	ldr	r3, [r2, #8]
 800a5f0:	4219      	tst	r1, r3
 800a5f2:	d0fc      	beq.n	800a5ee <DEV_SPI_WriteByte+0x2a>
  return (*((__IO uint8_t *)&SPIx->DR));
 800a5f4:	7b13      	ldrb	r3, [r2, #12]
	// Wait until the transmission is complete
	while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
		;
	/* Read data register */
	(void)LL_SPI_ReceiveData8(SPI1);
	CS_H();
 800a5f6:	23a0      	movs	r3, #160	@ 0xa0
 800a5f8:	2280      	movs	r2, #128	@ 0x80
 800a5fa:	05db      	lsls	r3, r3, #23
 800a5fc:	0152      	lsls	r2, r2, #5
 800a5fe:	619a      	str	r2, [r3, #24]
}
 800a600:	4770      	bx	lr
 800a602:	46c0      	nop			@ (mov r8, r8)
 800a604:	40013000 	.word	0x40013000

0800a608 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
	DC_L();
 800a608:	23a0      	movs	r3, #160	@ 0xa0
 800a60a:	2280      	movs	r2, #128	@ 0x80
 800a60c:	05db      	lsls	r3, r3, #23
 800a60e:	0452      	lsls	r2, r2, #17
 800a610:	619a      	str	r2, [r3, #24]
	CS_H();
 800a612:	2280      	movs	r2, #128	@ 0x80
 800a614:	0152      	lsls	r2, r2, #5
 800a616:	619a      	str	r2, [r3, #24]
	RST_H(); // The Reset is active low.
 800a618:	2280      	movs	r2, #128	@ 0x80
 800a61a:	0112      	lsls	r2, r2, #4
	return 0;
}
 800a61c:	2000      	movs	r0, #0
	RST_H(); // The Reset is active low.
 800a61e:	619a      	str	r2, [r3, #24]
}
 800a620:	4770      	bx	lr
 800a622:	46c0      	nop			@ (mov r8, r8)

0800a624 <EPD_1IN54_V2_SetLut>:


}

static void EPD_1IN54_V2_SetLut(UBYTE *lut)
{
 800a624:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a626:	46d6      	mov	lr, sl
 800a628:	464f      	mov	r7, r9
 800a62a:	4646      	mov	r6, r8
    DC_L();
 800a62c:	25a0      	movs	r5, #160	@ 0xa0
{
 800a62e:	b5c0      	push	{r6, r7, lr}
    DC_L();
 800a630:	2380      	movs	r3, #128	@ 0x80
    CS_L();
 800a632:	2780      	movs	r7, #128	@ 0x80
    DC_L();
 800a634:	05ed      	lsls	r5, r5, #23
 800a636:	045b      	lsls	r3, r3, #17
    CS_L();
 800a638:	057f      	lsls	r7, r7, #21
{
 800a63a:	4682      	mov	sl, r0
    DC_L();
 800a63c:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a63e:	2032      	movs	r0, #50	@ 0x32
    CS_L();
 800a640:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a642:	f7ff ffbf 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a646:	2380      	movs	r3, #128	@ 0x80
 800a648:	015b      	lsls	r3, r3, #5
 800a64a:	61ab      	str	r3, [r5, #24]
    for (UBYTE i = 0; i < 153; i++)
 800a64c:	2399      	movs	r3, #153	@ 0x99
 800a64e:	4453      	add	r3, sl
 800a650:	4699      	mov	r9, r3
    DC_H();
 800a652:	2380      	movs	r3, #128	@ 0x80
 800a654:	005b      	lsls	r3, r3, #1
 800a656:	4654      	mov	r4, sl
 800a658:	4698      	mov	r8, r3
 800a65a:	4643      	mov	r3, r8
    CS_H();
 800a65c:	2680      	movs	r6, #128	@ 0x80
        EPD_1IN54_V2_SendData(lut[i]);
 800a65e:	7820      	ldrb	r0, [r4, #0]
    CS_H();
 800a660:	0176      	lsls	r6, r6, #5
    DC_H();
 800a662:	61ab      	str	r3, [r5, #24]
    for (UBYTE i = 0; i < 153; i++)
 800a664:	3401      	adds	r4, #1
    CS_L();
 800a666:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a668:	f7ff ffac 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a66c:	61ae      	str	r6, [r5, #24]
    for (UBYTE i = 0; i < 153; i++)
 800a66e:	454c      	cmp	r4, r9
 800a670:	d1f3      	bne.n	800a65a <EPD_1IN54_V2_SetLut+0x36>
    DC_L();
 800a672:	2480      	movs	r4, #128	@ 0x80
 800a674:	0464      	lsls	r4, r4, #17
 800a676:	61ac      	str	r4, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a678:	203f      	movs	r0, #63	@ 0x3f
    CS_L();
 800a67a:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a67c:	f7ff ffa2 	bl	800a5c4 <DEV_SPI_WriteByte>
    EPD_1IN54_V2_Lut(lut);

    EPD_1IN54_V2_SendCommand(0x3f);
    EPD_1IN54_V2_SendData(lut[153]);
 800a680:	4652      	mov	r2, sl
 800a682:	2399      	movs	r3, #153	@ 0x99
    CS_H();
 800a684:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[153]);
 800a686:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a688:	4643      	mov	r3, r8
 800a68a:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a68c:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a68e:	f7ff ff99 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a692:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a694:	2003      	movs	r0, #3
    DC_L();
 800a696:	61ac      	str	r4, [r5, #24]
    CS_L();
 800a698:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a69a:	f7ff ff93 	bl	800a5c4 <DEV_SPI_WriteByte>

    EPD_1IN54_V2_SendCommand(0x03);
    EPD_1IN54_V2_SendData(lut[154]);
 800a69e:	4652      	mov	r2, sl
 800a6a0:	239a      	movs	r3, #154	@ 0x9a
    CS_H();
 800a6a2:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[154]);
 800a6a4:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a6a6:	4643      	mov	r3, r8
 800a6a8:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a6aa:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a6ac:	f7ff ff8a 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a6b0:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a6b2:	2004      	movs	r0, #4
    DC_L();
 800a6b4:	61ac      	str	r4, [r5, #24]
    CS_L();
 800a6b6:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a6b8:	f7ff ff84 	bl	800a5c4 <DEV_SPI_WriteByte>

    EPD_1IN54_V2_SendCommand(0x04);
    EPD_1IN54_V2_SendData(lut[155]);
 800a6bc:	4652      	mov	r2, sl
 800a6be:	239b      	movs	r3, #155	@ 0x9b
    CS_H();
 800a6c0:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[155]);
 800a6c2:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a6c4:	4643      	mov	r3, r8
 800a6c6:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a6c8:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a6ca:	f7ff ff7b 	bl	800a5c4 <DEV_SPI_WriteByte>
    EPD_1IN54_V2_SendData(lut[156]);
 800a6ce:	4652      	mov	r2, sl
 800a6d0:	239c      	movs	r3, #156	@ 0x9c
    CS_H();
 800a6d2:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[156]);
 800a6d4:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a6d6:	4643      	mov	r3, r8
 800a6d8:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a6da:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a6dc:	f7ff ff72 	bl	800a5c4 <DEV_SPI_WriteByte>
    EPD_1IN54_V2_SendData(lut[157]);
 800a6e0:	4652      	mov	r2, sl
 800a6e2:	239d      	movs	r3, #157	@ 0x9d
    CS_H();
 800a6e4:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[157]);
 800a6e6:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a6e8:	4643      	mov	r3, r8
 800a6ea:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a6ec:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a6ee:	f7ff ff69 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a6f2:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a6f4:	202c      	movs	r0, #44	@ 0x2c
    DC_L();
 800a6f6:	61ac      	str	r4, [r5, #24]
    CS_L();
 800a6f8:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800a6fa:	f7ff ff63 	bl	800a5c4 <DEV_SPI_WriteByte>

    EPD_1IN54_V2_SendCommand(0x2c);
    EPD_1IN54_V2_SendData(lut[158]);
 800a6fe:	4652      	mov	r2, sl
 800a700:	239e      	movs	r3, #158	@ 0x9e
    CS_H();
 800a702:	61ae      	str	r6, [r5, #24]
    EPD_1IN54_V2_SendData(lut[158]);
 800a704:	5cd0      	ldrb	r0, [r2, r3]
    DC_H();
 800a706:	4643      	mov	r3, r8
 800a708:	61ab      	str	r3, [r5, #24]
    CS_L();
 800a70a:	61af      	str	r7, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800a70c:	f7ff ff5a 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a710:	61ae      	str	r6, [r5, #24]
}
 800a712:	bce0      	pop	{r5, r6, r7}
 800a714:	46ba      	mov	sl, r7
 800a716:	46b1      	mov	r9, r6
 800a718:	46a8      	mov	r8, r5
 800a71a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a71c <EPD_1IN54_V2_Reset>:
{
 800a71c:	b570      	push	{r4, r5, r6, lr}
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a71e:	2380      	movs	r3, #128	@ 0x80
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a720:	24a0      	movs	r4, #160	@ 0xa0
 800a722:	2580      	movs	r5, #128	@ 0x80
 800a724:	05e4      	lsls	r4, r4, #23
 800a726:	012d      	lsls	r5, r5, #4
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a728:	051b      	lsls	r3, r3, #20
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a72a:	61a5      	str	r5, [r4, #24]
    HAL_Delay(2);
 800a72c:	2002      	movs	r0, #2
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a72e:	61a3      	str	r3, [r4, #24]
    HAL_Delay(2);
 800a730:	f7fc fe0c 	bl	800734c <HAL_Delay>
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a734:	61a5      	str	r5, [r4, #24]
}
 800a736:	bd70      	pop	{r4, r5, r6, pc}

0800a738 <EPD_1IN54_V2_TurnOnDisplayPart>:
{
 800a738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    DC_L();
 800a73a:	24a0      	movs	r4, #160	@ 0xa0
 800a73c:	2780      	movs	r7, #128	@ 0x80
    CS_L();
 800a73e:	2680      	movs	r6, #128	@ 0x80
    DC_L();
 800a740:	05e4      	lsls	r4, r4, #23
 800a742:	047f      	lsls	r7, r7, #17
    CS_L();
 800a744:	0576      	lsls	r6, r6, #21
    DC_L();
 800a746:	61a7      	str	r7, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a748:	2022      	movs	r0, #34	@ 0x22
    CS_L();
 800a74a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a74c:	f7ff ff3a 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a750:	2580      	movs	r5, #128	@ 0x80
    DC_H();
 800a752:	2380      	movs	r3, #128	@ 0x80
    CS_H();
 800a754:	016d      	lsls	r5, r5, #5
    DC_H();
 800a756:	005b      	lsls	r3, r3, #1
    CS_H();
 800a758:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a75a:	20cf      	movs	r0, #207	@ 0xcf
    DC_H();
 800a75c:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a75e:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a760:	f7ff ff30 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a764:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a766:	2020      	movs	r0, #32
    DC_L();
 800a768:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a76a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a76c:	f7ff ff2a 	bl	800a5c4 <DEV_SPI_WriteByte>
    PB6_H();
 800a770:	2340      	movs	r3, #64	@ 0x40
    CS_H();
 800a772:	61a5      	str	r5, [r4, #24]
    PB6_H();
 800a774:	4d11      	ldr	r5, [pc, #68]	@ (800a7bc <EPD_1IN54_V2_TurnOnDisplayPart+0x84>)
    enter_stop2(2330, LL_RTC_WAKEUPCLOCK_DIV_8);
 800a776:	2101      	movs	r1, #1
    PB6_H();
 800a778:	61ab      	str	r3, [r5, #24]
    PB7_H();
 800a77a:	3340      	adds	r3, #64	@ 0x40
 800a77c:	61ab      	str	r3, [r5, #24]
    enter_stop2(2330, LL_RTC_WAKEUPCLOCK_DIV_8);
 800a77e:	4810      	ldr	r0, [pc, #64]	@ (800a7c0 <EPD_1IN54_V2_TurnOnDisplayPart+0x88>)
 800a780:	f7fa fd4c 	bl	800521c <enter_stop2>
    PB6_L();
 800a784:	2380      	movs	r3, #128	@ 0x80
 800a786:	03db      	lsls	r3, r3, #15
 800a788:	61ab      	str	r3, [r5, #24]
    uint32_t time1 = HAL_GetTick();
 800a78a:	f7fc fdd9 	bl	8007340 <HAL_GetTick>
 800a78e:	0005      	movs	r5, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800a790:	4f0c      	ldr	r7, [pc, #48]	@ (800a7c4 <EPD_1IN54_V2_TurnOnDisplayPart+0x8c>)
    while (GPIOA->IDR & 0b0000001000000000)
 800a792:	2680      	movs	r6, #128	@ 0x80
 800a794:	00b6      	lsls	r6, r6, #2
 800a796:	e004      	b.n	800a7a2 <EPD_1IN54_V2_TurnOnDisplayPart+0x6a>
        if ((HAL_GetTick() - time1) > timeout_value)
 800a798:	f7fc fdd2 	bl	8007340 <HAL_GetTick>
 800a79c:	1b40      	subs	r0, r0, r5
 800a79e:	42b8      	cmp	r0, r7
 800a7a0:	d807      	bhi.n	800a7b2 <EPD_1IN54_V2_TurnOnDisplayPart+0x7a>
    while (GPIOA->IDR & 0b0000001000000000)
 800a7a2:	6923      	ldr	r3, [r4, #16]
 800a7a4:	4233      	tst	r3, r6
 800a7a6:	d1f7      	bne.n	800a798 <EPD_1IN54_V2_TurnOnDisplayPart+0x60>
    PB7_L();
 800a7a8:	2280      	movs	r2, #128	@ 0x80
 800a7aa:	4b04      	ldr	r3, [pc, #16]	@ (800a7bc <EPD_1IN54_V2_TurnOnDisplayPart+0x84>)
 800a7ac:	0412      	lsls	r2, r2, #16
 800a7ae:	619a      	str	r2, [r3, #24]
}
 800a7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            timeout_reset(__func__, __LINE__);
 800a7b2:	218b      	movs	r1, #139	@ 0x8b
 800a7b4:	4804      	ldr	r0, [pc, #16]	@ (800a7c8 <EPD_1IN54_V2_TurnOnDisplayPart+0x90>)
 800a7b6:	f7fa fdb9 	bl	800532c <timeout_reset>
 800a7ba:	e7ea      	b.n	800a792 <EPD_1IN54_V2_TurnOnDisplayPart+0x5a>
 800a7bc:	50000400 	.word	0x50000400
 800a7c0:	0000091a 	.word	0x0000091a
 800a7c4:	00000bb8 	.word	0x00000bb8
 800a7c8:	0800ef4c 	.word	0x0800ef4c

0800a7cc <EPD_1IN54_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init(void)
{
 800a7cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a7ce:	2380      	movs	r3, #128	@ 0x80
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a7d0:	24a0      	movs	r4, #160	@ 0xa0
 800a7d2:	2580      	movs	r5, #128	@ 0x80
{
 800a7d4:	46c6      	mov	lr, r8
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a7d6:	05e4      	lsls	r4, r4, #23
 800a7d8:	012d      	lsls	r5, r5, #4
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a7da:	051b      	lsls	r3, r3, #20
{
 800a7dc:	b500      	push	{lr}
    HAL_Delay(2);
 800a7de:	2002      	movs	r0, #2
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a7e0:	61a5      	str	r5, [r4, #24]
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a7e2:	61a3      	str	r3, [r4, #24]
    HAL_Delay(2);
 800a7e4:	f7fc fdb2 	bl	800734c <HAL_Delay>
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800a7e8:	61a5      	str	r5, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800a7ea:	f7fc fda9 	bl	8007340 <HAL_GetTick>
 800a7ee:	0005      	movs	r5, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800a7f0:	4f7f      	ldr	r7, [pc, #508]	@ (800a9f0 <EPD_1IN54_V2_Init+0x224>)
    while (GPIOA->IDR & 0b0000001000000000)
 800a7f2:	2680      	movs	r6, #128	@ 0x80
 800a7f4:	00b6      	lsls	r6, r6, #2
 800a7f6:	e005      	b.n	800a804 <EPD_1IN54_V2_Init+0x38>
        if ((HAL_GetTick() - time1) > timeout_value)
 800a7f8:	f7fc fda2 	bl	8007340 <HAL_GetTick>
 800a7fc:	1b40      	subs	r0, r0, r5
 800a7fe:	42b8      	cmp	r0, r7
 800a800:	d900      	bls.n	800a804 <EPD_1IN54_V2_Init+0x38>
 800a802:	e0ea      	b.n	800a9da <EPD_1IN54_V2_Init+0x20e>
    while (GPIOA->IDR & 0b0000001000000000)
 800a804:	6923      	ldr	r3, [r4, #16]
 800a806:	4233      	tst	r3, r6
 800a808:	d1f6      	bne.n	800a7f8 <EPD_1IN54_V2_Init+0x2c>
    DC_L();
 800a80a:	2380      	movs	r3, #128	@ 0x80
 800a80c:	045b      	lsls	r3, r3, #17
 800a80e:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a810:	2380      	movs	r3, #128	@ 0x80
 800a812:	055b      	lsls	r3, r3, #21
 800a814:	61a3      	str	r3, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a816:	2012      	movs	r0, #18
 800a818:	f7ff fed4 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a81c:	2380      	movs	r3, #128	@ 0x80
 800a81e:	015b      	lsls	r3, r3, #5
 800a820:	61a3      	str	r3, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800a822:	f7fc fd8d 	bl	8007340 <HAL_GetTick>
    while (GPIOA->IDR & 0b0000001000000000)
 800a826:	24a0      	movs	r4, #160	@ 0xa0
    uint32_t time1 = HAL_GetTick();
 800a828:	0005      	movs	r5, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800a82a:	4f71      	ldr	r7, [pc, #452]	@ (800a9f0 <EPD_1IN54_V2_Init+0x224>)
    while (GPIOA->IDR & 0b0000001000000000)
 800a82c:	05e4      	lsls	r4, r4, #23
 800a82e:	2680      	movs	r6, #128	@ 0x80
 800a830:	00b6      	lsls	r6, r6, #2
 800a832:	e005      	b.n	800a840 <EPD_1IN54_V2_Init+0x74>
        if ((HAL_GetTick() - time1) > timeout_value)
 800a834:	f7fc fd84 	bl	8007340 <HAL_GetTick>
 800a838:	1b40      	subs	r0, r0, r5
 800a83a:	42b8      	cmp	r0, r7
 800a83c:	d900      	bls.n	800a840 <EPD_1IN54_V2_Init+0x74>
 800a83e:	e0d1      	b.n	800a9e4 <EPD_1IN54_V2_Init+0x218>
    while (GPIOA->IDR & 0b0000001000000000)
 800a840:	6923      	ldr	r3, [r4, #16]
 800a842:	4233      	tst	r3, r6
 800a844:	d1f6      	bne.n	800a834 <EPD_1IN54_V2_Init+0x68>
    DC_L();
 800a846:	2380      	movs	r3, #128	@ 0x80
    CS_L();
 800a848:	2680      	movs	r6, #128	@ 0x80
    CS_H();
 800a84a:	2580      	movs	r5, #128	@ 0x80
    DC_H();
 800a84c:	2780      	movs	r7, #128	@ 0x80
    DC_L();
 800a84e:	045b      	lsls	r3, r3, #17
 800a850:	4698      	mov	r8, r3
    CS_L();
 800a852:	0576      	lsls	r6, r6, #21
    CS_H();
 800a854:	016d      	lsls	r5, r5, #5
    DC_H();
 800a856:	007f      	lsls	r7, r7, #1
    DC_L();
 800a858:	61a3      	str	r3, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a85a:	2001      	movs	r0, #1
    CS_L();
 800a85c:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a85e:	f7ff feb1 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a862:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a864:	20c7      	movs	r0, #199	@ 0xc7
    DC_H();
 800a866:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a868:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a86a:	f7ff feab 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a86e:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a870:	2000      	movs	r0, #0
    DC_H();
 800a872:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a874:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a876:	f7ff fea5 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a87a:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a87c:	2001      	movs	r0, #1
    DC_H();
 800a87e:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a880:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a882:	f7ff fe9f 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a886:	4643      	mov	r3, r8
    CS_H();
 800a888:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a88a:	2011      	movs	r0, #17
    DC_L();
 800a88c:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a88e:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a890:	f7ff fe98 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a894:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a896:	2001      	movs	r0, #1
    DC_H();
 800a898:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a89a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a89c:	f7ff fe92 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a8a0:	4643      	mov	r3, r8
    CS_H();
 800a8a2:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a8a4:	2044      	movs	r0, #68	@ 0x44
    DC_L();
 800a8a6:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a8a8:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a8aa:	f7ff fe8b 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8ae:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8b0:	2000      	movs	r0, #0
    DC_H();
 800a8b2:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8b4:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8b6:	f7ff fe85 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8ba:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8bc:	2018      	movs	r0, #24
    DC_H();
 800a8be:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8c0:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8c2:	f7ff fe7f 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a8c6:	4643      	mov	r3, r8
    CS_H();
 800a8c8:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a8ca:	2045      	movs	r0, #69	@ 0x45
    DC_L();
 800a8cc:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a8ce:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a8d0:	f7ff fe78 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8d4:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8d6:	20c7      	movs	r0, #199	@ 0xc7
    DC_H();
 800a8d8:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8da:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8dc:	f7ff fe72 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8e0:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8e2:	2000      	movs	r0, #0
    DC_H();
 800a8e4:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8e6:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8e8:	f7ff fe6c 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8ec:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8ee:	2000      	movs	r0, #0
    DC_H();
 800a8f0:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8f2:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8f4:	f7ff fe66 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a8f8:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a8fa:	2000      	movs	r0, #0
    DC_H();
 800a8fc:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a8fe:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a900:	f7ff fe60 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a904:	4643      	mov	r3, r8
    CS_H();
 800a906:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a908:	203c      	movs	r0, #60	@ 0x3c
    DC_L();
 800a90a:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a90c:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a90e:	f7ff fe59 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a912:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a914:	2001      	movs	r0, #1
    DC_H();
 800a916:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a918:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a91a:	f7ff fe53 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a91e:	4643      	mov	r3, r8
    CS_H();
 800a920:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a922:	2018      	movs	r0, #24
    DC_L();
 800a924:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a926:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a928:	f7ff fe4c 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a92c:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a92e:	2080      	movs	r0, #128	@ 0x80
    DC_H();
 800a930:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a932:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a934:	f7ff fe46 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a938:	4643      	mov	r3, r8
    CS_H();
 800a93a:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a93c:	2022      	movs	r0, #34	@ 0x22
    DC_L();
 800a93e:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a940:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a942:	f7ff fe3f 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a946:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a948:	20b1      	movs	r0, #177	@ 0xb1
    DC_H();
 800a94a:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a94c:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a94e:	f7ff fe39 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a952:	4643      	mov	r3, r8
    CS_H();
 800a954:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a956:	2020      	movs	r0, #32
    DC_L();
 800a958:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a95a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a95c:	f7ff fe32 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a960:	4643      	mov	r3, r8
    CS_H();
 800a962:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a964:	204e      	movs	r0, #78	@ 0x4e
    DC_L();
 800a966:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a968:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a96a:	f7ff fe2b 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a96e:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a970:	2000      	movs	r0, #0
    DC_H();
 800a972:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a974:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a976:	f7ff fe25 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800a97a:	4643      	mov	r3, r8
    CS_H();
 800a97c:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a97e:	204f      	movs	r0, #79	@ 0x4f
    DC_L();
 800a980:	61a3      	str	r3, [r4, #24]
    CS_L();
 800a982:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800a984:	f7ff fe1e 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a988:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a98a:	20c7      	movs	r0, #199	@ 0xc7
    DC_H();
 800a98c:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a98e:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a990:	f7ff fe18 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a994:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a996:	2000      	movs	r0, #0
    DC_H();
 800a998:	61a7      	str	r7, [r4, #24]
    CS_L();
 800a99a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800a99c:	f7ff fe12 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800a9a0:	61a5      	str	r5, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800a9a2:	f7fc fccd 	bl	8007340 <HAL_GetTick>
    while (GPIOA->IDR & 0b0000001000000000)
 800a9a6:	26a0      	movs	r6, #160	@ 0xa0
    uint32_t time1 = HAL_GetTick();
 800a9a8:	0004      	movs	r4, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800a9aa:	4f11      	ldr	r7, [pc, #68]	@ (800a9f0 <EPD_1IN54_V2_Init+0x224>)
    while (GPIOA->IDR & 0b0000001000000000)
 800a9ac:	05f6      	lsls	r6, r6, #23
 800a9ae:	2580      	movs	r5, #128	@ 0x80
 800a9b0:	00ad      	lsls	r5, r5, #2
 800a9b2:	e004      	b.n	800a9be <EPD_1IN54_V2_Init+0x1f2>
        if ((HAL_GetTick() - time1) > timeout_value)
 800a9b4:	f7fc fcc4 	bl	8007340 <HAL_GetTick>
 800a9b8:	1b00      	subs	r0, r0, r4
 800a9ba:	42b8      	cmp	r0, r7
 800a9bc:	d808      	bhi.n	800a9d0 <EPD_1IN54_V2_Init+0x204>
    while (GPIOA->IDR & 0b0000001000000000)
 800a9be:	6933      	ldr	r3, [r6, #16]
 800a9c0:	422b      	tst	r3, r5
 800a9c2:	d1f7      	bne.n	800a9b4 <EPD_1IN54_V2_Init+0x1e8>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-3: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_Full_1IN54);
 800a9c4:	480b      	ldr	r0, [pc, #44]	@ (800a9f4 <EPD_1IN54_V2_Init+0x228>)
 800a9c6:	f7ff fe2d 	bl	800a624 <EPD_1IN54_V2_SetLut>
}
 800a9ca:	bc80      	pop	{r7}
 800a9cc:	46b8      	mov	r8, r7
 800a9ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
            timeout_reset(__func__, __LINE__);
 800a9d0:	218b      	movs	r1, #139	@ 0x8b
 800a9d2:	4809      	ldr	r0, [pc, #36]	@ (800a9f8 <EPD_1IN54_V2_Init+0x22c>)
 800a9d4:	f7fa fcaa 	bl	800532c <timeout_reset>
 800a9d8:	e7e9      	b.n	800a9ae <EPD_1IN54_V2_Init+0x1e2>
 800a9da:	218b      	movs	r1, #139	@ 0x8b
 800a9dc:	4806      	ldr	r0, [pc, #24]	@ (800a9f8 <EPD_1IN54_V2_Init+0x22c>)
 800a9de:	f7fa fca5 	bl	800532c <timeout_reset>
 800a9e2:	e706      	b.n	800a7f2 <EPD_1IN54_V2_Init+0x26>
 800a9e4:	218b      	movs	r1, #139	@ 0x8b
 800a9e6:	4804      	ldr	r0, [pc, #16]	@ (800a9f8 <EPD_1IN54_V2_Init+0x22c>)
 800a9e8:	f7fa fca0 	bl	800532c <timeout_reset>
 800a9ec:	e71f      	b.n	800a82e <EPD_1IN54_V2_Init+0x62>
 800a9ee:	46c0      	nop			@ (mov r8, r8)
 800a9f0:	00000bb8 	.word	0x00000bb8
 800a9f4:	200000b0 	.word	0x200000b0
 800a9f8:	0800ef4c 	.word	0x0800ef4c

0800a9fc <EPD_1IN54_V2_Init_Partial>:
/******************************************************************************
function :	Initialize the e-Paper register (Partial display)
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init_Partial(void)
{
 800a9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800a9fe:	2380      	movs	r3, #128	@ 0x80
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800aa00:	24a0      	movs	r4, #160	@ 0xa0
 800aa02:	2580      	movs	r5, #128	@ 0x80
{
 800aa04:	46c6      	mov	lr, r8
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800aa06:	05e4      	lsls	r4, r4, #23
 800aa08:	012d      	lsls	r5, r5, #4
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800aa0a:	051b      	lsls	r3, r3, #20
{
 800aa0c:	b500      	push	{lr}
    HAL_Delay(2);
 800aa0e:	2002      	movs	r0, #2
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800aa10:	61a5      	str	r5, [r4, #24]
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800aa12:	61a3      	str	r3, [r4, #24]
    HAL_Delay(2);
 800aa14:	f7fc fc9a 	bl	800734c <HAL_Delay>
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800aa18:	61a5      	str	r5, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800aa1a:	f7fc fc91 	bl	8007340 <HAL_GetTick>
 800aa1e:	0005      	movs	r5, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800aa20:	4f4c      	ldr	r7, [pc, #304]	@ (800ab54 <EPD_1IN54_V2_Init_Partial+0x158>)
    while (GPIOA->IDR & 0b0000001000000000)
 800aa22:	2680      	movs	r6, #128	@ 0x80
 800aa24:	00b6      	lsls	r6, r6, #2
 800aa26:	e005      	b.n	800aa34 <EPD_1IN54_V2_Init_Partial+0x38>
        if ((HAL_GetTick() - time1) > timeout_value)
 800aa28:	f7fc fc8a 	bl	8007340 <HAL_GetTick>
 800aa2c:	1b40      	subs	r0, r0, r5
 800aa2e:	42b8      	cmp	r0, r7
 800aa30:	d900      	bls.n	800aa34 <EPD_1IN54_V2_Init_Partial+0x38>
 800aa32:	e085      	b.n	800ab40 <EPD_1IN54_V2_Init_Partial+0x144>
    while (GPIOA->IDR & 0b0000001000000000)
 800aa34:	6923      	ldr	r3, [r4, #16]
 800aa36:	4233      	tst	r3, r6
 800aa38:	d1f6      	bne.n	800aa28 <EPD_1IN54_V2_Init_Partial+0x2c>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init_Partial-1: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_PARTIAL_1IN54_0);
 800aa3a:	4847      	ldr	r0, [pc, #284]	@ (800ab58 <EPD_1IN54_V2_Init_Partial+0x15c>)
 800aa3c:	f7ff fdf2 	bl	800a624 <EPD_1IN54_V2_SetLut>
    DC_L();
 800aa40:	2380      	movs	r3, #128	@ 0x80
    CS_L();
 800aa42:	2680      	movs	r6, #128	@ 0x80
    CS_H();
 800aa44:	2580      	movs	r5, #128	@ 0x80
    DC_H();
 800aa46:	2780      	movs	r7, #128	@ 0x80
    DC_L();
 800aa48:	045b      	lsls	r3, r3, #17
 800aa4a:	4698      	mov	r8, r3
    CS_L();
 800aa4c:	0576      	lsls	r6, r6, #21
    CS_H();
 800aa4e:	016d      	lsls	r5, r5, #5
    DC_L();
 800aa50:	61a3      	str	r3, [r4, #24]
    DC_H();
 800aa52:	007f      	lsls	r7, r7, #1
    CS_L();
 800aa54:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800aa56:	2037      	movs	r0, #55	@ 0x37
 800aa58:	f7ff fdb4 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa5c:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa5e:	2000      	movs	r0, #0
    DC_H();
 800aa60:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa62:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa64:	f7ff fdae 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa68:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa6a:	2000      	movs	r0, #0
    DC_H();
 800aa6c:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa6e:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa70:	f7ff fda8 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa74:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa76:	2000      	movs	r0, #0
    DC_H();
 800aa78:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa7a:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa7c:	f7ff fda2 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa80:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa82:	2000      	movs	r0, #0
    DC_H();
 800aa84:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa86:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa88:	f7ff fd9c 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa8c:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa8e:	2000      	movs	r0, #0
    DC_H();
 800aa90:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa92:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa94:	f7ff fd96 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aa98:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aa9a:	2040      	movs	r0, #64	@ 0x40
    DC_H();
 800aa9c:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aa9e:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aaa0:	f7ff fd90 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aaa4:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aaa6:	2000      	movs	r0, #0
    DC_H();
 800aaa8:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aaaa:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aaac:	f7ff fd8a 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aab0:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aab2:	2000      	movs	r0, #0
    DC_H();
 800aab4:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aab6:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aab8:	f7ff fd84 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aabc:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aabe:	2000      	movs	r0, #0
    DC_H();
 800aac0:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aac2:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aac4:	f7ff fd7e 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aac8:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aaca:	2000      	movs	r0, #0
    DC_H();
 800aacc:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aace:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aad0:	f7ff fd78 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800aad4:	4643      	mov	r3, r8
    CS_H();
 800aad6:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800aad8:	203c      	movs	r0, #60	@ 0x3c
    DC_L();
 800aada:	61a3      	str	r3, [r4, #24]
    CS_L();
 800aadc:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800aade:	f7ff fd71 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aae2:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aae4:	2080      	movs	r0, #128	@ 0x80
    DC_H();
 800aae6:	61a7      	str	r7, [r4, #24]
    CS_L();
 800aae8:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aaea:	f7ff fd6b 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800aaee:	4643      	mov	r3, r8
    CS_H();
 800aaf0:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800aaf2:	2022      	movs	r0, #34	@ 0x22
    DC_L();
 800aaf4:	61a3      	str	r3, [r4, #24]
    CS_L();
 800aaf6:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800aaf8:	f7ff fd64 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800aafc:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800aafe:	20c0      	movs	r0, #192	@ 0xc0
    DC_H();
 800ab00:	61a7      	str	r7, [r4, #24]
    CS_L();
 800ab02:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800ab04:	f7ff fd5e 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_L();
 800ab08:	4643      	mov	r3, r8
    CS_H();
 800ab0a:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800ab0c:	2020      	movs	r0, #32
    DC_L();
 800ab0e:	61a3      	str	r3, [r4, #24]
    CS_L();
 800ab10:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800ab12:	f7ff fd57 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ab16:	61a5      	str	r5, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800ab18:	f7fc fc12 	bl	8007340 <HAL_GetTick>
    while (GPIOA->IDR & 0b0000001000000000)
 800ab1c:	26a0      	movs	r6, #160	@ 0xa0
    uint32_t time1 = HAL_GetTick();
 800ab1e:	0004      	movs	r4, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800ab20:	4f0c      	ldr	r7, [pc, #48]	@ (800ab54 <EPD_1IN54_V2_Init_Partial+0x158>)
    while (GPIOA->IDR & 0b0000001000000000)
 800ab22:	05f6      	lsls	r6, r6, #23
 800ab24:	2580      	movs	r5, #128	@ 0x80
 800ab26:	00ad      	lsls	r5, r5, #2
 800ab28:	e004      	b.n	800ab34 <EPD_1IN54_V2_Init_Partial+0x138>
        if ((HAL_GetTick() - time1) > timeout_value)
 800ab2a:	f7fc fc09 	bl	8007340 <HAL_GetTick>
 800ab2e:	1b00      	subs	r0, r0, r4
 800ab30:	42b8      	cmp	r0, r7
 800ab32:	d80a      	bhi.n	800ab4a <EPD_1IN54_V2_Init_Partial+0x14e>
    while (GPIOA->IDR & 0b0000001000000000)
 800ab34:	6933      	ldr	r3, [r6, #16]
 800ab36:	422b      	tst	r3, r5
 800ab38:	d1f7      	bne.n	800ab2a <EPD_1IN54_V2_Init_Partial+0x12e>
    EPD_1IN54_V2_ReadBusy();
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("###  EPD_1IN54_V2_Init_Partial-2: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */
}
 800ab3a:	bc80      	pop	{r7}
 800ab3c:	46b8      	mov	r8, r7
 800ab3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            timeout_reset(__func__, __LINE__);
 800ab40:	218b      	movs	r1, #139	@ 0x8b
 800ab42:	4806      	ldr	r0, [pc, #24]	@ (800ab5c <EPD_1IN54_V2_Init_Partial+0x160>)
 800ab44:	f7fa fbf2 	bl	800532c <timeout_reset>
 800ab48:	e76b      	b.n	800aa22 <EPD_1IN54_V2_Init_Partial+0x26>
 800ab4a:	218b      	movs	r1, #139	@ 0x8b
 800ab4c:	4803      	ldr	r0, [pc, #12]	@ (800ab5c <EPD_1IN54_V2_Init_Partial+0x160>)
 800ab4e:	f7fa fbed 	bl	800532c <timeout_reset>
 800ab52:	e7e7      	b.n	800ab24 <EPD_1IN54_V2_Init_Partial+0x128>
 800ab54:	00000bb8 	.word	0x00000bb8
 800ab58:	20000010 	.word	0x20000010
 800ab5c:	0800ef4c 	.word	0x0800ef4c

0800ab60 <EPD_1IN54_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_Display(UBYTE *Image)
{
 800ab60:	b5f0      	push	{r4, r5, r6, r7, lr}
    DC_L();
 800ab62:	2380      	movs	r3, #128	@ 0x80
 800ab64:	25a0      	movs	r5, #160	@ 0xa0
{
 800ab66:	46d6      	mov	lr, sl
 800ab68:	464f      	mov	r7, r9
 800ab6a:	4646      	mov	r6, r8
    DC_L();
 800ab6c:	05ed      	lsls	r5, r5, #23
 800ab6e:	045b      	lsls	r3, r3, #17
{
 800ab70:	b5c0      	push	{r6, r7, lr}
    DC_L();
 800ab72:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ab74:	2380      	movs	r3, #128	@ 0x80
 800ab76:	055b      	lsls	r3, r3, #21
{
 800ab78:	0004      	movs	r4, r0
    CS_L();
 800ab7a:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ab7c:	2024      	movs	r0, #36	@ 0x24
    CS_L();
 800ab7e:	4698      	mov	r8, r3
    DEV_SPI_WriteByte(Reg);
 800ab80:	f7ff fd20 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ab84:	2380      	movs	r3, #128	@ 0x80
 800ab86:	015b      	lsls	r3, r3, #5
 800ab88:	61ab      	str	r3, [r5, #24]
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
    Height = EPD_1IN54_V2_HEIGHT;

    UDOUBLE Addr = 0;
    EPD_1IN54_V2_SendCommand(0x24);
    for (UWORD j = 0; j < Height; j++)
 800ab8a:	4b27      	ldr	r3, [pc, #156]	@ (800ac28 <EPD_1IN54_V2_Display+0xc8>)
 800ab8c:	0027      	movs	r7, r4
 800ab8e:	469a      	mov	sl, r3
    DC_H();
 800ab90:	2380      	movs	r3, #128	@ 0x80
 800ab92:	005b      	lsls	r3, r3, #1
 800ab94:	4699      	mov	r9, r3
 800ab96:	3719      	adds	r7, #25
 800ab98:	44a2      	add	sl, r4
    {
        for (UWORD i = 0; i < Width; i++)
 800ab9a:	003c      	movs	r4, r7
 800ab9c:	3c19      	subs	r4, #25
    DC_H();
 800ab9e:	464b      	mov	r3, r9
        {
            Addr = i + j * Width;
            EPD_1IN54_V2_SendData(Image[Addr]);
 800aba0:	7820      	ldrb	r0, [r4, #0]
    CS_H();
 800aba2:	2680      	movs	r6, #128	@ 0x80
    DC_H();
 800aba4:	61ab      	str	r3, [r5, #24]
    CS_L();
 800aba6:	4643      	mov	r3, r8
    CS_H();
 800aba8:	0176      	lsls	r6, r6, #5
    CS_L();
 800abaa:	61ab      	str	r3, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800abac:	3401      	adds	r4, #1
    DEV_SPI_WriteByte(Data);
 800abae:	f7ff fd09 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800abb2:	61ae      	str	r6, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800abb4:	42bc      	cmp	r4, r7
 800abb6:	d1f2      	bne.n	800ab9e <EPD_1IN54_V2_Display+0x3e>
    for (UWORD j = 0; j < Height; j++)
 800abb8:	3419      	adds	r4, #25
 800abba:	0027      	movs	r7, r4
 800abbc:	4554      	cmp	r4, sl
 800abbe:	d1ec      	bne.n	800ab9a <EPD_1IN54_V2_Display+0x3a>
    DC_L();
 800abc0:	2480      	movs	r4, #128	@ 0x80
    CS_L();
 800abc2:	4643      	mov	r3, r8
    DC_L();
 800abc4:	0464      	lsls	r4, r4, #17
 800abc6:	61ac      	str	r4, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800abc8:	2022      	movs	r0, #34	@ 0x22
    CS_L();
 800abca:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800abcc:	f7ff fcfa 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_H();
 800abd0:	464b      	mov	r3, r9
    CS_H();
 800abd2:	61ae      	str	r6, [r5, #24]
    DC_H();
 800abd4:	61ab      	str	r3, [r5, #24]
    CS_L();
 800abd6:	4643      	mov	r3, r8
    DEV_SPI_WriteByte(Data);
 800abd8:	20c7      	movs	r0, #199	@ 0xc7
    CS_L();
 800abda:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800abdc:	f7ff fcf2 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_L();
 800abe0:	4643      	mov	r3, r8
    CS_H();
 800abe2:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800abe4:	2020      	movs	r0, #32
    DC_L();
 800abe6:	61ac      	str	r4, [r5, #24]
    CS_L();
 800abe8:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800abea:	f7ff fceb 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800abee:	61ae      	str	r6, [r5, #24]
    uint32_t time1 = HAL_GetTick();
 800abf0:	f7fc fba6 	bl	8007340 <HAL_GetTick>
    while (GPIOA->IDR & 0b0000001000000000)
 800abf4:	25a0      	movs	r5, #160	@ 0xa0
    uint32_t time1 = HAL_GetTick();
 800abf6:	0004      	movs	r4, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800abf8:	4f0c      	ldr	r7, [pc, #48]	@ (800ac2c <EPD_1IN54_V2_Display+0xcc>)
    while (GPIOA->IDR & 0b0000001000000000)
 800abfa:	05ed      	lsls	r5, r5, #23
 800abfc:	2680      	movs	r6, #128	@ 0x80
 800abfe:	00b6      	lsls	r6, r6, #2
 800ac00:	e004      	b.n	800ac0c <EPD_1IN54_V2_Display+0xac>
        if ((HAL_GetTick() - time1) > timeout_value)
 800ac02:	f7fc fb9d 	bl	8007340 <HAL_GetTick>
 800ac06:	1b00      	subs	r0, r0, r4
 800ac08:	42b8      	cmp	r0, r7
 800ac0a:	d807      	bhi.n	800ac1c <EPD_1IN54_V2_Display+0xbc>
    while (GPIOA->IDR & 0b0000001000000000)
 800ac0c:	692b      	ldr	r3, [r5, #16]
 800ac0e:	4233      	tst	r3, r6
 800ac10:	d1f7      	bne.n	800ac02 <EPD_1IN54_V2_Display+0xa2>
        }
    }
    EPD_1IN54_V2_TurnOnDisplay();
}
 800ac12:	bce0      	pop	{r5, r6, r7}
 800ac14:	46ba      	mov	sl, r7
 800ac16:	46b1      	mov	r9, r6
 800ac18:	46a8      	mov	r8, r5
 800ac1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
            timeout_reset(__func__, __LINE__);
 800ac1c:	218b      	movs	r1, #139	@ 0x8b
 800ac1e:	4804      	ldr	r0, [pc, #16]	@ (800ac30 <EPD_1IN54_V2_Display+0xd0>)
 800ac20:	f7fa fb84 	bl	800532c <timeout_reset>
 800ac24:	e7ea      	b.n	800abfc <EPD_1IN54_V2_Display+0x9c>
 800ac26:	46c0      	nop			@ (mov r8, r8)
 800ac28:	000013a1 	.word	0x000013a1
 800ac2c:	00000bb8 	.word	0x00000bb8
 800ac30:	0800ef4c 	.word	0x0800ef4c

0800ac34 <EPD_1IN54_V2_DisplayPartBaseImage>:
function :	 The image of the previous frame must be uploaded, otherwise the
                 first few seconds will display an exception.
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPartBaseImage(UBYTE *Image)
{
 800ac34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac36:	46de      	mov	lr, fp
 800ac38:	4657      	mov	r7, sl
 800ac3a:	4645      	mov	r5, r8
 800ac3c:	464e      	mov	r6, r9
    DC_L();
 800ac3e:	2380      	movs	r3, #128	@ 0x80
{
 800ac40:	b5e0      	push	{r5, r6, r7, lr}
    DC_L();
 800ac42:	25a0      	movs	r5, #160	@ 0xa0
 800ac44:	045b      	lsls	r3, r3, #17
 800ac46:	05ed      	lsls	r5, r5, #23
 800ac48:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ac4a:	2380      	movs	r3, #128	@ 0x80
 800ac4c:	055b      	lsls	r3, r3, #21
{
 800ac4e:	0004      	movs	r4, r0
    CS_L();
 800ac50:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ac52:	2024      	movs	r0, #36	@ 0x24
    CS_L();
 800ac54:	469a      	mov	sl, r3
    DEV_SPI_WriteByte(Reg);
 800ac56:	f7ff fcb5 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ac5a:	2380      	movs	r3, #128	@ 0x80
 800ac5c:	015b      	lsls	r3, r3, #5
 800ac5e:	61ab      	str	r3, [r5, #24]
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
    Height = EPD_1IN54_V2_HEIGHT;

    UDOUBLE Addr = 0;
    EPD_1IN54_V2_SendCommand(0x24);
    for (UWORD j = 0; j < Height; j++)
 800ac60:	4b22      	ldr	r3, [pc, #136]	@ (800acec <EPD_1IN54_V2_DisplayPartBaseImage+0xb8>)
 800ac62:	0027      	movs	r7, r4
 800ac64:	4698      	mov	r8, r3
    DC_H();
 800ac66:	2380      	movs	r3, #128	@ 0x80
 800ac68:	3719      	adds	r7, #25
 800ac6a:	005b      	lsls	r3, r3, #1
    CS_H();
 800ac6c:	46b9      	mov	r9, r7
    DC_H();
 800ac6e:	469b      	mov	fp, r3
 800ac70:	44a0      	add	r8, r4
    {
        for (UWORD i = 0; i < Width; i++)
 800ac72:	464c      	mov	r4, r9
 800ac74:	3c19      	subs	r4, #25
    DC_H();
 800ac76:	465b      	mov	r3, fp
        {
            Addr = i + j * Width;
            EPD_1IN54_V2_SendData(Image[Addr]);
 800ac78:	7820      	ldrb	r0, [r4, #0]
    CS_H();
 800ac7a:	2680      	movs	r6, #128	@ 0x80
    DC_H();
 800ac7c:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ac7e:	4653      	mov	r3, sl
    CS_H();
 800ac80:	0176      	lsls	r6, r6, #5
    CS_L();
 800ac82:	61ab      	str	r3, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800ac84:	3401      	adds	r4, #1
    DEV_SPI_WriteByte(Data);
 800ac86:	f7ff fc9d 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ac8a:	61ae      	str	r6, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800ac8c:	454c      	cmp	r4, r9
 800ac8e:	d1f2      	bne.n	800ac76 <EPD_1IN54_V2_DisplayPartBaseImage+0x42>
    for (UWORD j = 0; j < Height; j++)
 800ac90:	2319      	movs	r3, #25
 800ac92:	4699      	mov	r9, r3
 800ac94:	44a1      	add	r9, r4
 800ac96:	45c1      	cmp	r9, r8
 800ac98:	d1eb      	bne.n	800ac72 <EPD_1IN54_V2_DisplayPartBaseImage+0x3e>
    DC_L();
 800ac9a:	2380      	movs	r3, #128	@ 0x80
 800ac9c:	045b      	lsls	r3, r3, #17
 800ac9e:	61ab      	str	r3, [r5, #24]
    CS_L();
 800aca0:	4653      	mov	r3, sl
    DEV_SPI_WriteByte(Reg);
 800aca2:	2026      	movs	r0, #38	@ 0x26
    CS_L();
 800aca4:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800aca6:	f7ff fc8d 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_H();
 800acaa:	2380      	movs	r3, #128	@ 0x80
    CS_H();
 800acac:	61ae      	str	r6, [r5, #24]
    DC_H();
 800acae:	005b      	lsls	r3, r3, #1
 800acb0:	25a0      	movs	r5, #160	@ 0xa0
    CS_L();
 800acb2:	2680      	movs	r6, #128	@ 0x80
    DC_H();
 800acb4:	4699      	mov	r9, r3
 800acb6:	05ed      	lsls	r5, r5, #23
    CS_L();
 800acb8:	0576      	lsls	r6, r6, #21
        }
    }
    EPD_1IN54_V2_SendCommand(0x26);
    for (UWORD j = 0; j < Height; j++)
    {
        for (UWORD i = 0; i < Width; i++)
 800acba:	003c      	movs	r4, r7
 800acbc:	3c19      	subs	r4, #25
    DC_H();
 800acbe:	464b      	mov	r3, r9
        {
            Addr = i + j * Width;
            EPD_1IN54_V2_SendData(Image[Addr]);
 800acc0:	7820      	ldrb	r0, [r4, #0]
    DC_H();
 800acc2:	61ab      	str	r3, [r5, #24]
    CS_L();
 800acc4:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800acc6:	f7ff fc7d 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800acca:	2380      	movs	r3, #128	@ 0x80
        for (UWORD i = 0; i < Width; i++)
 800accc:	3401      	adds	r4, #1
    CS_H();
 800acce:	015b      	lsls	r3, r3, #5
 800acd0:	61ab      	str	r3, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800acd2:	42a7      	cmp	r7, r4
 800acd4:	d1f3      	bne.n	800acbe <EPD_1IN54_V2_DisplayPartBaseImage+0x8a>
    for (UWORD j = 0; j < Height; j++)
 800acd6:	3719      	adds	r7, #25
 800acd8:	4547      	cmp	r7, r8
 800acda:	d1ee      	bne.n	800acba <EPD_1IN54_V2_DisplayPartBaseImage+0x86>
        }
    }
    EPD_1IN54_V2_TurnOnDisplayPart();
 800acdc:	f7ff fd2c 	bl	800a738 <EPD_1IN54_V2_TurnOnDisplayPart>
}
 800ace0:	bcf0      	pop	{r4, r5, r6, r7}
 800ace2:	46bb      	mov	fp, r7
 800ace4:	46b2      	mov	sl, r6
 800ace6:	46a9      	mov	r9, r5
 800ace8:	46a0      	mov	r8, r4
 800acea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acec:	000013a1 	.word	0x000013a1

0800acf0 <EPD_1IN54_V2_DisplayPart>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPart(UBYTE *Image)
{
 800acf0:	b5f0      	push	{r4, r5, r6, r7, lr}
    DC_L();
 800acf2:	2380      	movs	r3, #128	@ 0x80
 800acf4:	25a0      	movs	r5, #160	@ 0xa0
{
 800acf6:	46d6      	mov	lr, sl
 800acf8:	464f      	mov	r7, r9
 800acfa:	4646      	mov	r6, r8
    DC_L();
 800acfc:	05ed      	lsls	r5, r5, #23
 800acfe:	045b      	lsls	r3, r3, #17
{
 800ad00:	b5c0      	push	{r6, r7, lr}
    DC_L();
 800ad02:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ad04:	2380      	movs	r3, #128	@ 0x80
 800ad06:	055b      	lsls	r3, r3, #21
{
 800ad08:	0004      	movs	r4, r0
    CS_L();
 800ad0a:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ad0c:	2024      	movs	r0, #36	@ 0x24
    CS_L();
 800ad0e:	4698      	mov	r8, r3
    DEV_SPI_WriteByte(Reg);
 800ad10:	f7ff fc58 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ad14:	2380      	movs	r3, #128	@ 0x80
 800ad16:	015b      	lsls	r3, r3, #5
 800ad18:	61ab      	str	r3, [r5, #24]
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
    Height = EPD_1IN54_V2_HEIGHT;

    UDOUBLE Addr = 0;
    EPD_1IN54_V2_SendCommand(0x24);
    for (UWORD j = 0; j < Height; j++)
 800ad1a:	4b2f      	ldr	r3, [pc, #188]	@ (800add8 <EPD_1IN54_V2_DisplayPart+0xe8>)
 800ad1c:	0027      	movs	r7, r4
 800ad1e:	469a      	mov	sl, r3
    DC_H();
 800ad20:	2380      	movs	r3, #128	@ 0x80
 800ad22:	005b      	lsls	r3, r3, #1
 800ad24:	4699      	mov	r9, r3
 800ad26:	3719      	adds	r7, #25
 800ad28:	44a2      	add	sl, r4
    {
        for (UWORD i = 0; i < Width; i++)
 800ad2a:	003c      	movs	r4, r7
 800ad2c:	3c19      	subs	r4, #25
    DC_H();
 800ad2e:	464b      	mov	r3, r9
        {
            Addr = i + j * Width;
            EPD_1IN54_V2_SendData(Image[Addr]);
 800ad30:	7820      	ldrb	r0, [r4, #0]
    CS_H();
 800ad32:	2680      	movs	r6, #128	@ 0x80
    DC_H();
 800ad34:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ad36:	4643      	mov	r3, r8
    CS_H();
 800ad38:	0176      	lsls	r6, r6, #5
    CS_L();
 800ad3a:	61ab      	str	r3, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800ad3c:	3401      	adds	r4, #1
    DEV_SPI_WriteByte(Data);
 800ad3e:	f7ff fc41 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ad42:	61ae      	str	r6, [r5, #24]
        for (UWORD i = 0; i < Width; i++)
 800ad44:	42bc      	cmp	r4, r7
 800ad46:	d1f2      	bne.n	800ad2e <EPD_1IN54_V2_DisplayPart+0x3e>
    for (UWORD j = 0; j < Height; j++)
 800ad48:	3419      	adds	r4, #25
 800ad4a:	0027      	movs	r7, r4
 800ad4c:	4554      	cmp	r4, sl
 800ad4e:	d1ec      	bne.n	800ad2a <EPD_1IN54_V2_DisplayPart+0x3a>
    DC_L();
 800ad50:	2480      	movs	r4, #128	@ 0x80
    CS_L();
 800ad52:	4643      	mov	r3, r8
    DC_L();
 800ad54:	0464      	lsls	r4, r4, #17
 800ad56:	61ac      	str	r4, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ad58:	2022      	movs	r0, #34	@ 0x22
    CS_L();
 800ad5a:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ad5c:	f7ff fc32 	bl	800a5c4 <DEV_SPI_WriteByte>
    DC_H();
 800ad60:	464b      	mov	r3, r9
    CS_H();
 800ad62:	61ae      	str	r6, [r5, #24]
    DC_H();
 800ad64:	61ab      	str	r3, [r5, #24]
    CS_L();
 800ad66:	4643      	mov	r3, r8
    DEV_SPI_WriteByte(Data);
 800ad68:	20cf      	movs	r0, #207	@ 0xcf
    CS_L();
 800ad6a:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Data);
 800ad6c:	f7ff fc2a 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_L();
 800ad70:	4643      	mov	r3, r8
    CS_H();
 800ad72:	61ae      	str	r6, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ad74:	2020      	movs	r0, #32
    DC_L();
 800ad76:	61ac      	str	r4, [r5, #24]
    CS_L();
 800ad78:	61ab      	str	r3, [r5, #24]
    DEV_SPI_WriteByte(Reg);
 800ad7a:	f7ff fc23 	bl	800a5c4 <DEV_SPI_WriteByte>
    PB6_H();
 800ad7e:	2340      	movs	r3, #64	@ 0x40
 800ad80:	4c16      	ldr	r4, [pc, #88]	@ (800addc <EPD_1IN54_V2_DisplayPart+0xec>)
    CS_H();
 800ad82:	61ae      	str	r6, [r5, #24]
    PB6_H();
 800ad84:	61a3      	str	r3, [r4, #24]
    PB7_H();
 800ad86:	3340      	adds	r3, #64	@ 0x40
 800ad88:	61a3      	str	r3, [r4, #24]
    enter_stop2(2330, LL_RTC_WAKEUPCLOCK_DIV_8);
 800ad8a:	2101      	movs	r1, #1
 800ad8c:	4814      	ldr	r0, [pc, #80]	@ (800ade0 <EPD_1IN54_V2_DisplayPart+0xf0>)
 800ad8e:	f7fa fa45 	bl	800521c <enter_stop2>
    PB6_L();
 800ad92:	2380      	movs	r3, #128	@ 0x80
 800ad94:	03db      	lsls	r3, r3, #15
 800ad96:	61a3      	str	r3, [r4, #24]
    uint32_t time1 = HAL_GetTick();
 800ad98:	f7fc fad2 	bl	8007340 <HAL_GetTick>
    while (GPIOA->IDR & 0b0000001000000000)
 800ad9c:	25a0      	movs	r5, #160	@ 0xa0
    uint32_t time1 = HAL_GetTick();
 800ad9e:	0004      	movs	r4, r0
        if ((HAL_GetTick() - time1) > timeout_value)
 800ada0:	4f10      	ldr	r7, [pc, #64]	@ (800ade4 <EPD_1IN54_V2_DisplayPart+0xf4>)
    while (GPIOA->IDR & 0b0000001000000000)
 800ada2:	05ed      	lsls	r5, r5, #23
 800ada4:	2680      	movs	r6, #128	@ 0x80
 800ada6:	00b6      	lsls	r6, r6, #2
 800ada8:	e004      	b.n	800adb4 <EPD_1IN54_V2_DisplayPart+0xc4>
        if ((HAL_GetTick() - time1) > timeout_value)
 800adaa:	f7fc fac9 	bl	8007340 <HAL_GetTick>
 800adae:	1b00      	subs	r0, r0, r4
 800adb0:	42b8      	cmp	r0, r7
 800adb2:	d80b      	bhi.n	800adcc <EPD_1IN54_V2_DisplayPart+0xdc>
    while (GPIOA->IDR & 0b0000001000000000)
 800adb4:	692b      	ldr	r3, [r5, #16]
 800adb6:	4233      	tst	r3, r6
 800adb8:	d1f7      	bne.n	800adaa <EPD_1IN54_V2_DisplayPart+0xba>
    PB7_L();
 800adba:	2280      	movs	r2, #128	@ 0x80
 800adbc:	4b07      	ldr	r3, [pc, #28]	@ (800addc <EPD_1IN54_V2_DisplayPart+0xec>)
 800adbe:	0412      	lsls	r2, r2, #16
 800adc0:	619a      	str	r2, [r3, #24]
        }
    }

    EPD_1IN54_V2_TurnOnDisplayPart();
}
 800adc2:	bce0      	pop	{r5, r6, r7}
 800adc4:	46ba      	mov	sl, r7
 800adc6:	46b1      	mov	r9, r6
 800adc8:	46a8      	mov	r8, r5
 800adca:	bdf0      	pop	{r4, r5, r6, r7, pc}
            timeout_reset(__func__, __LINE__);
 800adcc:	218b      	movs	r1, #139	@ 0x8b
 800adce:	4806      	ldr	r0, [pc, #24]	@ (800ade8 <EPD_1IN54_V2_DisplayPart+0xf8>)
 800add0:	f7fa faac 	bl	800532c <timeout_reset>
 800add4:	e7e6      	b.n	800ada4 <EPD_1IN54_V2_DisplayPart+0xb4>
 800add6:	46c0      	nop			@ (mov r8, r8)
 800add8:	000013a1 	.word	0x000013a1
 800addc:	50000400 	.word	0x50000400
 800ade0:	0000091a 	.word	0x0000091a
 800ade4:	00000bb8 	.word	0x00000bb8
 800ade8:	0800ef4c 	.word	0x0800ef4c

0800adec <EPD_1IN54_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_1IN54_V2_Sleep(void)
{
 800adec:	b570      	push	{r4, r5, r6, lr}
    DC_L();
 800adee:	2380      	movs	r3, #128	@ 0x80
 800adf0:	24a0      	movs	r4, #160	@ 0xa0
    CS_L();
 800adf2:	2680      	movs	r6, #128	@ 0x80
    DC_L();
 800adf4:	05e4      	lsls	r4, r4, #23
    CS_L();
 800adf6:	0576      	lsls	r6, r6, #21
    DC_L();
 800adf8:	045b      	lsls	r3, r3, #17
 800adfa:	61a3      	str	r3, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800adfc:	2010      	movs	r0, #16
    CS_L();
 800adfe:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Reg);
 800ae00:	f7ff fbe0 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ae04:	2580      	movs	r5, #128	@ 0x80
    DC_H();
 800ae06:	2380      	movs	r3, #128	@ 0x80
    CS_H();
 800ae08:	016d      	lsls	r5, r5, #5
    DC_H();
 800ae0a:	005b      	lsls	r3, r3, #1
    CS_H();
 800ae0c:	61a5      	str	r5, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800ae0e:	2001      	movs	r0, #1
    DC_H();
 800ae10:	61a3      	str	r3, [r4, #24]
    CS_L();
 800ae12:	61a6      	str	r6, [r4, #24]
    DEV_SPI_WriteByte(Data);
 800ae14:	f7ff fbd6 	bl	800a5c4 <DEV_SPI_WriteByte>
    CS_H();
 800ae18:	61a5      	str	r5, [r4, #24]
    EPD_1IN54_V2_SendCommand(0x10); // enter deep sleep
    EPD_1IN54_V2_SendData(0x01);
    //    DEV_Delay_ms(100);
}
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}

0800ae1c <Paint_SetPixel.part.0>:
parameter:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
 800ae1c:	b570      	push	{r4, r5, r6, lr}
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }
    UWORD X, Y;

    switch (Paint.Rotate)
 800ae1e:	4d44      	ldr	r5, [pc, #272]	@ (800af30 <Paint_SetPixel.part.0+0x114>)
 800ae20:	89eb      	ldrh	r3, [r5, #14]
 800ae22:	2bb4      	cmp	r3, #180	@ 0xb4
 800ae24:	d042      	beq.n	800aeac <Paint_SetPixel.part.0+0x90>
 800ae26:	d82d      	bhi.n	800ae84 <Paint_SetPixel.part.0+0x68>
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d006      	beq.n	800ae3a <Paint_SetPixel.part.0+0x1e>
 800ae2c:	2b5a      	cmp	r3, #90	@ 0x5a
 800ae2e:	d11b      	bne.n	800ae68 <Paint_SetPixel.part.0+0x4c>
    case 0:
        X = Xpoint;
        Y = Ypoint;
        break;
    case 90:
        X = Paint.WidthMemory - Ypoint - 1;
 800ae30:	892b      	ldrh	r3, [r5, #8]
 800ae32:	3b01      	subs	r3, #1
 800ae34:	1a5b      	subs	r3, r3, r1
        Y = Xpoint;
 800ae36:	0001      	movs	r1, r0
        X = Paint.WidthMemory - Ypoint - 1;
 800ae38:	b298      	uxth	r0, r3
        break;
    default:
        return;
    }

    switch (Paint.Mirror)
 800ae3a:	8a2b      	ldrh	r3, [r5, #16]
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	d02d      	beq.n	800ae9c <Paint_SetPixel.part.0+0x80>
 800ae40:	2b02      	cmp	r3, #2
 800ae42:	d812      	bhi.n	800ae6a <Paint_SetPixel.part.0+0x4e>
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d02d      	beq.n	800aea4 <Paint_SetPixel.part.0+0x88>
    {
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 800ae48:	892b      	ldrh	r3, [r5, #8]
 800ae4a:	1e5c      	subs	r4, r3, #1
 800ae4c:	1a20      	subs	r0, r4, r0
 800ae4e:	b280      	uxth	r0, r0
        break;
    default:
        return;
    }

    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800ae50:	4283      	cmp	r3, r0
 800ae52:	d309      	bcc.n	800ae68 <Paint_SetPixel.part.0+0x4c>
 800ae54:	896b      	ldrh	r3, [r5, #10]
 800ae56:	428b      	cmp	r3, r1
 800ae58:	d306      	bcc.n	800ae68 <Paint_SetPixel.part.0+0x4c>
    {
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }

    if (Paint.Scale == 2)
 800ae5a:	8aeb      	ldrh	r3, [r5, #22]
 800ae5c:	2b02      	cmp	r3, #2
 800ae5e:	d02e      	beq.n	800aebe <Paint_SetPixel.part.0+0xa2>
        if (Color == BLACK)
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
    }
    else if (Paint.Scale == 4)
 800ae60:	2b04      	cmp	r3, #4
 800ae62:	d03d      	beq.n	800aee0 <Paint_SetPixel.part.0+0xc4>
        UBYTE Rdata = Paint.Image[Addr];

        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
    }
    else if (Paint.Scale == 7)
 800ae64:	2b07      	cmp	r3, #7
 800ae66:	d051      	beq.n	800af0c <Paint_SetPixel.part.0+0xf0>
        UBYTE Rdata = Paint.Image[Addr];
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
        // printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
    }
}
 800ae68:	bd70      	pop	{r4, r5, r6, pc}
    switch (Paint.Mirror)
 800ae6a:	2b03      	cmp	r3, #3
 800ae6c:	d1fc      	bne.n	800ae68 <Paint_SetPixel.part.0+0x4c>
        X = Paint.WidthMemory - X - 1;
 800ae6e:	892b      	ldrh	r3, [r5, #8]
 800ae70:	1e5c      	subs	r4, r3, #1
 800ae72:	1a20      	subs	r0, r4, r0
        Y = Paint.HeightMemory - Y - 1;
 800ae74:	896c      	ldrh	r4, [r5, #10]
        X = Paint.WidthMemory - X - 1;
 800ae76:	b280      	uxth	r0, r0
        Y = Paint.HeightMemory - Y - 1;
 800ae78:	3c01      	subs	r4, #1
 800ae7a:	1a61      	subs	r1, r4, r1
 800ae7c:	b289      	uxth	r1, r1
    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800ae7e:	4283      	cmp	r3, r0
 800ae80:	d2e8      	bcs.n	800ae54 <Paint_SetPixel.part.0+0x38>
 800ae82:	e7f1      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
    switch (Paint.Rotate)
 800ae84:	2487      	movs	r4, #135	@ 0x87
 800ae86:	0064      	lsls	r4, r4, #1
 800ae88:	42a3      	cmp	r3, r4
 800ae8a:	d1ed      	bne.n	800ae68 <Paint_SetPixel.part.0+0x4c>
        Y = Paint.HeightMemory - Xpoint - 1;
 800ae8c:	896b      	ldrh	r3, [r5, #10]
 800ae8e:	3b01      	subs	r3, #1
 800ae90:	1a1b      	subs	r3, r3, r0
        X = Ypoint;
 800ae92:	0008      	movs	r0, r1
        Y = Paint.HeightMemory - Xpoint - 1;
 800ae94:	b299      	uxth	r1, r3
    switch (Paint.Mirror)
 800ae96:	8a2b      	ldrh	r3, [r5, #16]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d1d1      	bne.n	800ae40 <Paint_SetPixel.part.0+0x24>
        Y = Paint.HeightMemory - Y - 1;
 800ae9c:	896b      	ldrh	r3, [r5, #10]
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	1a59      	subs	r1, r3, r1
 800aea2:	b289      	uxth	r1, r1
        X = Paint.WidthMemory - Ypoint - 1;
 800aea4:	892b      	ldrh	r3, [r5, #8]
    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800aea6:	4283      	cmp	r3, r0
 800aea8:	d2d4      	bcs.n	800ae54 <Paint_SetPixel.part.0+0x38>
 800aeaa:	e7dd      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
        X = Paint.WidthMemory - Xpoint - 1;
 800aeac:	892b      	ldrh	r3, [r5, #8]
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	1a18      	subs	r0, r3, r0
        Y = Paint.HeightMemory - Ypoint - 1;
 800aeb2:	896b      	ldrh	r3, [r5, #10]
        X = Paint.WidthMemory - Xpoint - 1;
 800aeb4:	b280      	uxth	r0, r0
        Y = Paint.HeightMemory - Ypoint - 1;
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	1a59      	subs	r1, r3, r1
 800aeba:	b289      	uxth	r1, r1
        break;
 800aebc:	e7bd      	b.n	800ae3a <Paint_SetPixel.part.0+0x1e>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800aebe:	8a6b      	ldrh	r3, [r5, #18]
 800aec0:	434b      	muls	r3, r1
 800aec2:	08c1      	lsrs	r1, r0, #3
 800aec4:	b289      	uxth	r1, r1
 800aec6:	185b      	adds	r3, r3, r1
        UBYTE Rdata = Paint.Image[Addr];
 800aec8:	6829      	ldr	r1, [r5, #0]
 800aeca:	18cc      	adds	r4, r1, r3
 800aecc:	5ccb      	ldrb	r3, [r1, r3]
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800aece:	2107      	movs	r1, #7
 800aed0:	4008      	ands	r0, r1
 800aed2:	3179      	adds	r1, #121	@ 0x79
 800aed4:	4101      	asrs	r1, r0
        if (Color == BLACK)
 800aed6:	2a00      	cmp	r2, #0
 800aed8:	d115      	bne.n	800af06 <Paint_SetPixel.part.0+0xea>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800aeda:	438b      	bics	r3, r1
 800aedc:	7023      	strb	r3, [r4, #0]
 800aede:	e7c3      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800aee0:	8a6b      	ldrh	r3, [r5, #18]
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800aee2:	26c0      	movs	r6, #192	@ 0xc0
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800aee4:	4359      	muls	r1, r3
 800aee6:	0883      	lsrs	r3, r0, #2
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	18c9      	adds	r1, r1, r3
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800aeec:	2303      	movs	r3, #3
 800aeee:	4018      	ands	r0, r3
 800aef0:	0040      	lsls	r0, r0, #1
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800aef2:	4013      	ands	r3, r2
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800aef4:	4106      	asrs	r6, r0
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800aef6:	019b      	lsls	r3, r3, #6
 800aef8:	4103      	asrs	r3, r0
        UBYTE Rdata = Paint.Image[Addr];
 800aefa:	682d      	ldr	r5, [r5, #0]
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800aefc:	5c6c      	ldrb	r4, [r5, r1]
 800aefe:	43b4      	bics	r4, r6
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800af00:	4323      	orrs	r3, r4
 800af02:	546b      	strb	r3, [r5, r1]
 800af04:	e7b0      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800af06:	430b      	orrs	r3, r1
 800af08:	7023      	strb	r3, [r4, #0]
 800af0a:	e7ad      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800af0c:	8a6b      	ldrh	r3, [r5, #18]
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800af0e:	24f0      	movs	r4, #240	@ 0xf0
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800af10:	4359      	muls	r1, r3
 800af12:	0843      	lsrs	r3, r0, #1
 800af14:	b29b      	uxth	r3, r3
 800af16:	18c9      	adds	r1, r1, r3
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800af18:	2301      	movs	r3, #1
 800af1a:	4003      	ands	r3, r0
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	411c      	asrs	r4, r3
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800af20:	0112      	lsls	r2, r2, #4
 800af22:	411a      	asrs	r2, r3
        UBYTE Rdata = Paint.Image[Addr];
 800af24:	682d      	ldr	r5, [r5, #0]
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800af26:	5c68      	ldrb	r0, [r5, r1]
 800af28:	43a0      	bics	r0, r4
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800af2a:	4302      	orrs	r2, r0
 800af2c:	546a      	strb	r2, [r5, r1]
 800af2e:	e79b      	b.n	800ae68 <Paint_SetPixel.part.0+0x4c>
 800af30:	2000055c 	.word	0x2000055c

0800af34 <Paint_DrawChar.part.0.isra.0>:
    Acsii_Char       ：To display the English characters
    Font             ：A structure pointer that displays a character size
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
 800af34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af36:	4657      	mov	r7, sl
 800af38:	4645      	mov	r5, r8
 800af3a:	46de      	mov	lr, fp
 800af3c:	464e      	mov	r6, r9
 800af3e:	b5e0      	push	{r5, r6, r7, lr}
 800af40:	b087      	sub	sp, #28
 800af42:	9100      	str	r1, [sp, #0]
 800af44:	000c      	movs	r4, r1
 800af46:	a910      	add	r1, sp, #64	@ 0x40
 800af48:	9004      	str	r0, [sp, #16]
 800af4a:	8808      	ldrh	r0, [r1, #0]
 800af4c:	a911      	add	r1, sp, #68	@ 0x44
 800af4e:	9003      	str	r0, [sp, #12]
 800af50:	8808      	ldrh	r0, [r1, #0]
 800af52:	9001      	str	r0, [sp, #4]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
    {
        DE_BUG("Paint_DrawChar Input exceeds the normal display range\r\n");
        return;
    }
    uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
 800af54:	4844      	ldr	r0, [pc, #272]	@ (800b068 <Paint_DrawChar.part.0.isra.0+0x134>)
 800af56:	4684      	mov	ip, r0
 800af58:	4462      	add	r2, ip
 800af5a:	00d2      	lsls	r2, r2, #3
 800af5c:	189b      	adds	r3, r3, r2
 800af5e:	685a      	ldr	r2, [r3, #4]
 800af60:	8893      	ldrh	r3, [r2, #4]
    uint32_t font_Height = (*Font).chars[Acsii_Char - ' '].image->height;

    //   uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
    const unsigned char *ptr = (*Font).chars[Acsii_Char - ' '].image->data;
 800af62:	6817      	ldr	r7, [r2, #0]
    uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
 800af64:	4698      	mov	r8, r3
    uint32_t font_Height = (*Font).chars[Acsii_Char - ' '].image->height;
 800af66:	88d3      	ldrh	r3, [r2, #6]

    for (Page = 0; Page < font_Height; Page++)
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d075      	beq.n	800b058 <Paint_DrawChar.part.0.isra.0+0x124>
 800af6c:	46a4      	mov	ip, r4
 800af6e:	2207      	movs	r2, #7
 800af70:	4640      	mov	r0, r8
 800af72:	4463      	add	r3, ip
 800af74:	b29b      	uxth	r3, r3
 800af76:	9302      	str	r3, [sp, #8]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800af78:	4b3c      	ldr	r3, [pc, #240]	@ (800b06c <Paint_DrawChar.part.0.isra.0+0x138>)
 800af7a:	4010      	ands	r0, r2
 800af7c:	4699      	mov	r9, r3
 800af7e:	9005      	str	r0, [sp, #20]
 800af80:	e006      	b.n	800af90 <Paint_DrawChar.part.0.isra.0+0x5c>
    for (Page = 0; Page < font_Height; Page++)
 800af82:	9c00      	ldr	r4, [sp, #0]
 800af84:	9a02      	ldr	r2, [sp, #8]
 800af86:	3401      	adds	r4, #1
 800af88:	b2a3      	uxth	r3, r4
 800af8a:	9300      	str	r3, [sp, #0]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d063      	beq.n	800b058 <Paint_DrawChar.part.0.isra.0+0x124>
    {
        for (Column = 0; Column < font_Width; Column++)
 800af90:	4643      	mov	r3, r8
 800af92:	2b00      	cmp	r3, #0
 800af94:	d0f5      	beq.n	800af82 <Paint_DrawChar.part.0.isra.0+0x4e>
 800af96:	9b01      	ldr	r3, [sp, #4]
 800af98:	2500      	movs	r5, #0
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
 800af9a:	9e04      	ldr	r6, [sp, #16]
 800af9c:	2bff      	cmp	r3, #255	@ 0xff
 800af9e:	d02e      	beq.n	800affe <Paint_DrawChar.part.0.isra.0+0xca>
 800afa0:	2307      	movs	r3, #7
 800afa2:	469b      	mov	fp, r3
        {

            // To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background)
            { // this process is to speed up the scan
                if (*ptr & (0x80 >> (Column % 8)))
 800afa4:	3379      	adds	r3, #121	@ 0x79
 800afa6:	469a      	mov	sl, r3
 800afa8:	e014      	b.n	800afd4 <Paint_DrawChar.part.0.isra.0+0xa0>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800afaa:	428e      	cmp	r6, r1
 800afac:	d808      	bhi.n	800afc0 <Paint_DrawChar.part.0.isra.0+0x8c>
 800afae:	464b      	mov	r3, r9
 800afb0:	9900      	ldr	r1, [sp, #0]
 800afb2:	88db      	ldrh	r3, [r3, #6]
 800afb4:	428b      	cmp	r3, r1
 800afb6:	d303      	bcc.n	800afc0 <Paint_DrawChar.part.0.isra.0+0x8c>
 800afb8:	0030      	movs	r0, r6
 800afba:	9a01      	ldr	r2, [sp, #4]
 800afbc:	f7ff ff2e 	bl	800ae1c <Paint_SetPixel.part.0>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
                }
            }
            // One pixel is 8 bits
            if (Column % 8 == 7)
                ptr++;
 800afc0:	3c07      	subs	r4, #7
 800afc2:	4263      	negs	r3, r4
 800afc4:	415c      	adcs	r4, r3
        for (Column = 0; Column < font_Width; Column++)
 800afc6:	3501      	adds	r5, #1
 800afc8:	3601      	adds	r6, #1
 800afca:	b2ad      	uxth	r5, r5
                ptr++;
 800afcc:	193f      	adds	r7, r7, r4
        for (Column = 0; Column < font_Width; Column++)
 800afce:	b2b6      	uxth	r6, r6
 800afd0:	45a8      	cmp	r8, r5
 800afd2:	d036      	beq.n	800b042 <Paint_DrawChar.part.0.isra.0+0x10e>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800afd4:	464b      	mov	r3, r9
 800afd6:	465c      	mov	r4, fp
 800afd8:	8899      	ldrh	r1, [r3, #4]
                if (*ptr & (0x80 >> (Column % 8)))
 800afda:	4653      	mov	r3, sl
 800afdc:	402c      	ands	r4, r5
 800afde:	4123      	asrs	r3, r4
 800afe0:	783a      	ldrb	r2, [r7, #0]
                if (*ptr & (0x80 >> (Column % 8)))
 800afe2:	421a      	tst	r2, r3
 800afe4:	d0e1      	beq.n	800afaa <Paint_DrawChar.part.0.isra.0+0x76>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800afe6:	428e      	cmp	r6, r1
 800afe8:	d8ea      	bhi.n	800afc0 <Paint_DrawChar.part.0.isra.0+0x8c>
 800afea:	464b      	mov	r3, r9
 800afec:	9900      	ldr	r1, [sp, #0]
 800afee:	88db      	ldrh	r3, [r3, #6]
 800aff0:	428b      	cmp	r3, r1
 800aff2:	d3e5      	bcc.n	800afc0 <Paint_DrawChar.part.0.isra.0+0x8c>
 800aff4:	0030      	movs	r0, r6
 800aff6:	9a03      	ldr	r2, [sp, #12]
 800aff8:	f7ff ff10 	bl	800ae1c <Paint_SetPixel.part.0>
 800affc:	e7e0      	b.n	800afc0 <Paint_DrawChar.part.0.isra.0+0x8c>
 800affe:	2307      	movs	r3, #7
 800b000:	469b      	mov	fp, r3
                if (*ptr & (0x80 >> (Column % 8)))
 800b002:	3379      	adds	r3, #121	@ 0x79
 800b004:	469a      	mov	sl, r3
            if (FONT_BACKGROUND == Color_Background)
 800b006:	465c      	mov	r4, fp
                if (*ptr & (0x80 >> (Column % 8)))
 800b008:	4652      	mov	r2, sl
 800b00a:	402c      	ands	r4, r5
 800b00c:	4122      	asrs	r2, r4
 800b00e:	783b      	ldrb	r3, [r7, #0]
 800b010:	421a      	tst	r2, r3
 800b012:	d00c      	beq.n	800b02e <Paint_DrawChar.part.0.isra.0+0xfa>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b014:	464b      	mov	r3, r9
 800b016:	889b      	ldrh	r3, [r3, #4]
 800b018:	42b3      	cmp	r3, r6
 800b01a:	d308      	bcc.n	800b02e <Paint_DrawChar.part.0.isra.0+0xfa>
 800b01c:	464b      	mov	r3, r9
 800b01e:	9900      	ldr	r1, [sp, #0]
 800b020:	88db      	ldrh	r3, [r3, #6]
 800b022:	428b      	cmp	r3, r1
 800b024:	d303      	bcc.n	800b02e <Paint_DrawChar.part.0.isra.0+0xfa>
 800b026:	0030      	movs	r0, r6
 800b028:	9a03      	ldr	r2, [sp, #12]
 800b02a:	f7ff fef7 	bl	800ae1c <Paint_SetPixel.part.0>
                ptr++;
 800b02e:	3c07      	subs	r4, #7
 800b030:	4263      	negs	r3, r4
 800b032:	415c      	adcs	r4, r3
        for (Column = 0; Column < font_Width; Column++)
 800b034:	3501      	adds	r5, #1
 800b036:	3601      	adds	r6, #1
 800b038:	b2ad      	uxth	r5, r5
                ptr++;
 800b03a:	193f      	adds	r7, r7, r4
        for (Column = 0; Column < font_Width; Column++)
 800b03c:	b2b6      	uxth	r6, r6
 800b03e:	45a8      	cmp	r8, r5
 800b040:	d1e1      	bne.n	800b006 <Paint_DrawChar.part.0.isra.0+0xd2>
        } // Write a line
        if (font_Width % 8 != 0)
 800b042:	9b05      	ldr	r3, [sp, #20]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d09c      	beq.n	800af82 <Paint_DrawChar.part.0.isra.0+0x4e>
    for (Page = 0; Page < font_Height; Page++)
 800b048:	9b00      	ldr	r3, [sp, #0]
 800b04a:	9a02      	ldr	r2, [sp, #8]
 800b04c:	3301      	adds	r3, #1
 800b04e:	b29b      	uxth	r3, r3
            ptr++;
 800b050:	3701      	adds	r7, #1
    for (Page = 0; Page < font_Height; Page++)
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	429a      	cmp	r2, r3
 800b056:	d19e      	bne.n	800af96 <Paint_DrawChar.part.0.isra.0+0x62>
    } // Write all
}
 800b058:	b007      	add	sp, #28
 800b05a:	bcf0      	pop	{r4, r5, r6, r7}
 800b05c:	46bb      	mov	fp, r7
 800b05e:	46b2      	mov	sl, r6
 800b060:	46a9      	mov	r9, r5
 800b062:	46a0      	mov	r8, r4
 800b064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b066:	46c0      	nop			@ (mov r8, r8)
 800b068:	1fffffe0 	.word	0x1fffffe0
 800b06c:	2000055c 	.word	0x2000055c

0800b070 <Paint_DrawLine.part.0>:
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
 800b070:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b072:	4657      	mov	r7, sl
 800b074:	464e      	mov	r6, r9
 800b076:	4645      	mov	r5, r8
 800b078:	46de      	mov	lr, fp
 800b07a:	4688      	mov	r8, r1
 800b07c:	b5e0      	push	{r5, r6, r7, lr}
 800b07e:	b095      	sub	sp, #84	@ 0x54
 800b080:	001d      	movs	r5, r3
 800b082:	9310      	str	r3, [sp, #64]	@ 0x40
 800b084:	ab1e      	add	r3, sp, #120	@ 0x78
 800b086:	881c      	ldrh	r4, [r3, #0]
 800b088:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b08a:	9401      	str	r4, [sp, #4]
 800b08c:	781c      	ldrb	r4, [r3, #0]
 800b08e:	ab20      	add	r3, sp, #128	@ 0x80
 800b090:	46a1      	mov	r9, r4
 800b092:	781c      	ldrb	r4, [r3, #0]
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b094:	1a13      	subs	r3, r2, r0
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
 800b096:	0011      	movs	r1, r2
 800b098:	920f      	str	r2, [sp, #60]	@ 0x3c
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b09a:	17da      	asrs	r2, r3, #31
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
 800b09c:	940a      	str	r4, [sp, #40]	@ 0x28
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b09e:	189c      	adds	r4, r3, r2
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b0a0:	4643      	mov	r3, r8
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0a2:	4684      	mov	ip, r0
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b0a4:	1aeb      	subs	r3, r5, r3
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b0a6:	4054      	eors	r4, r2
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b0a8:	17da      	asrs	r2, r3, #31
 800b0aa:	189e      	adds	r6, r3, r2
 800b0ac:	4056      	eors	r6, r2
 800b0ae:	17da      	asrs	r2, r3, #31
 800b0b0:	1ad3      	subs	r3, r2, r3
 800b0b2:	4053      	eors	r3, r2
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0b4:	458c      	cmp	ip, r1
 800b0b6:	4192      	sbcs	r2, r2
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b0b8:	9309      	str	r3, [sp, #36]	@ 0x24
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0ba:	4b7d      	ldr	r3, [pc, #500]	@ (800b2b0 <Paint_DrawLine.part.0+0x240>)
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
 800b0bc:	9003      	str	r0, [sp, #12]
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0be:	401a      	ands	r2, r3
 800b0c0:	0013      	movs	r3, r2
 800b0c2:	4a7c      	ldr	r2, [pc, #496]	@ (800b2b4 <Paint_DrawLine.part.0+0x244>)
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800b0c4:	940b      	str	r4, [sp, #44]	@ 0x2c
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0c6:	4694      	mov	ip, r2
 800b0c8:	4463      	add	r3, ip
    int YAddway = Ystart < Yend ? 1 : -1;
 800b0ca:	2202      	movs	r2, #2
    int XAddway = Xstart < Xend ? 1 : -1;
 800b0cc:	930e      	str	r3, [sp, #56]	@ 0x38
    int YAddway = Ystart < Yend ? 1 : -1;
 800b0ce:	45a8      	cmp	r8, r5
 800b0d0:	419b      	sbcs	r3, r3
 800b0d2:	401a      	ands	r2, r3
 800b0d4:	1e53      	subs	r3, r2, #1
 800b0d6:	9311      	str	r3, [sp, #68]	@ 0x44
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b0d8:	464b      	mov	r3, r9
 800b0da:	005b      	lsls	r3, r3, #1
 800b0dc:	3b01      	subs	r3, #1
 800b0de:	469a      	mov	sl, r3
    char Dotted_Len = 0;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	9302      	str	r3, [sp, #8]
 800b0e4:	4b74      	ldr	r3, [pc, #464]	@ (800b2b8 <Paint_DrawLine.part.0+0x248>)
    int Esp = dx + dy;
 800b0e6:	1ba2      	subs	r2, r4, r6
 800b0e8:	469b      	mov	fp, r3
 800b0ea:	0053      	lsls	r3, r2, #1
 800b0ec:	9307      	str	r3, [sp, #28]
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800b0ee:	4b73      	ldr	r3, [pc, #460]	@ (800b2bc <Paint_DrawLine.part.0+0x24c>)
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b0f0:	465f      	mov	r7, fp
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800b0f2:	9312      	str	r3, [sp, #72]	@ 0x48
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b0f4:	4b72      	ldr	r3, [pc, #456]	@ (800b2c0 <Paint_DrawLine.part.0+0x250>)
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800b0f6:	960d      	str	r6, [sp, #52]	@ 0x34
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b0f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b0fa:	4643      	mov	r3, r8
    int Esp = dx + dy;
 800b0fc:	9208      	str	r2, [sp, #32]
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b0fe:	9306      	str	r3, [sp, #24]
        Dotted_Len++;
 800b100:	9b02      	ldr	r3, [sp, #8]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b102:	88bc      	ldrh	r4, [r7, #4]
        Dotted_Len++;
 800b104:	3301      	adds	r3, #1
 800b106:	b2de      	uxtb	r6, r3
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0)
 800b108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d107      	bne.n	800b11e <Paint_DrawLine.part.0+0xae>
 800b10e:	2103      	movs	r1, #3
 800b110:	0030      	movs	r0, r6
 800b112:	f7f5 f89b 	bl	800024c <__aeabi_uidivmod>
 800b116:	b2cb      	uxtb	r3, r1
 800b118:	9302      	str	r3, [sp, #8]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d074      	beq.n	800b208 <Paint_DrawLine.part.0+0x198>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b11e:	9a03      	ldr	r2, [sp, #12]
 800b120:	42a2      	cmp	r2, r4
 800b122:	d866      	bhi.n	800b1f2 <Paint_DrawLine.part.0+0x182>
 800b124:	88fb      	ldrh	r3, [r7, #6]
 800b126:	9906      	ldr	r1, [sp, #24]
 800b128:	428b      	cmp	r3, r1
 800b12a:	d362      	bcc.n	800b1f2 <Paint_DrawLine.part.0+0x182>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b12c:	4653      	mov	r3, sl
 800b12e:	2b00      	cmp	r3, #0
 800b130:	dd37      	ble.n	800b1a2 <Paint_DrawLine.part.0+0x132>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b132:	464b      	mov	r3, r9
 800b134:	1ac8      	subs	r0, r1, r3
 800b136:	1ad5      	subs	r5, r2, r3
 800b138:	b282      	uxth	r2, r0
 800b13a:	9205      	str	r2, [sp, #20]
 800b13c:	464a      	mov	r2, r9
 800b13e:	1a52      	subs	r2, r2, r1
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b140:	2300      	movs	r3, #0
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b142:	3201      	adds	r2, #1
 800b144:	4693      	mov	fp, r2
 800b146:	4688      	mov	r8, r1
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b148:	9004      	str	r0, [sp, #16]
 800b14a:	b2ad      	uxth	r5, r5
 800b14c:	960c      	str	r6, [sp, #48]	@ 0x30
 800b14e:	9302      	str	r3, [sp, #8]
 800b150:	9a03      	ldr	r2, [sp, #12]
 800b152:	4694      	mov	ip, r2
 800b154:	4463      	add	r3, ip
 800b156:	454b      	cmp	r3, r9
 800b158:	db1a      	blt.n	800b190 <Paint_DrawLine.part.0+0x120>
 800b15a:	9b04      	ldr	r3, [sp, #16]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	db17      	blt.n	800b190 <Paint_DrawLine.part.0+0x120>
 800b160:	9c05      	ldr	r4, [sp, #20]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b162:	88be      	ldrh	r6, [r7, #4]
 800b164:	42b5      	cmp	r5, r6
 800b166:	d807      	bhi.n	800b178 <Paint_DrawLine.part.0+0x108>
 800b168:	88fb      	ldrh	r3, [r7, #6]
 800b16a:	42a3      	cmp	r3, r4
 800b16c:	d304      	bcc.n	800b178 <Paint_DrawLine.part.0+0x108>
 800b16e:	0021      	movs	r1, r4
 800b170:	0028      	movs	r0, r5
 800b172:	9a01      	ldr	r2, [sp, #4]
 800b174:	f7ff fe52 	bl	800ae1c <Paint_SetPixel.part.0>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b178:	465b      	mov	r3, fp
 800b17a:	18e3      	adds	r3, r4, r3
 800b17c:	b21b      	sxth	r3, r3
 800b17e:	459a      	cmp	sl, r3
 800b180:	dd06      	ble.n	800b190 <Paint_DrawLine.part.0+0x120>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b182:	4443      	add	r3, r8
 800b184:	454b      	cmp	r3, r9
 800b186:	db03      	blt.n	800b190 <Paint_DrawLine.part.0+0x120>
 800b188:	3401      	adds	r4, #1
 800b18a:	b2a4      	uxth	r4, r4
 800b18c:	42b5      	cmp	r5, r6
 800b18e:	d9e8      	bls.n	800b162 <Paint_DrawLine.part.0+0xf2>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b190:	9e02      	ldr	r6, [sp, #8]
 800b192:	3501      	adds	r5, #1
 800b194:	3601      	adds	r6, #1
 800b196:	b233      	sxth	r3, r6
 800b198:	9302      	str	r3, [sp, #8]
 800b19a:	b2ad      	uxth	r5, r5
 800b19c:	459a      	cmp	sl, r3
 800b19e:	dcd7      	bgt.n	800b150 <Paint_DrawLine.part.0+0xe0>
 800b1a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
        Dotted_Len++;
 800b1a2:	9602      	str	r6, [sp, #8]
        if (2 * Esp >= dy)
 800b1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1a6:	9a07      	ldr	r2, [sp, #28]
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	dc11      	bgt.n	800b1d0 <Paint_DrawLine.part.0+0x160>
            if (Xpoint == Xend)
 800b1ac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b1ae:	9b03      	ldr	r3, [sp, #12]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d075      	beq.n	800b2a0 <Paint_DrawLine.part.0+0x230>
            Esp += dy;
 800b1b4:	9a08      	ldr	r2, [sp, #32]
 800b1b6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b1b8:	1a52      	subs	r2, r2, r1
            Xpoint += XAddway;
 800b1ba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b1bc:	9208      	str	r2, [sp, #32]
 800b1be:	468c      	mov	ip, r1
 800b1c0:	4463      	add	r3, ip
 800b1c2:	b29b      	uxth	r3, r3
 800b1c4:	9303      	str	r3, [sp, #12]
        if (2 * Esp <= dx)
 800b1c6:	0053      	lsls	r3, r2, #1
 800b1c8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b1ca:	9307      	str	r3, [sp, #28]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	db97      	blt.n	800b100 <Paint_DrawLine.part.0+0x90>
            if (Ypoint == Yend)
 800b1d0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b1d2:	9b06      	ldr	r3, [sp, #24]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d063      	beq.n	800b2a0 <Paint_DrawLine.part.0+0x230>
            Esp += dx;
 800b1d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b1da:	9a08      	ldr	r2, [sp, #32]
 800b1dc:	468c      	mov	ip, r1
            Ypoint += YAddway;
 800b1de:	9911      	ldr	r1, [sp, #68]	@ 0x44
            Esp += dx;
 800b1e0:	4462      	add	r2, ip
            Ypoint += YAddway;
 800b1e2:	468c      	mov	ip, r1
 800b1e4:	4463      	add	r3, ip
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	9306      	str	r3, [sp, #24]
 800b1ea:	0053      	lsls	r3, r2, #1
            Esp += dx;
 800b1ec:	9208      	str	r2, [sp, #32]
            Ypoint += YAddway;
 800b1ee:	9307      	str	r3, [sp, #28]
 800b1f0:	e786      	b.n	800b100 <Paint_DrawLine.part.0+0x90>
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800b1f2:	0022      	movs	r2, r4
 800b1f4:	9903      	ldr	r1, [sp, #12]
 800b1f6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b1f8:	f7fb fdf0 	bl	8006ddc <printf_>
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b1fc:	88fa      	ldrh	r2, [r7, #6]
 800b1fe:	9906      	ldr	r1, [sp, #24]
 800b200:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b202:	f7fb fdeb 	bl	8006ddc <printf_>
        return;
 800b206:	e7cc      	b.n	800b1a2 <Paint_DrawLine.part.0+0x132>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b208:	9a03      	ldr	r2, [sp, #12]
 800b20a:	42a2      	cmp	r2, r4
 800b20c:	d83d      	bhi.n	800b28a <Paint_DrawLine.part.0+0x21a>
 800b20e:	88fb      	ldrh	r3, [r7, #6]
 800b210:	9906      	ldr	r1, [sp, #24]
 800b212:	428b      	cmp	r3, r1
 800b214:	d339      	bcc.n	800b28a <Paint_DrawLine.part.0+0x21a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b216:	4653      	mov	r3, sl
 800b218:	2b00      	cmp	r3, #0
 800b21a:	ddc3      	ble.n	800b1a4 <Paint_DrawLine.part.0+0x134>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b21c:	464b      	mov	r3, r9
 800b21e:	1ac8      	subs	r0, r1, r3
 800b220:	1ad5      	subs	r5, r2, r3
 800b222:	b282      	uxth	r2, r0
 800b224:	920c      	str	r2, [sp, #48]	@ 0x30
 800b226:	464a      	mov	r2, r9
 800b228:	1a52      	subs	r2, r2, r1
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b22a:	2300      	movs	r3, #0
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b22c:	3201      	adds	r2, #1
 800b22e:	4690      	mov	r8, r2
 800b230:	468b      	mov	fp, r1
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b232:	9004      	str	r0, [sp, #16]
 800b234:	b2ad      	uxth	r5, r5
 800b236:	9305      	str	r3, [sp, #20]
 800b238:	9a03      	ldr	r2, [sp, #12]
 800b23a:	4694      	mov	ip, r2
 800b23c:	4463      	add	r3, ip
 800b23e:	454b      	cmp	r3, r9
 800b240:	db1a      	blt.n	800b278 <Paint_DrawLine.part.0+0x208>
 800b242:	9b04      	ldr	r3, [sp, #16]
 800b244:	2b00      	cmp	r3, #0
 800b246:	db17      	blt.n	800b278 <Paint_DrawLine.part.0+0x208>
 800b248:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b24a:	88be      	ldrh	r6, [r7, #4]
 800b24c:	42ae      	cmp	r6, r5
 800b24e:	d307      	bcc.n	800b260 <Paint_DrawLine.part.0+0x1f0>
 800b250:	88fb      	ldrh	r3, [r7, #6]
 800b252:	42a3      	cmp	r3, r4
 800b254:	d304      	bcc.n	800b260 <Paint_DrawLine.part.0+0x1f0>
 800b256:	22ff      	movs	r2, #255	@ 0xff
 800b258:	0021      	movs	r1, r4
 800b25a:	0028      	movs	r0, r5
 800b25c:	f7ff fdde 	bl	800ae1c <Paint_SetPixel.part.0>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b260:	4643      	mov	r3, r8
 800b262:	18e3      	adds	r3, r4, r3
 800b264:	b21b      	sxth	r3, r3
 800b266:	4553      	cmp	r3, sl
 800b268:	da06      	bge.n	800b278 <Paint_DrawLine.part.0+0x208>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b26a:	445b      	add	r3, fp
 800b26c:	454b      	cmp	r3, r9
 800b26e:	db03      	blt.n	800b278 <Paint_DrawLine.part.0+0x208>
 800b270:	3401      	adds	r4, #1
 800b272:	b2a4      	uxth	r4, r4
 800b274:	42ae      	cmp	r6, r5
 800b276:	d2e8      	bcs.n	800b24a <Paint_DrawLine.part.0+0x1da>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b278:	9e05      	ldr	r6, [sp, #20]
 800b27a:	3501      	adds	r5, #1
 800b27c:	3601      	adds	r6, #1
 800b27e:	b233      	sxth	r3, r6
 800b280:	9305      	str	r3, [sp, #20]
 800b282:	b2ad      	uxth	r5, r5
 800b284:	4553      	cmp	r3, sl
 800b286:	dbd7      	blt.n	800b238 <Paint_DrawLine.part.0+0x1c8>
 800b288:	e78c      	b.n	800b1a4 <Paint_DrawLine.part.0+0x134>
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800b28a:	0022      	movs	r2, r4
 800b28c:	9903      	ldr	r1, [sp, #12]
 800b28e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b290:	f7fb fda4 	bl	8006ddc <printf_>
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b294:	88fa      	ldrh	r2, [r7, #6]
 800b296:	9906      	ldr	r1, [sp, #24]
 800b298:	4809      	ldr	r0, [pc, #36]	@ (800b2c0 <Paint_DrawLine.part.0+0x250>)
 800b29a:	f7fb fd9f 	bl	8006ddc <printf_>
        return;
 800b29e:	e781      	b.n	800b1a4 <Paint_DrawLine.part.0+0x134>
}
 800b2a0:	b015      	add	sp, #84	@ 0x54
 800b2a2:	bcf0      	pop	{r4, r5, r6, r7}
 800b2a4:	46bb      	mov	fp, r7
 800b2a6:	46b2      	mov	sl, r6
 800b2a8:	46a9      	mov	r9, r5
 800b2aa:	46a0      	mov	r8, r4
 800b2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ae:	46c0      	nop			@ (mov r8, r8)
 800b2b0:	ffff0002 	.word	0xffff0002
 800b2b4:	0000ffff 	.word	0x0000ffff
 800b2b8:	2000055c 	.word	0x2000055c
 800b2bc:	0800ef64 	.word	0x0800ef64
 800b2c0:	0800ef88 	.word	0x0800ef88

0800b2c4 <Paint_NewImage>:
{
 800b2c4:	b530      	push	{r4, r5, lr}
 800b2c6:	ac03      	add	r4, sp, #12
 800b2c8:	8825      	ldrh	r5, [r4, #0]
    Paint.Image = image;
 800b2ca:	4c0d      	ldr	r4, [pc, #52]	@ (800b300 <Paint_NewImage+0x3c>)
 800b2cc:	6020      	str	r0, [r4, #0]
    Paint.Scale = 2;
 800b2ce:	2002      	movs	r0, #2
    Paint.WidthMemory = Width;
 800b2d0:	8121      	strh	r1, [r4, #8]
    Paint.Scale = 2;
 800b2d2:	82e0      	strh	r0, [r4, #22]
    Paint.HeightMemory = Height;
 800b2d4:	8162      	strh	r2, [r4, #10]
    Paint.Color = Color;
 800b2d6:	81a5      	strh	r5, [r4, #12]
    Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 800b2d8:	08c8      	lsrs	r0, r1, #3
 800b2da:	074d      	lsls	r5, r1, #29
 800b2dc:	d000      	beq.n	800b2e0 <Paint_NewImage+0x1c>
 800b2de:	3001      	adds	r0, #1
 800b2e0:	8260      	strh	r0, [r4, #18]
    Paint.Mirror = MIRROR_NONE;
 800b2e2:	2000      	movs	r0, #0
    Paint.HeightByte = Height;
 800b2e4:	82a2      	strh	r2, [r4, #20]
    Paint.Rotate = Rotate;
 800b2e6:	81e3      	strh	r3, [r4, #14]
    Paint.Mirror = MIRROR_NONE;
 800b2e8:	8220      	strh	r0, [r4, #16]
    if (Rotate == ROTATE_0 || Rotate == ROTATE_180)
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d004      	beq.n	800b2f8 <Paint_NewImage+0x34>
 800b2ee:	2bb4      	cmp	r3, #180	@ 0xb4
 800b2f0:	d002      	beq.n	800b2f8 <Paint_NewImage+0x34>
 800b2f2:	000b      	movs	r3, r1
        Paint.Width = Height;
 800b2f4:	0011      	movs	r1, r2
        Paint.Height = Width;
 800b2f6:	001a      	movs	r2, r3
}
 800b2f8:	80e2      	strh	r2, [r4, #6]
 800b2fa:	80a1      	strh	r1, [r4, #4]
 800b2fc:	bd30      	pop	{r4, r5, pc}
 800b2fe:	46c0      	nop			@ (mov r8, r8)
 800b300:	2000055c 	.word	0x2000055c

0800b304 <Paint_SelectImage>:
    Paint.Image = image;
 800b304:	4b01      	ldr	r3, [pc, #4]	@ (800b30c <Paint_SelectImage+0x8>)
 800b306:	6018      	str	r0, [r3, #0]
}
 800b308:	4770      	bx	lr
 800b30a:	46c0      	nop			@ (mov r8, r8)
 800b30c:	2000055c 	.word	0x2000055c

0800b310 <Paint_Clear>:
{
 800b310:	b530      	push	{r4, r5, lr}
    if (Paint.Scale == 2 || Paint.Scale == 4)
 800b312:	4c1d      	ldr	r4, [pc, #116]	@ (800b388 <Paint_Clear+0x78>)
 800b314:	4a1d      	ldr	r2, [pc, #116]	@ (800b38c <Paint_Clear+0x7c>)
 800b316:	8ae3      	ldrh	r3, [r4, #22]
 800b318:	1e99      	subs	r1, r3, #2
 800b31a:	4211      	tst	r1, r2
 800b31c:	d002      	beq.n	800b324 <Paint_Clear+0x14>
    else if (Paint.Scale == 7)
 800b31e:	2b07      	cmp	r3, #7
 800b320:	d018      	beq.n	800b354 <Paint_Clear+0x44>
}
 800b322:	bd30      	pop	{r4, r5, pc}
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800b324:	8aa3      	ldrh	r3, [r4, #20]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d0fb      	beq.n	800b322 <Paint_Clear+0x12>
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b32a:	2500      	movs	r5, #0
 800b32c:	8a62      	ldrh	r2, [r4, #18]
                Paint.Image[Addr] = Color;
 800b32e:	b2c0      	uxtb	r0, r0
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b330:	2a00      	cmp	r2, #0
 800b332:	d0f6      	beq.n	800b322 <Paint_Clear+0x12>
 800b334:	2300      	movs	r3, #0
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800b336:	436a      	muls	r2, r5
                Paint.Image[Addr] = Color;
 800b338:	6821      	ldr	r1, [r4, #0]
 800b33a:	18c9      	adds	r1, r1, r3
 800b33c:	5488      	strb	r0, [r1, r2]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b33e:	3301      	adds	r3, #1
 800b340:	8a62      	ldrh	r2, [r4, #18]
 800b342:	b29b      	uxth	r3, r3
 800b344:	429a      	cmp	r2, r3
 800b346:	d8f6      	bhi.n	800b336 <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800b348:	3501      	adds	r5, #1
 800b34a:	8aa3      	ldrh	r3, [r4, #20]
 800b34c:	b2ad      	uxth	r5, r5
 800b34e:	42ab      	cmp	r3, r5
 800b350:	d8ee      	bhi.n	800b330 <Paint_Clear+0x20>
 800b352:	e7e6      	b.n	800b322 <Paint_Clear+0x12>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800b354:	8aa3      	ldrh	r3, [r4, #20]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d0e3      	beq.n	800b322 <Paint_Clear+0x12>
                Paint.Image[Addr] = (Color << 4) | Color;
 800b35a:	0105      	lsls	r5, r0, #4
 800b35c:	4305      	orrs	r5, r0
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800b35e:	2000      	movs	r0, #0
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b360:	8a62      	ldrh	r2, [r4, #18]
                Paint.Image[Addr] = (Color << 4) | Color;
 800b362:	b2ed      	uxtb	r5, r5
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b364:	2a00      	cmp	r2, #0
 800b366:	d0dc      	beq.n	800b322 <Paint_Clear+0x12>
 800b368:	2300      	movs	r3, #0
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800b36a:	4342      	muls	r2, r0
                Paint.Image[Addr] = (Color << 4) | Color;
 800b36c:	6821      	ldr	r1, [r4, #0]
 800b36e:	18c9      	adds	r1, r1, r3
 800b370:	548d      	strb	r5, [r1, r2]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800b372:	3301      	adds	r3, #1
 800b374:	8a62      	ldrh	r2, [r4, #18]
 800b376:	b29b      	uxth	r3, r3
 800b378:	429a      	cmp	r2, r3
 800b37a:	d8f6      	bhi.n	800b36a <Paint_Clear+0x5a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800b37c:	3001      	adds	r0, #1
 800b37e:	8aa3      	ldrh	r3, [r4, #20]
 800b380:	b280      	uxth	r0, r0
 800b382:	4283      	cmp	r3, r0
 800b384:	d8ee      	bhi.n	800b364 <Paint_Clear+0x54>
 800b386:	e7cc      	b.n	800b322 <Paint_Clear+0x12>
 800b388:	2000055c 	.word	0x2000055c
 800b38c:	0000fffd 	.word	0x0000fffd

0800b390 <Paint_ClearWindows>:
{
 800b390:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b392:	4657      	mov	r7, sl
 800b394:	464e      	mov	r6, r9
 800b396:	4645      	mov	r5, r8
 800b398:	46de      	mov	lr, fp
 800b39a:	b5e0      	push	{r5, r6, r7, lr}
 800b39c:	b085      	sub	sp, #20
 800b39e:	001e      	movs	r6, r3
 800b3a0:	ab0e      	add	r3, sp, #56	@ 0x38
 800b3a2:	881b      	ldrh	r3, [r3, #0]
 800b3a4:	0007      	movs	r7, r0
 800b3a6:	0014      	movs	r4, r2
 800b3a8:	0008      	movs	r0, r1
 800b3aa:	4698      	mov	r8, r3
    for (Y = Ystart; Y < Yend; Y++)
 800b3ac:	42b1      	cmp	r1, r6
 800b3ae:	d300      	bcc.n	800b3b2 <Paint_ClearWindows+0x22>
 800b3b0:	e097      	b.n	800b4e2 <Paint_ClearWindows+0x152>
 800b3b2:	4297      	cmp	r7, r2
 800b3b4:	d300      	bcc.n	800b3b8 <Paint_ClearWindows+0x28>
 800b3b6:	e094      	b.n	800b4e2 <Paint_ClearWindows+0x152>
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	4641      	mov	r1, r8
 800b3bc:	400b      	ands	r3, r1
 800b3be:	019b      	lsls	r3, r3, #6
 800b3c0:	9302      	str	r3, [sp, #8]
 800b3c2:	0033      	movs	r3, r6
    switch (Paint.Rotate)
 800b3c4:	2587      	movs	r5, #135	@ 0x87
 800b3c6:	0026      	movs	r6, r4
 800b3c8:	0004      	movs	r4, r0
 800b3ca:	0018      	movs	r0, r3
 800b3cc:	4a69      	ldr	r2, [pc, #420]	@ (800b574 <Paint_ClearWindows+0x1e4>)
 800b3ce:	006d      	lsls	r5, r5, #1
 800b3d0:	9701      	str	r7, [sp, #4]
        for (X = Xstart; X < Xend; X++)
 800b3d2:	4684      	mov	ip, r0
 800b3d4:	9b01      	ldr	r3, [sp, #4]
 800b3d6:	0010      	movs	r0, r2
 800b3d8:	e044      	b.n	800b464 <Paint_ClearWindows+0xd4>
    switch (Paint.Rotate)
 800b3da:	295a      	cmp	r1, #90	@ 0x5a
 800b3dc:	d13e      	bne.n	800b45c <Paint_ClearWindows+0xcc>
        break;
 800b3de:	001a      	movs	r2, r3
        X = Paint.WidthMemory - Ypoint - 1;
 800b3e0:	8901      	ldrh	r1, [r0, #8]
 800b3e2:	3901      	subs	r1, #1
 800b3e4:	1b09      	subs	r1, r1, r4
 800b3e6:	b289      	uxth	r1, r1
    switch (Paint.Mirror)
 800b3e8:	8a07      	ldrh	r7, [r0, #16]
 800b3ea:	2f02      	cmp	r7, #2
 800b3ec:	d04b      	beq.n	800b486 <Paint_ClearWindows+0xf6>
 800b3ee:	2f02      	cmp	r7, #2
 800b3f0:	d85d      	bhi.n	800b4ae <Paint_ClearWindows+0x11e>
 800b3f2:	2f00      	cmp	r7, #0
 800b3f4:	d050      	beq.n	800b498 <Paint_ClearWindows+0x108>
        X = Paint.WidthMemory - X - 1;
 800b3f6:	8907      	ldrh	r7, [r0, #8]
 800b3f8:	46b9      	mov	r9, r7
 800b3fa:	2701      	movs	r7, #1
 800b3fc:	427f      	negs	r7, r7
 800b3fe:	444f      	add	r7, r9
 800b400:	1a79      	subs	r1, r7, r1
 800b402:	b289      	uxth	r1, r1
    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800b404:	4549      	cmp	r1, r9
 800b406:	d829      	bhi.n	800b45c <Paint_ClearWindows+0xcc>
 800b408:	8947      	ldrh	r7, [r0, #10]
 800b40a:	4297      	cmp	r7, r2
 800b40c:	d326      	bcc.n	800b45c <Paint_ClearWindows+0xcc>
    if (Paint.Scale == 2)
 800b40e:	8ac7      	ldrh	r7, [r0, #22]
 800b410:	2f02      	cmp	r7, #2
 800b412:	d100      	bne.n	800b416 <Paint_ClearWindows+0x86>
 800b414:	e075      	b.n	800b502 <Paint_ClearWindows+0x172>
    else if (Paint.Scale == 4)
 800b416:	2f04      	cmp	r7, #4
 800b418:	d100      	bne.n	800b41c <Paint_ClearWindows+0x8c>
 800b41a:	e088      	b.n	800b52e <Paint_ClearWindows+0x19e>
    else if (Paint.Scale == 7)
 800b41c:	2f07      	cmp	r7, #7
 800b41e:	d11d      	bne.n	800b45c <Paint_ClearWindows+0xcc>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800b420:	8a47      	ldrh	r7, [r0, #18]
 800b422:	437a      	muls	r2, r7
 800b424:	084f      	lsrs	r7, r1, #1
 800b426:	b2bf      	uxth	r7, r7
 800b428:	46b9      	mov	r9, r7
        UBYTE Rdata = Paint.Image[Addr];
 800b42a:	6807      	ldr	r7, [r0, #0]
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800b42c:	444a      	add	r2, r9
        UBYTE Rdata = Paint.Image[Addr];
 800b42e:	46b9      	mov	r9, r7
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800b430:	2701      	movs	r7, #1
 800b432:	4039      	ands	r1, r7
 800b434:	0089      	lsls	r1, r1, #2
 800b436:	37ef      	adds	r7, #239	@ 0xef
 800b438:	410f      	asrs	r7, r1
 800b43a:	46bb      	mov	fp, r7
 800b43c:	464f      	mov	r7, r9
 800b43e:	9203      	str	r2, [sp, #12]
 800b440:	5cbf      	ldrb	r7, [r7, r2]
 800b442:	465a      	mov	r2, fp
 800b444:	4397      	bics	r7, r2
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800b446:	4642      	mov	r2, r8
 800b448:	0112      	lsls	r2, r2, #4
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800b44a:	46ba      	mov	sl, r7
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800b44c:	0017      	movs	r7, r2
 800b44e:	410f      	asrs	r7, r1
 800b450:	4652      	mov	r2, sl
 800b452:	0039      	movs	r1, r7
 800b454:	4311      	orrs	r1, r2
 800b456:	464a      	mov	r2, r9
 800b458:	9f03      	ldr	r7, [sp, #12]
 800b45a:	55d1      	strb	r1, [r2, r7]
        for (X = Xstart; X < Xend; X++)
 800b45c:	3301      	adds	r3, #1
 800b45e:	b29b      	uxth	r3, r3
 800b460:	429e      	cmp	r6, r3
 800b462:	d037      	beq.n	800b4d4 <Paint_ClearWindows+0x144>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b464:	8882      	ldrh	r2, [r0, #4]
 800b466:	429a      	cmp	r2, r3
 800b468:	d3f8      	bcc.n	800b45c <Paint_ClearWindows+0xcc>
 800b46a:	88c2      	ldrh	r2, [r0, #6]
 800b46c:	42a2      	cmp	r2, r4
 800b46e:	d3f5      	bcc.n	800b45c <Paint_ClearWindows+0xcc>
    switch (Paint.Rotate)
 800b470:	89c1      	ldrh	r1, [r0, #14]
 800b472:	29b4      	cmp	r1, #180	@ 0xb4
 800b474:	d03c      	beq.n	800b4f0 <Paint_ClearWindows+0x160>
 800b476:	d812      	bhi.n	800b49e <Paint_ClearWindows+0x10e>
 800b478:	2900      	cmp	r1, #0
 800b47a:	d1ae      	bne.n	800b3da <Paint_ClearWindows+0x4a>
    switch (Paint.Mirror)
 800b47c:	8a07      	ldrh	r7, [r0, #16]
    switch (Paint.Rotate)
 800b47e:	0022      	movs	r2, r4
 800b480:	0019      	movs	r1, r3
    switch (Paint.Mirror)
 800b482:	2f02      	cmp	r7, #2
 800b484:	d1b3      	bne.n	800b3ee <Paint_ClearWindows+0x5e>
        Y = Paint.HeightMemory - Y - 1;
 800b486:	8947      	ldrh	r7, [r0, #10]
 800b488:	46b9      	mov	r9, r7
 800b48a:	2701      	movs	r7, #1
 800b48c:	427f      	negs	r7, r7
 800b48e:	46ba      	mov	sl, r7
 800b490:	44d1      	add	r9, sl
 800b492:	464f      	mov	r7, r9
 800b494:	1aba      	subs	r2, r7, r2
 800b496:	b292      	uxth	r2, r2
        X = Paint.WidthMemory - Ypoint - 1;
 800b498:	8907      	ldrh	r7, [r0, #8]
 800b49a:	46b9      	mov	r9, r7
        break;
 800b49c:	e7b2      	b.n	800b404 <Paint_ClearWindows+0x74>
    switch (Paint.Rotate)
 800b49e:	42a9      	cmp	r1, r5
 800b4a0:	d1dc      	bne.n	800b45c <Paint_ClearWindows+0xcc>
        Y = Paint.HeightMemory - Xpoint - 1;
 800b4a2:	8942      	ldrh	r2, [r0, #10]
        break;
 800b4a4:	0021      	movs	r1, r4
        Y = Paint.HeightMemory - Xpoint - 1;
 800b4a6:	3a01      	subs	r2, #1
 800b4a8:	1ad2      	subs	r2, r2, r3
 800b4aa:	b292      	uxth	r2, r2
        break;
 800b4ac:	e79c      	b.n	800b3e8 <Paint_ClearWindows+0x58>
    switch (Paint.Mirror)
 800b4ae:	2f03      	cmp	r7, #3
 800b4b0:	d1d4      	bne.n	800b45c <Paint_ClearWindows+0xcc>
        X = Paint.WidthMemory - X - 1;
 800b4b2:	8907      	ldrh	r7, [r0, #8]
 800b4b4:	46b9      	mov	r9, r7
 800b4b6:	2701      	movs	r7, #1
 800b4b8:	427f      	negs	r7, r7
 800b4ba:	444f      	add	r7, r9
 800b4bc:	1a79      	subs	r1, r7, r1
        Y = Paint.HeightMemory - Y - 1;
 800b4be:	8947      	ldrh	r7, [r0, #10]
        X = Paint.WidthMemory - X - 1;
 800b4c0:	b289      	uxth	r1, r1
        Y = Paint.HeightMemory - Y - 1;
 800b4c2:	46ba      	mov	sl, r7
 800b4c4:	2701      	movs	r7, #1
 800b4c6:	427f      	negs	r7, r7
 800b4c8:	46bb      	mov	fp, r7
 800b4ca:	44da      	add	sl, fp
 800b4cc:	4657      	mov	r7, sl
 800b4ce:	1aba      	subs	r2, r7, r2
 800b4d0:	b292      	uxth	r2, r2
        break;
 800b4d2:	e797      	b.n	800b404 <Paint_ClearWindows+0x74>
    for (Y = Ystart; Y < Yend; Y++)
 800b4d4:	0002      	movs	r2, r0
 800b4d6:	4660      	mov	r0, ip
 800b4d8:	3401      	adds	r4, #1
 800b4da:	b2a4      	uxth	r4, r4
 800b4dc:	42a0      	cmp	r0, r4
 800b4de:	d000      	beq.n	800b4e2 <Paint_ClearWindows+0x152>
 800b4e0:	e777      	b.n	800b3d2 <Paint_ClearWindows+0x42>
}
 800b4e2:	b005      	add	sp, #20
 800b4e4:	bcf0      	pop	{r4, r5, r6, r7}
 800b4e6:	46bb      	mov	fp, r7
 800b4e8:	46b2      	mov	sl, r6
 800b4ea:	46a9      	mov	r9, r5
 800b4ec:	46a0      	mov	r8, r4
 800b4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
        X = Paint.WidthMemory - Xpoint - 1;
 800b4f0:	8901      	ldrh	r1, [r0, #8]
        Y = Paint.HeightMemory - Ypoint - 1;
 800b4f2:	8942      	ldrh	r2, [r0, #10]
        X = Paint.WidthMemory - Xpoint - 1;
 800b4f4:	3901      	subs	r1, #1
        Y = Paint.HeightMemory - Ypoint - 1;
 800b4f6:	3a01      	subs	r2, #1
        X = Paint.WidthMemory - Xpoint - 1;
 800b4f8:	1ac9      	subs	r1, r1, r3
        Y = Paint.HeightMemory - Ypoint - 1;
 800b4fa:	1b12      	subs	r2, r2, r4
        X = Paint.WidthMemory - Xpoint - 1;
 800b4fc:	b289      	uxth	r1, r1
        Y = Paint.HeightMemory - Ypoint - 1;
 800b4fe:	b292      	uxth	r2, r2
        break;
 800b500:	e772      	b.n	800b3e8 <Paint_ClearWindows+0x58>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800b502:	8a47      	ldrh	r7, [r0, #18]
 800b504:	437a      	muls	r2, r7
 800b506:	08cf      	lsrs	r7, r1, #3
 800b508:	b2bf      	uxth	r7, r7
 800b50a:	46b9      	mov	r9, r7
        UBYTE Rdata = Paint.Image[Addr];
 800b50c:	6807      	ldr	r7, [r0, #0]
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800b50e:	444a      	add	r2, r9
        UBYTE Rdata = Paint.Image[Addr];
 800b510:	46ba      	mov	sl, r7
 800b512:	4691      	mov	r9, r2
 800b514:	5cba      	ldrb	r2, [r7, r2]
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800b516:	2707      	movs	r7, #7
 800b518:	400f      	ands	r7, r1
 800b51a:	2180      	movs	r1, #128	@ 0x80
 800b51c:	4139      	asrs	r1, r7
        if (Color == BLACK)
 800b51e:	4647      	mov	r7, r8
        UBYTE Rdata = Paint.Image[Addr];
 800b520:	44d1      	add	r9, sl
        if (Color == BLACK)
 800b522:	2f00      	cmp	r7, #0
 800b524:	d122      	bne.n	800b56c <Paint_ClearWindows+0x1dc>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800b526:	438a      	bics	r2, r1
 800b528:	4649      	mov	r1, r9
 800b52a:	700a      	strb	r2, [r1, #0]
 800b52c:	e796      	b.n	800b45c <Paint_ClearWindows+0xcc>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800b52e:	8a47      	ldrh	r7, [r0, #18]
 800b530:	4357      	muls	r7, r2
 800b532:	46b9      	mov	r9, r7
 800b534:	088a      	lsrs	r2, r1, #2
        UBYTE Rdata = Paint.Image[Addr];
 800b536:	6807      	ldr	r7, [r0, #0]
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800b538:	b292      	uxth	r2, r2
 800b53a:	444a      	add	r2, r9
        UBYTE Rdata = Paint.Image[Addr];
 800b53c:	46b9      	mov	r9, r7
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800b53e:	2703      	movs	r7, #3
 800b540:	4039      	ands	r1, r7
 800b542:	0049      	lsls	r1, r1, #1
 800b544:	468a      	mov	sl, r1
 800b546:	21c0      	movs	r1, #192	@ 0xc0
 800b548:	4657      	mov	r7, sl
 800b54a:	4139      	asrs	r1, r7
 800b54c:	468b      	mov	fp, r1
 800b54e:	4649      	mov	r1, r9
 800b550:	465f      	mov	r7, fp
 800b552:	5c89      	ldrb	r1, [r1, r2]
 800b554:	43b9      	bics	r1, r7
 800b556:	468b      	mov	fp, r1
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800b558:	4651      	mov	r1, sl
 800b55a:	9f02      	ldr	r7, [sp, #8]
 800b55c:	410f      	asrs	r7, r1
 800b55e:	0039      	movs	r1, r7
 800b560:	465f      	mov	r7, fp
 800b562:	430f      	orrs	r7, r1
 800b564:	0039      	movs	r1, r7
 800b566:	464f      	mov	r7, r9
 800b568:	54b9      	strb	r1, [r7, r2]
 800b56a:	e777      	b.n	800b45c <Paint_ClearWindows+0xcc>
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800b56c:	430a      	orrs	r2, r1
 800b56e:	4649      	mov	r1, r9
 800b570:	700a      	strb	r2, [r1, #0]
 800b572:	e773      	b.n	800b45c <Paint_ClearWindows+0xcc>
 800b574:	2000055c 	.word	0x2000055c

0800b578 <Paint_DrawPoint>:
{
 800b578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b57a:	464e      	mov	r6, r9
 800b57c:	4645      	mov	r5, r8
 800b57e:	46de      	mov	lr, fp
 800b580:	4657      	mov	r7, sl
 800b582:	b5e0      	push	{r5, r6, r7, lr}
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b584:	4c98      	ldr	r4, [pc, #608]	@ (800b7e8 <Paint_DrawPoint+0x270>)
{
 800b586:	b087      	sub	sp, #28
 800b588:	4688      	mov	r8, r1
 800b58a:	9201      	str	r2, [sp, #4]
 800b58c:	a910      	add	r1, sp, #64	@ 0x40
 800b58e:	780e      	ldrb	r6, [r1, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b590:	88a1      	ldrh	r1, [r4, #4]
 800b592:	4281      	cmp	r1, r0
 800b594:	d200      	bcs.n	800b598 <Paint_DrawPoint+0x20>
 800b596:	e0d6      	b.n	800b746 <Paint_DrawPoint+0x1ce>
 800b598:	88e5      	ldrh	r5, [r4, #6]
 800b59a:	4545      	cmp	r5, r8
 800b59c:	d200      	bcs.n	800b5a0 <Paint_DrawPoint+0x28>
 800b59e:	e0d2      	b.n	800b746 <Paint_DrawPoint+0x1ce>
    if (Dot_Style == DOT_FILL_AROUND)
 800b5a0:	2e01      	cmp	r6, #1
 800b5a2:	d100      	bne.n	800b5a6 <Paint_DrawPoint+0x2e>
 800b5a4:	e0de      	b.n	800b764 <Paint_DrawPoint+0x1ec>
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d06c      	beq.n	800b684 <Paint_DrawPoint+0x10c>
 800b5aa:	4641      	mov	r1, r8
 800b5ac:	3901      	subs	r1, #1
 800b5ae:	b28a      	uxth	r2, r1
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800b5b0:	2103      	movs	r1, #3
 800b5b2:	4690      	mov	r8, r2
 800b5b4:	9a01      	ldr	r2, [sp, #4]
 800b5b6:	1e45      	subs	r5, r0, #1
 800b5b8:	4011      	ands	r1, r2
 800b5ba:	0189      	lsls	r1, r1, #6
 800b5bc:	9102      	str	r1, [sp, #8]
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800b5be:	2102      	movs	r1, #2
 800b5c0:	1a09      	subs	r1, r1, r0
 800b5c2:	4694      	mov	ip, r2
 800b5c4:	000f      	movs	r7, r1
 800b5c6:	4640      	mov	r0, r8
 800b5c8:	b2ad      	uxth	r5, r5
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b5ca:	2601      	movs	r6, #1
 800b5cc:	9601      	str	r6, [sp, #4]
 800b5ce:	46b8      	mov	r8, r7
 800b5d0:	001f      	movs	r7, r3
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b5d2:	88a3      	ldrh	r3, [r4, #4]
 800b5d4:	0002      	movs	r2, r0
 800b5d6:	4681      	mov	r9, r0
 800b5d8:	42ab      	cmp	r3, r5
 800b5da:	d34a      	bcc.n	800b672 <Paint_DrawPoint+0xfa>
 800b5dc:	88e1      	ldrh	r1, [r4, #6]
 800b5de:	4291      	cmp	r1, r2
 800b5e0:	d33d      	bcc.n	800b65e <Paint_DrawPoint+0xe6>
    switch (Paint.Rotate)
 800b5e2:	89e1      	ldrh	r1, [r4, #14]
 800b5e4:	29b4      	cmp	r1, #180	@ 0xb4
 800b5e6:	d100      	bne.n	800b5ea <Paint_DrawPoint+0x72>
 800b5e8:	e078      	b.n	800b6dc <Paint_DrawPoint+0x164>
 800b5ea:	d852      	bhi.n	800b692 <Paint_DrawPoint+0x11a>
 800b5ec:	2900      	cmp	r1, #0
 800b5ee:	d100      	bne.n	800b5f2 <Paint_DrawPoint+0x7a>
 800b5f0:	e071      	b.n	800b6d6 <Paint_DrawPoint+0x15e>
 800b5f2:	295a      	cmp	r1, #90	@ 0x5a
 800b5f4:	d133      	bne.n	800b65e <Paint_DrawPoint+0xe6>
        break;
 800b5f6:	002e      	movs	r6, r5
        X = Paint.WidthMemory - Ypoint - 1;
 800b5f8:	8921      	ldrh	r1, [r4, #8]
 800b5fa:	3901      	subs	r1, #1
 800b5fc:	1a89      	subs	r1, r1, r2
 800b5fe:	b289      	uxth	r1, r1
    switch (Paint.Mirror)
 800b600:	8a23      	ldrh	r3, [r4, #16]
 800b602:	2b02      	cmp	r3, #2
 800b604:	d051      	beq.n	800b6aa <Paint_DrawPoint+0x132>
 800b606:	2b02      	cmp	r3, #2
 800b608:	d855      	bhi.n	800b6b6 <Paint_DrawPoint+0x13e>
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d051      	beq.n	800b6b2 <Paint_DrawPoint+0x13a>
        X = Paint.WidthMemory - X - 1;
 800b60e:	8923      	ldrh	r3, [r4, #8]
 800b610:	1e58      	subs	r0, r3, #1
 800b612:	1a41      	subs	r1, r0, r1
 800b614:	b289      	uxth	r1, r1
    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800b616:	4299      	cmp	r1, r3
 800b618:	d821      	bhi.n	800b65e <Paint_DrawPoint+0xe6>
 800b61a:	8963      	ldrh	r3, [r4, #10]
 800b61c:	42b3      	cmp	r3, r6
 800b61e:	d31e      	bcc.n	800b65e <Paint_DrawPoint+0xe6>
    if (Paint.Scale == 2)
 800b620:	8ae3      	ldrh	r3, [r4, #22]
 800b622:	2b02      	cmp	r3, #2
 800b624:	d063      	beq.n	800b6ee <Paint_DrawPoint+0x176>
    else if (Paint.Scale == 4)
 800b626:	2b04      	cmp	r3, #4
 800b628:	d100      	bne.n	800b62c <Paint_DrawPoint+0xb4>
 800b62a:	e072      	b.n	800b712 <Paint_DrawPoint+0x19a>
    else if (Paint.Scale == 7)
 800b62c:	2b07      	cmp	r3, #7
 800b62e:	d116      	bne.n	800b65e <Paint_DrawPoint+0xe6>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800b630:	8a63      	ldrh	r3, [r4, #18]
 800b632:	435e      	muls	r6, r3
 800b634:	084b      	lsrs	r3, r1, #1
 800b636:	b29b      	uxth	r3, r3
 800b638:	18f6      	adds	r6, r6, r3
        UBYTE Rdata = Paint.Image[Addr];
 800b63a:	6823      	ldr	r3, [r4, #0]
 800b63c:	469a      	mov	sl, r3
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800b63e:	2301      	movs	r3, #1
 800b640:	400b      	ands	r3, r1
 800b642:	21f0      	movs	r1, #240	@ 0xf0
 800b644:	4650      	mov	r0, sl
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	4119      	asrs	r1, r3
 800b64a:	5d80      	ldrb	r0, [r0, r6]
 800b64c:	4388      	bics	r0, r1
 800b64e:	0001      	movs	r1, r0
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800b650:	4660      	mov	r0, ip
 800b652:	0100      	lsls	r0, r0, #4
 800b654:	4118      	asrs	r0, r3
 800b656:	0003      	movs	r3, r0
 800b658:	430b      	orrs	r3, r1
 800b65a:	4651      	mov	r1, sl
 800b65c:	558b      	strb	r3, [r1, r6]
            for (YDir_Num = 0; YDir_Num < Dot_Pixel; YDir_Num++)
 800b65e:	9b01      	ldr	r3, [sp, #4]
 800b660:	42bb      	cmp	r3, r7
 800b662:	da06      	bge.n	800b672 <Paint_DrawPoint+0xfa>
 800b664:	3301      	adds	r3, #1
 800b666:	9301      	str	r3, [sp, #4]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b668:	88a3      	ldrh	r3, [r4, #4]
 800b66a:	3201      	adds	r2, #1
 800b66c:	b292      	uxth	r2, r2
 800b66e:	42ab      	cmp	r3, r5
 800b670:	d2b4      	bcs.n	800b5dc <Paint_DrawPoint+0x64>
 800b672:	003b      	movs	r3, r7
 800b674:	4647      	mov	r7, r8
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800b676:	19ea      	adds	r2, r5, r7
 800b678:	b212      	sxth	r2, r2
 800b67a:	3501      	adds	r5, #1
 800b67c:	4648      	mov	r0, r9
 800b67e:	b2ad      	uxth	r5, r5
 800b680:	429a      	cmp	r2, r3
 800b682:	dba2      	blt.n	800b5ca <Paint_DrawPoint+0x52>
}
 800b684:	b007      	add	sp, #28
 800b686:	bcf0      	pop	{r4, r5, r6, r7}
 800b688:	46bb      	mov	fp, r7
 800b68a:	46b2      	mov	sl, r6
 800b68c:	46a9      	mov	r9, r5
 800b68e:	46a0      	mov	r8, r4
 800b690:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (Paint.Rotate)
 800b692:	2387      	movs	r3, #135	@ 0x87
 800b694:	005b      	lsls	r3, r3, #1
 800b696:	4299      	cmp	r1, r3
 800b698:	d1e1      	bne.n	800b65e <Paint_DrawPoint+0xe6>
        Y = Paint.HeightMemory - Xpoint - 1;
 800b69a:	8966      	ldrh	r6, [r4, #10]
    switch (Paint.Mirror)
 800b69c:	8a23      	ldrh	r3, [r4, #16]
        Y = Paint.HeightMemory - Xpoint - 1;
 800b69e:	3e01      	subs	r6, #1
 800b6a0:	1b76      	subs	r6, r6, r5
        break;
 800b6a2:	0011      	movs	r1, r2
        Y = Paint.HeightMemory - Xpoint - 1;
 800b6a4:	b2b6      	uxth	r6, r6
    switch (Paint.Mirror)
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d1ad      	bne.n	800b606 <Paint_DrawPoint+0x8e>
        Y = Paint.HeightMemory - Y - 1;
 800b6aa:	8963      	ldrh	r3, [r4, #10]
 800b6ac:	3b01      	subs	r3, #1
 800b6ae:	1b9e      	subs	r6, r3, r6
 800b6b0:	b2b6      	uxth	r6, r6
        X = Paint.WidthMemory - Ypoint - 1;
 800b6b2:	8923      	ldrh	r3, [r4, #8]
        break;
 800b6b4:	e7af      	b.n	800b616 <Paint_DrawPoint+0x9e>
    switch (Paint.Mirror)
 800b6b6:	2b03      	cmp	r3, #3
 800b6b8:	d1d1      	bne.n	800b65e <Paint_DrawPoint+0xe6>
        X = Paint.WidthMemory - X - 1;
 800b6ba:	8923      	ldrh	r3, [r4, #8]
 800b6bc:	1e58      	subs	r0, r3, #1
 800b6be:	1a41      	subs	r1, r0, r1
        Y = Paint.HeightMemory - Y - 1;
 800b6c0:	8960      	ldrh	r0, [r4, #10]
        X = Paint.WidthMemory - X - 1;
 800b6c2:	b289      	uxth	r1, r1
        Y = Paint.HeightMemory - Y - 1;
 800b6c4:	4682      	mov	sl, r0
 800b6c6:	2001      	movs	r0, #1
 800b6c8:	4240      	negs	r0, r0
 800b6ca:	4683      	mov	fp, r0
 800b6cc:	44da      	add	sl, fp
 800b6ce:	4650      	mov	r0, sl
 800b6d0:	1b86      	subs	r6, r0, r6
 800b6d2:	b2b6      	uxth	r6, r6
        break;
 800b6d4:	e79f      	b.n	800b616 <Paint_DrawPoint+0x9e>
    switch (Paint.Rotate)
 800b6d6:	0016      	movs	r6, r2
 800b6d8:	0029      	movs	r1, r5
 800b6da:	e791      	b.n	800b600 <Paint_DrawPoint+0x88>
        X = Paint.WidthMemory - Xpoint - 1;
 800b6dc:	8921      	ldrh	r1, [r4, #8]
        Y = Paint.HeightMemory - Ypoint - 1;
 800b6de:	8966      	ldrh	r6, [r4, #10]
        X = Paint.WidthMemory - Xpoint - 1;
 800b6e0:	3901      	subs	r1, #1
        Y = Paint.HeightMemory - Ypoint - 1;
 800b6e2:	3e01      	subs	r6, #1
        X = Paint.WidthMemory - Xpoint - 1;
 800b6e4:	1b49      	subs	r1, r1, r5
        Y = Paint.HeightMemory - Ypoint - 1;
 800b6e6:	1ab6      	subs	r6, r6, r2
        X = Paint.WidthMemory - Xpoint - 1;
 800b6e8:	b289      	uxth	r1, r1
        Y = Paint.HeightMemory - Ypoint - 1;
 800b6ea:	b2b6      	uxth	r6, r6
        break;
 800b6ec:	e788      	b.n	800b600 <Paint_DrawPoint+0x88>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800b6ee:	8a63      	ldrh	r3, [r4, #18]
        UBYTE Rdata = Paint.Image[Addr];
 800b6f0:	6820      	ldr	r0, [r4, #0]
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800b6f2:	4373      	muls	r3, r6
 800b6f4:	08ce      	lsrs	r6, r1, #3
 800b6f6:	b2b6      	uxth	r6, r6
 800b6f8:	199b      	adds	r3, r3, r6
        UBYTE Rdata = Paint.Image[Addr];
 800b6fa:	18c6      	adds	r6, r0, r3
 800b6fc:	5cc3      	ldrb	r3, [r0, r3]
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800b6fe:	2007      	movs	r0, #7
 800b700:	4008      	ands	r0, r1
 800b702:	2180      	movs	r1, #128	@ 0x80
 800b704:	4101      	asrs	r1, r0
        if (Color == BLACK)
 800b706:	4660      	mov	r0, ip
 800b708:	2800      	cmp	r0, #0
 800b70a:	d128      	bne.n	800b75e <Paint_DrawPoint+0x1e6>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800b70c:	438b      	bics	r3, r1
 800b70e:	7033      	strb	r3, [r6, #0]
 800b710:	e7a5      	b.n	800b65e <Paint_DrawPoint+0xe6>
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800b712:	2003      	movs	r0, #3
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800b714:	8a63      	ldrh	r3, [r4, #18]
 800b716:	4373      	muls	r3, r6
 800b718:	088e      	lsrs	r6, r1, #2
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800b71a:	4001      	ands	r1, r0
 800b71c:	0049      	lsls	r1, r1, #1
 800b71e:	468a      	mov	sl, r1
 800b720:	21c0      	movs	r1, #192	@ 0xc0
 800b722:	4650      	mov	r0, sl
 800b724:	4101      	asrs	r1, r0
 800b726:	468b      	mov	fp, r1
 800b728:	4658      	mov	r0, fp
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800b72a:	b2b6      	uxth	r6, r6
 800b72c:	199b      	adds	r3, r3, r6
        UBYTE Rdata = Paint.Image[Addr];
 800b72e:	6826      	ldr	r6, [r4, #0]
        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800b730:	5cf1      	ldrb	r1, [r6, r3]
 800b732:	4381      	bics	r1, r0
 800b734:	468b      	mov	fp, r1
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800b736:	4651      	mov	r1, sl
 800b738:	9802      	ldr	r0, [sp, #8]
 800b73a:	4108      	asrs	r0, r1
 800b73c:	0001      	movs	r1, r0
 800b73e:	4658      	mov	r0, fp
 800b740:	4308      	orrs	r0, r1
 800b742:	54f0      	strb	r0, [r6, r3]
 800b744:	e78b      	b.n	800b65e <Paint_DrawPoint+0xe6>
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800b746:	4b29      	ldr	r3, [pc, #164]	@ (800b7ec <Paint_DrawPoint+0x274>)
 800b748:	000a      	movs	r2, r1
 800b74a:	0001      	movs	r1, r0
 800b74c:	0018      	movs	r0, r3
 800b74e:	f7fb fb45 	bl	8006ddc <printf_>
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800b752:	4641      	mov	r1, r8
 800b754:	88e2      	ldrh	r2, [r4, #6]
 800b756:	4826      	ldr	r0, [pc, #152]	@ (800b7f0 <Paint_DrawPoint+0x278>)
 800b758:	f7fb fb40 	bl	8006ddc <printf_>
        return;
 800b75c:	e792      	b.n	800b684 <Paint_DrawPoint+0x10c>
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800b75e:	430b      	orrs	r3, r1
 800b760:	7033      	strb	r3, [r6, #0]
 800b762:	e77c      	b.n	800b65e <Paint_DrawPoint+0xe6>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b764:	0059      	lsls	r1, r3, #1
 800b766:	1e4a      	subs	r2, r1, #1
 800b768:	4691      	mov	r9, r2
 800b76a:	2a00      	cmp	r2, #0
 800b76c:	dc00      	bgt.n	800b770 <Paint_DrawPoint+0x1f8>
 800b76e:	e789      	b.n	800b684 <Paint_DrawPoint+0x10c>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b770:	4642      	mov	r2, r8
 800b772:	1ad2      	subs	r2, r2, r3
 800b774:	4693      	mov	fp, r2
 800b776:	b292      	uxth	r2, r2
 800b778:	9205      	str	r2, [sp, #20]
 800b77a:	4642      	mov	r2, r8
 800b77c:	1a9a      	subs	r2, r3, r2
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b77e:	3201      	adds	r2, #1
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b780:	2700      	movs	r7, #0
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b782:	4692      	mov	sl, r2
 800b784:	465a      	mov	r2, fp
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b786:	2500      	movs	r5, #0
 800b788:	469b      	mov	fp, r3
 800b78a:	1ac6      	subs	r6, r0, r3
 800b78c:	b2b6      	uxth	r6, r6
 800b78e:	9702      	str	r7, [sp, #8]
 800b790:	9003      	str	r0, [sp, #12]
 800b792:	9204      	str	r2, [sp, #16]
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b794:	9b03      	ldr	r3, [sp, #12]
 800b796:	469c      	mov	ip, r3
 800b798:	4465      	add	r5, ip
 800b79a:	455d      	cmp	r5, fp
 800b79c:	db1a      	blt.n	800b7d4 <Paint_DrawPoint+0x25c>
 800b79e:	9b04      	ldr	r3, [sp, #16]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	db17      	blt.n	800b7d4 <Paint_DrawPoint+0x25c>
 800b7a4:	9d05      	ldr	r5, [sp, #20]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b7a6:	88a7      	ldrh	r7, [r4, #4]
 800b7a8:	42b7      	cmp	r7, r6
 800b7aa:	d307      	bcc.n	800b7bc <Paint_DrawPoint+0x244>
 800b7ac:	88e3      	ldrh	r3, [r4, #6]
 800b7ae:	42ab      	cmp	r3, r5
 800b7b0:	d304      	bcc.n	800b7bc <Paint_DrawPoint+0x244>
 800b7b2:	0029      	movs	r1, r5
 800b7b4:	0030      	movs	r0, r6
 800b7b6:	9a01      	ldr	r2, [sp, #4]
 800b7b8:	f7ff fb30 	bl	800ae1c <Paint_SetPixel.part.0>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800b7bc:	4653      	mov	r3, sl
 800b7be:	18eb      	adds	r3, r5, r3
 800b7c0:	b21b      	sxth	r3, r3
 800b7c2:	454b      	cmp	r3, r9
 800b7c4:	da06      	bge.n	800b7d4 <Paint_DrawPoint+0x25c>
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800b7c6:	4443      	add	r3, r8
 800b7c8:	455b      	cmp	r3, fp
 800b7ca:	db03      	blt.n	800b7d4 <Paint_DrawPoint+0x25c>
 800b7cc:	3501      	adds	r5, #1
 800b7ce:	b2ad      	uxth	r5, r5
 800b7d0:	42b7      	cmp	r7, r6
 800b7d2:	d2e8      	bcs.n	800b7a6 <Paint_DrawPoint+0x22e>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800b7d4:	9f02      	ldr	r7, [sp, #8]
 800b7d6:	3601      	adds	r6, #1
 800b7d8:	3701      	adds	r7, #1
 800b7da:	b23b      	sxth	r3, r7
 800b7dc:	001d      	movs	r5, r3
 800b7de:	9302      	str	r3, [sp, #8]
 800b7e0:	b2b6      	uxth	r6, r6
 800b7e2:	454b      	cmp	r3, r9
 800b7e4:	dbd6      	blt.n	800b794 <Paint_DrawPoint+0x21c>
 800b7e6:	e74d      	b.n	800b684 <Paint_DrawPoint+0x10c>
 800b7e8:	2000055c 	.word	0x2000055c
 800b7ec:	0800ef64 	.word	0x0800ef64
 800b7f0:	0800ef88 	.word	0x0800ef88

0800b7f4 <Paint_DrawRectangle>:
{
 800b7f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7f6:	4657      	mov	r7, sl
 800b7f8:	464e      	mov	r6, r9
 800b7fa:	4645      	mov	r5, r8
 800b7fc:	46de      	mov	lr, fp
 800b7fe:	b5e0      	push	{r5, r6, r7, lr}
 800b800:	b085      	sub	sp, #20
 800b802:	001e      	movs	r6, r3
 800b804:	ab0e      	add	r3, sp, #56	@ 0x38
 800b806:	881b      	ldrh	r3, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b808:	4f40      	ldr	r7, [pc, #256]	@ (800b90c <Paint_DrawRectangle+0x118>)
{
 800b80a:	4699      	mov	r9, r3
 800b80c:	ab0f      	add	r3, sp, #60	@ 0x3c
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	0005      	movs	r5, r0
 800b812:	469a      	mov	sl, r3
 800b814:	ab10      	add	r3, sp, #64	@ 0x40
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	000c      	movs	r4, r1
 800b81a:	469b      	mov	fp, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b81c:	88bb      	ldrh	r3, [r7, #4]
{
 800b81e:	4690      	mov	r8, r2
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b820:	4283      	cmp	r3, r0
 800b822:	d326      	bcc.n	800b872 <Paint_DrawRectangle+0x7e>
 800b824:	88fa      	ldrh	r2, [r7, #6]
 800b826:	428a      	cmp	r2, r1
 800b828:	d323      	bcc.n	800b872 <Paint_DrawRectangle+0x7e>
 800b82a:	4543      	cmp	r3, r8
 800b82c:	d321      	bcc.n	800b872 <Paint_DrawRectangle+0x7e>
        Xend > Paint.Width || Yend > Paint.Height)
 800b82e:	42b2      	cmp	r2, r6
 800b830:	d31f      	bcc.n	800b872 <Paint_DrawRectangle+0x7e>
    if (Draw_Fill)
 800b832:	465a      	mov	r2, fp
 800b834:	2a00      	cmp	r2, #0
 800b836:	d023      	beq.n	800b880 <Paint_DrawRectangle+0x8c>
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800b838:	42b1      	cmp	r1, r6
 800b83a:	d21a      	bcs.n	800b872 <Paint_DrawRectangle+0x7e>
 800b83c:	2200      	movs	r2, #0
 800b83e:	4693      	mov	fp, r2
 800b840:	e000      	b.n	800b844 <Paint_DrawRectangle+0x50>
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b842:	88bb      	ldrh	r3, [r7, #4]
 800b844:	429d      	cmp	r5, r3
 800b846:	d810      	bhi.n	800b86a <Paint_DrawRectangle+0x76>
 800b848:	88fa      	ldrh	r2, [r7, #6]
 800b84a:	42a2      	cmp	r2, r4
 800b84c:	d30d      	bcc.n	800b86a <Paint_DrawRectangle+0x76>
 800b84e:	4598      	cmp	r8, r3
 800b850:	d80b      	bhi.n	800b86a <Paint_DrawRectangle+0x76>
 800b852:	465b      	mov	r3, fp
 800b854:	9302      	str	r3, [sp, #8]
 800b856:	4653      	mov	r3, sl
 800b858:	9301      	str	r3, [sp, #4]
 800b85a:	464b      	mov	r3, r9
 800b85c:	4642      	mov	r2, r8
 800b85e:	9300      	str	r3, [sp, #0]
 800b860:	0021      	movs	r1, r4
 800b862:	0023      	movs	r3, r4
 800b864:	0028      	movs	r0, r5
 800b866:	f7ff fc03 	bl	800b070 <Paint_DrawLine.part.0>
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800b86a:	3401      	adds	r4, #1
 800b86c:	b2a4      	uxth	r4, r4
 800b86e:	42a6      	cmp	r6, r4
 800b870:	d1e7      	bne.n	800b842 <Paint_DrawRectangle+0x4e>
}
 800b872:	b005      	add	sp, #20
 800b874:	bcf0      	pop	{r4, r5, r6, r7}
 800b876:	46bb      	mov	fp, r7
 800b878:	46b2      	mov	sl, r6
 800b87a:	46a9      	mov	r9, r5
 800b87c:	46a0      	mov	r8, r4
 800b87e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b880:	4653      	mov	r3, sl
 800b882:	9301      	str	r3, [sp, #4]
 800b884:	464b      	mov	r3, r9
 800b886:	9202      	str	r2, [sp, #8]
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	4642      	mov	r2, r8
 800b88c:	000b      	movs	r3, r1
 800b88e:	f7ff fbef 	bl	800b070 <Paint_DrawLine.part.0>
 800b892:	88bb      	ldrh	r3, [r7, #4]
 800b894:	429d      	cmp	r5, r3
 800b896:	d811      	bhi.n	800b8bc <Paint_DrawRectangle+0xc8>
 800b898:	88fa      	ldrh	r2, [r7, #6]
 800b89a:	4294      	cmp	r4, r2
 800b89c:	d80e      	bhi.n	800b8bc <Paint_DrawRectangle+0xc8>
        Xend > Paint.Width || Yend > Paint.Height)
 800b89e:	4296      	cmp	r6, r2
 800b8a0:	d80c      	bhi.n	800b8bc <Paint_DrawRectangle+0xc8>
 800b8a2:	465b      	mov	r3, fp
 800b8a4:	9302      	str	r3, [sp, #8]
 800b8a6:	4653      	mov	r3, sl
 800b8a8:	9301      	str	r3, [sp, #4]
 800b8aa:	464b      	mov	r3, r9
 800b8ac:	002a      	movs	r2, r5
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	0021      	movs	r1, r4
 800b8b2:	0033      	movs	r3, r6
 800b8b4:	0028      	movs	r0, r5
 800b8b6:	f7ff fbdb 	bl	800b070 <Paint_DrawLine.part.0>
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b8ba:	88bb      	ldrh	r3, [r7, #4]
 800b8bc:	4598      	cmp	r8, r3
 800b8be:	d8d8      	bhi.n	800b872 <Paint_DrawRectangle+0x7e>
 800b8c0:	88fa      	ldrh	r2, [r7, #6]
 800b8c2:	4296      	cmp	r6, r2
 800b8c4:	d8d5      	bhi.n	800b872 <Paint_DrawRectangle+0x7e>
        Xend > Paint.Width || Yend > Paint.Height)
 800b8c6:	4294      	cmp	r4, r2
 800b8c8:	d811      	bhi.n	800b8ee <Paint_DrawRectangle+0xfa>
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	9302      	str	r3, [sp, #8]
 800b8ce:	4653      	mov	r3, sl
 800b8d0:	9301      	str	r3, [sp, #4]
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	4642      	mov	r2, r8
 800b8d6:	9300      	str	r3, [sp, #0]
 800b8d8:	0031      	movs	r1, r6
 800b8da:	0023      	movs	r3, r4
 800b8dc:	4640      	mov	r0, r8
 800b8de:	f7ff fbc7 	bl	800b070 <Paint_DrawLine.part.0>
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800b8e2:	88bb      	ldrh	r3, [r7, #4]
 800b8e4:	4598      	cmp	r8, r3
 800b8e6:	d8c4      	bhi.n	800b872 <Paint_DrawRectangle+0x7e>
 800b8e8:	88fa      	ldrh	r2, [r7, #6]
 800b8ea:	42b2      	cmp	r2, r6
 800b8ec:	d3c1      	bcc.n	800b872 <Paint_DrawRectangle+0x7e>
 800b8ee:	429d      	cmp	r5, r3
 800b8f0:	d8bf      	bhi.n	800b872 <Paint_DrawRectangle+0x7e>
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	9302      	str	r3, [sp, #8]
 800b8f6:	4653      	mov	r3, sl
 800b8f8:	9301      	str	r3, [sp, #4]
 800b8fa:	464b      	mov	r3, r9
 800b8fc:	002a      	movs	r2, r5
 800b8fe:	9300      	str	r3, [sp, #0]
 800b900:	0031      	movs	r1, r6
 800b902:	0033      	movs	r3, r6
 800b904:	4640      	mov	r0, r8
 800b906:	f7ff fbb3 	bl	800b070 <Paint_DrawLine.part.0>
 800b90a:	e7b2      	b.n	800b872 <Paint_DrawRectangle+0x7e>
 800b90c:	2000055c 	.word	0x2000055c

0800b910 <Paint_DrawChar>:
{
 800b910:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b912:	b083      	sub	sp, #12
 800b914:	ac08      	add	r4, sp, #32
 800b916:	8826      	ldrh	r6, [r4, #0]
 800b918:	ac09      	add	r4, sp, #36	@ 0x24
 800b91a:	8827      	ldrh	r7, [r4, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b91c:	4c06      	ldr	r4, [pc, #24]	@ (800b938 <Paint_DrawChar+0x28>)
 800b91e:	88a5      	ldrh	r5, [r4, #4]
 800b920:	4285      	cmp	r5, r0
 800b922:	d307      	bcc.n	800b934 <Paint_DrawChar+0x24>
 800b924:	88e4      	ldrh	r4, [r4, #6]
 800b926:	428c      	cmp	r4, r1
 800b928:	d304      	bcc.n	800b934 <Paint_DrawChar+0x24>
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	9701      	str	r7, [sp, #4]
 800b92e:	9600      	str	r6, [sp, #0]
 800b930:	f7ff fb00 	bl	800af34 <Paint_DrawChar.part.0.isra.0>
}
 800b934:	b003      	add	sp, #12
 800b936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b938:	2000055c 	.word	0x2000055c

0800b93c <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char *pString,
                         tFont *Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800b93c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b93e:	464f      	mov	r7, r9
 800b940:	4646      	mov	r6, r8
 800b942:	46d6      	mov	lr, sl
 800b944:	b5c0      	push	{r6, r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	4698      	mov	r8, r3
 800b94a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b94c:	881b      	ldrh	r3, [r3, #0]
    UWORD Xpoint = Xstart;
    UWORD Ypoint = Ystart;
    //			uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
    //		uint32_t font_Height = (*Font).chars[Acsii_Char - ' ' ].image->height;

    if (Xstart > Paint.Width || Ystart > Paint.Height)
 800b94e:	4e1c      	ldr	r6, [pc, #112]	@ (800b9c0 <Paint_DrawString_EN+0x84>)
{
 800b950:	4699      	mov	r9, r3
 800b952:	ab0b      	add	r3, sp, #44	@ 0x2c
 800b954:	000f      	movs	r7, r1
 800b956:	881b      	ldrh	r3, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height)
 800b958:	88b1      	ldrh	r1, [r6, #4]
{
 800b95a:	0004      	movs	r4, r0
 800b95c:	0015      	movs	r5, r2
 800b95e:	469a      	mov	sl, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height)
 800b960:	4281      	cmp	r1, r0
 800b962:	d326      	bcc.n	800b9b2 <Paint_DrawString_EN+0x76>
 800b964:	88f3      	ldrh	r3, [r6, #6]
 800b966:	42bb      	cmp	r3, r7
 800b968:	d323      	bcc.n	800b9b2 <Paint_DrawString_EN+0x76>
    {
        DE_BUG("Paint_DrawString_EN Input exceeds the normal display range\r\n");
        return;
    }

    while (*pString != '\0')
 800b96a:	7812      	ldrb	r2, [r2, #0]
 800b96c:	2a00      	cmp	r2, #0
 800b96e:	d020      	beq.n	800b9b2 <Paint_DrawString_EN+0x76>
 800b970:	4643      	mov	r3, r8
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	e000      	b.n	800b978 <Paint_DrawString_EN+0x3c>
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b976:	88b1      	ldrh	r1, [r6, #4]
 800b978:	428c      	cmp	r4, r1
 800b97a:	d80d      	bhi.n	800b998 <Paint_DrawString_EN+0x5c>
 800b97c:	88f1      	ldrh	r1, [r6, #6]
 800b97e:	42b9      	cmp	r1, r7
 800b980:	d30a      	bcc.n	800b998 <Paint_DrawString_EN+0x5c>
 800b982:	4649      	mov	r1, r9
 800b984:	9101      	str	r1, [sp, #4]
 800b986:	4651      	mov	r1, sl
 800b988:	0020      	movs	r0, r4
 800b98a:	9100      	str	r1, [sp, #0]
 800b98c:	0039      	movs	r1, r7
 800b98e:	f7ff fad1 	bl	800af34 <Paint_DrawChar.part.0.isra.0>
        //        }
        Paint_DrawChar(Xpoint, Ypoint, *pString, Font, Color_Background, Color_Foreground);

        // The next character of the address

        uint32_t font_Width = (*Font).chars[*pString - ' '].image->width;
 800b992:	4643      	mov	r3, r8
 800b994:	782a      	ldrb	r2, [r5, #0]
 800b996:	685b      	ldr	r3, [r3, #4]
 800b998:	490a      	ldr	r1, [pc, #40]	@ (800b9c4 <Paint_DrawString_EN+0x88>)
        // The next word of the abscissa increases the font of the broadband
        Xpoint += font_Width;
        pString++;
 800b99a:	3501      	adds	r5, #1
        uint32_t font_Width = (*Font).chars[*pString - ' '].image->width;
 800b99c:	468c      	mov	ip, r1
 800b99e:	4462      	add	r2, ip
 800b9a0:	00d2      	lsls	r2, r2, #3
 800b9a2:	189a      	adds	r2, r3, r2
 800b9a4:	6852      	ldr	r2, [r2, #4]
        Xpoint += font_Width;
 800b9a6:	8892      	ldrh	r2, [r2, #4]
 800b9a8:	18a4      	adds	r4, r4, r2
    while (*pString != '\0')
 800b9aa:	782a      	ldrb	r2, [r5, #0]
        Xpoint += font_Width;
 800b9ac:	b2a4      	uxth	r4, r4
    while (*pString != '\0')
 800b9ae:	2a00      	cmp	r2, #0
 800b9b0:	d1e1      	bne.n	800b976 <Paint_DrawString_EN+0x3a>
    }
}
 800b9b2:	b002      	add	sp, #8
 800b9b4:	bce0      	pop	{r5, r6, r7}
 800b9b6:	46ba      	mov	sl, r7
 800b9b8:	46b1      	mov	r9, r6
 800b9ba:	46a8      	mov	r8, r5
 800b9bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9be:	46c0      	nop			@ (mov r8, r8)
 800b9c0:	2000055c 	.word	0x2000055c
 800b9c4:	1fffffe0 	.word	0x1fffffe0

0800b9c8 <battery_out>:
static const struct X0_Y0 small_0 = {142, 46}; //	Small 0

// *************************************************************************************

void battery_out(uint16_t bat)
{ // Battery voltage out  X.Y
 800b9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9ca:	0005      	movs	r5, r0
	uint8_t x = 3;
	uint8_t y = 160;
	//	const uint16_t Ubat_min = 220;				// Battery min voltage 2.2 V (display).

	sprintf(str_array, "%2d", bat);
	Paint_ClearWindows(x, y, x + 40, y + 29, WHITE);
 800b9cc:	26ff      	movs	r6, #255	@ 0xff

	Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE); // 	12, 29, 8
 800b9ce:	2700      	movs	r7, #0
{ // Battery voltage out  X.Y
 800b9d0:	b083      	sub	sp, #12
	printf("**  Vbat out\n");
 800b9d2:	4815      	ldr	r0, [pc, #84]	@ (800ba28 <battery_out+0x60>)
 800b9d4:	f7fb fa02 	bl	8006ddc <printf_>
	sprintf(str_array, "%2d", bat);
 800b9d8:	4c14      	ldr	r4, [pc, #80]	@ (800ba2c <battery_out+0x64>)
 800b9da:	002a      	movs	r2, r5
 800b9dc:	0020      	movs	r0, r4
 800b9de:	4914      	ldr	r1, [pc, #80]	@ (800ba30 <battery_out+0x68>)
 800b9e0:	f7fb fa10 	bl	8006e04 <sprintf_>
	Paint_ClearWindows(x, y, x + 40, y + 29, WHITE);
 800b9e4:	23bd      	movs	r3, #189	@ 0xbd
 800b9e6:	222b      	movs	r2, #43	@ 0x2b
 800b9e8:	21a0      	movs	r1, #160	@ 0xa0
 800b9ea:	2003      	movs	r0, #3
 800b9ec:	9600      	str	r6, [sp, #0]
 800b9ee:	f7ff fccf 	bl	800b390 <Paint_ClearWindows>
	Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE); // 	12, 29, 8
 800b9f2:	4d10      	ldr	r5, [pc, #64]	@ (800ba34 <battery_out+0x6c>)
 800b9f4:	7822      	ldrb	r2, [r4, #0]
 800b9f6:	002b      	movs	r3, r5
 800b9f8:	21a0      	movs	r1, #160	@ 0xa0
 800b9fa:	2003      	movs	r0, #3
 800b9fc:	9601      	str	r6, [sp, #4]
 800b9fe:	9700      	str	r7, [sp, #0]
 800ba00:	f7ff ff86 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(x + 12, y, str_array[1], &calibri_24pts, BLACK, WHITE);
 800ba04:	7862      	ldrb	r2, [r4, #1]
 800ba06:	002b      	movs	r3, r5
 800ba08:	21a0      	movs	r1, #160	@ 0xa0
 800ba0a:	200f      	movs	r0, #15
 800ba0c:	9601      	str	r6, [sp, #4]
 800ba0e:	9700      	str	r7, [sp, #0]
 800ba10:	f7ff ff7e 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(x + 12 + 12, y, str_array[2], &calibri_24pts, BLACK, WHITE);
 800ba14:	78a2      	ldrb	r2, [r4, #2]
 800ba16:	002b      	movs	r3, r5
 800ba18:	21a0      	movs	r1, #160	@ 0xa0
 800ba1a:	201b      	movs	r0, #27
 800ba1c:	9601      	str	r6, [sp, #4]
 800ba1e:	9700      	str	r7, [sp, #0]
 800ba20:	f7ff ff76 	bl	800b910 <Paint_DrawChar>

	//		EPD_1IN54_V2_DisplayPart(BlackImage);
}
 800ba24:	b003      	add	sp, #12
 800ba26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba28:	0801a244 	.word	0x0801a244
 800ba2c:	20000574 	.word	0x20000574
 800ba30:	0801a254 	.word	0x0801a254
 800ba34:	20000160 	.word	0x20000160

0800ba38 <temperature_out>:

void temperature_out(uint16_t tempr)
{
 800ba38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba3a:	0005      	movs	r5, r0
 800ba3c:	b083      	sub	sp, #12

	printf("**  T out\n");
 800ba3e:	481a      	ldr	r0, [pc, #104]	@ (800baa8 <temperature_out+0x70>)
 800ba40:	f7fb f9cc 	bl	8006ddc <printf_>
	sprintf(str_array, "%3d", tempr);
 800ba44:	002a      	movs	r2, r5
	Paint_ClearWindows(big_1.x, big_1.y, 142 + 41, big_1.y + 101, WHITE); // 40 ms
 800ba46:	25ff      	movs	r5, #255	@ 0xff

	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800ba48:	2700      	movs	r7, #0
	sprintf(str_array, "%3d", tempr);
 800ba4a:	4c18      	ldr	r4, [pc, #96]	@ (800baac <temperature_out+0x74>)
 800ba4c:	4918      	ldr	r1, [pc, #96]	@ (800bab0 <temperature_out+0x78>)
 800ba4e:	0020      	movs	r0, r4
 800ba50:	f7fb f9d8 	bl	8006e04 <sprintf_>
	Paint_ClearWindows(big_1.x, big_1.y, 142 + 41, big_1.y + 101, WHITE); // 40 ms
 800ba54:	2383      	movs	r3, #131	@ 0x83
 800ba56:	22b7      	movs	r2, #183	@ 0xb7
 800ba58:	211e      	movs	r1, #30
 800ba5a:	200a      	movs	r0, #10
 800ba5c:	9500      	str	r5, [sp, #0]
 800ba5e:	f7ff fc97 	bl	800b390 <Paint_ClearWindows>
	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800ba62:	4e14      	ldr	r6, [pc, #80]	@ (800bab4 <temperature_out+0x7c>)
 800ba64:	7822      	ldrb	r2, [r4, #0]
 800ba66:	0033      	movs	r3, r6
 800ba68:	211e      	movs	r1, #30
 800ba6a:	200a      	movs	r0, #10
 800ba6c:	9501      	str	r5, [sp, #4]
 800ba6e:	9700      	str	r7, [sp, #0]
 800ba70:	f7ff ff4e 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800ba74:	7862      	ldrb	r2, [r4, #1]
 800ba76:	0033      	movs	r3, r6
 800ba78:	211e      	movs	r1, #30
 800ba7a:	2043      	movs	r0, #67	@ 0x43
 800ba7c:	9501      	str	r5, [sp, #4]
 800ba7e:	9700      	str	r7, [sp, #0]
 800ba80:	f7ff ff46 	bl	800b910 <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); // Draw decimal point
 800ba84:	2301      	movs	r3, #1
 800ba86:	2200      	movs	r2, #0
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	2164      	movs	r1, #100	@ 0x64
 800ba8c:	2083      	movs	r0, #131	@ 0x83
 800ba8e:	3304      	adds	r3, #4
 800ba90:	f7ff fd72 	bl	800b578 <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);
 800ba94:	78a2      	ldrb	r2, [r4, #2]
 800ba96:	212e      	movs	r1, #46	@ 0x2e
 800ba98:	208e      	movs	r0, #142	@ 0x8e
 800ba9a:	4b07      	ldr	r3, [pc, #28]	@ (800bab8 <temperature_out+0x80>)
 800ba9c:	9501      	str	r5, [sp, #4]
 800ba9e:	9700      	str	r7, [sp, #0]
 800baa0:	f7ff ff36 	bl	800b910 <Paint_DrawChar>

	//	EPD_1IN54_V2_DisplayPart(BlackImage);	// 0.84 sec ms
}
 800baa4:	b003      	add	sp, #12
 800baa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baa8:	0801a258 	.word	0x0801a258
 800baac:	20000574 	.word	0x20000574
 800bab0:	0801a264 	.word	0x0801a264
 800bab4:	20000150 	.word	0x20000150
 800bab8:	20000170 	.word	0x20000170

0800babc <humidity_out>:

void humidity_out(uint16_t hum)
{
 800babc:	b530      	push	{r4, r5, lr}
 800babe:	0005      	movs	r5, r0
 800bac0:	b083      	sub	sp, #12

	printf("**  H out\n");
 800bac2:	4813      	ldr	r0, [pc, #76]	@ (800bb10 <humidity_out+0x54>)
 800bac4:	f7fb f98a 	bl	8006ddc <printf_>
	uint8_t y = 150;
	// char pcent = '%';
	//  sprintf(str_array, "%2d%%", hum);
	//   append % to string
	//  strncat(str_array, &pcent, 1);
	snprintf(str_array, sizeof(str_array), "%2d", hum);					// Format the number
 800bac8:	4c12      	ldr	r4, [pc, #72]	@ (800bb14 <humidity_out+0x58>)
 800baca:	002b      	movs	r3, r5
 800bacc:	2107      	movs	r1, #7
 800bace:	4a12      	ldr	r2, [pc, #72]	@ (800bb18 <humidity_out+0x5c>)
 800bad0:	0020      	movs	r0, r4
 800bad2:	f7fb f9ad 	bl	8006e30 <snprintf_>
	strncat(str_array, "%", sizeof(str_array) - strlen(str_array) - 1); // Append %
 800bad6:	0020      	movs	r0, r4
 800bad8:	f7f4 fb16 	bl	8000108 <strlen>
 800badc:	2206      	movs	r2, #6

	/******************************************************************************
	void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,tFont* Font, UWORD Color_Foreground, UWORD Color_Background)
	******************************************************************************/

	Paint_ClearWindows(x, y, 200, 197, WHITE);									// 10^1
 800bade:	25ff      	movs	r5, #255	@ 0xff
	strncat(str_array, "%", sizeof(str_array) - strlen(str_array) - 1); // Append %
 800bae0:	1a12      	subs	r2, r2, r0
 800bae2:	490e      	ldr	r1, [pc, #56]	@ (800bb1c <humidity_out+0x60>)
 800bae4:	0020      	movs	r0, r4
 800bae6:	f001 f84d 	bl	800cb84 <strncat>
	Paint_ClearWindows(x, y, 200, 197, WHITE);									// 10^1
 800baea:	23c5      	movs	r3, #197	@ 0xc5
 800baec:	22c8      	movs	r2, #200	@ 0xc8
 800baee:	2196      	movs	r1, #150	@ 0x96
 800baf0:	207d      	movs	r0, #125	@ 0x7d
 800baf2:	9500      	str	r5, [sp, #0]
 800baf4:	f7ff fc4c 	bl	800b390 <Paint_ClearWindows>
	Paint_DrawString_EN(x, y, (char *)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800baf8:	2200      	movs	r2, #0
 800bafa:	2196      	movs	r1, #150	@ 0x96
 800bafc:	9201      	str	r2, [sp, #4]
 800bafe:	207d      	movs	r0, #125	@ 0x7d
 800bb00:	0022      	movs	r2, r4
 800bb02:	4b07      	ldr	r3, [pc, #28]	@ (800bb20 <humidity_out+0x64>)
 800bb04:	9500      	str	r5, [sp, #0]
 800bb06:	f7ff ff19 	bl	800b93c <Paint_DrawString_EN>
}
 800bb0a:	b003      	add	sp, #12
 800bb0c:	bd30      	pop	{r4, r5, pc}
 800bb0e:	46c0      	nop			@ (mov r8, r8)
 800bb10:	0801a268 	.word	0x0801a268
 800bb14:	20000574 	.word	0x20000574
 800bb18:	0801a254 	.word	0x0801a254
 800bb1c:	0801a274 	.word	0x0801a274
 800bb20:	20000168 	.word	0x20000168

0800bb24 <ESP_Init>:

//  **************************************************************************************

int ESP_Init(void)
{
 800bb24:	b510      	push	{r4, lr}
	printf("ESP_Init\n");
 800bb26:	481c      	ldr	r0, [pc, #112]	@ (800bb98 <ESP_Init+0x74>)
{
 800bb28:	b084      	sub	sp, #16
	printf("ESP_Init\n");
 800bb2a:	f7fb f957 	bl	8006ddc <printf_>
	DEV_Module_Init();	 // DC_L();SPI_CS_H();RST_H(); - set initial values
 800bb2e:	f7fe fd6b 	bl	800a608 <DEV_Module_Init>
	EPD_1IN54_V2_Init(); // Reset pin set low, set LUT etc.
 800bb32:	f7fe fe4b 	bl	800a7cc <EPD_1IN54_V2_Init>

	// Create a new image cache
	/* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
	UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
	if ((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL)
 800bb36:	4819      	ldr	r0, [pc, #100]	@ (800bb9c <ESP_Init+0x78>)
 800bb38:	f000 f9de 	bl	800bef8 <malloc>
 800bb3c:	4c18      	ldr	r4, [pc, #96]	@ (800bba0 <ESP_Init+0x7c>)
 800bb3e:	6020      	str	r0, [r4, #0]
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d022      	beq.n	800bb8a <ESP_Init+0x66>
	{
		printf("Failed to apply for black memory...\r\n");
		return -1;
	}

	Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800bb44:	23ff      	movs	r3, #255	@ 0xff
 800bb46:	22c8      	movs	r2, #200	@ 0xc8
 800bb48:	21c8      	movs	r1, #200	@ 0xc8
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	f7ff fbb9 	bl	800b2c4 <Paint_NewImage>

	//  	Paint_Clear(WHITE);
	Paint_SelectImage(BlackImage);
 800bb52:	6820      	ldr	r0, [r4, #0]
 800bb54:	f7ff fbd6 	bl	800b304 <Paint_SelectImage>
	Paint_Clear(WHITE);
 800bb58:	20ff      	movs	r0, #255	@ 0xff
 800bb5a:	f7ff fbd9 	bl	800b310 <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800bb5e:	2300      	movs	r3, #0
 800bb60:	2202      	movs	r2, #2
 800bb62:	2103      	movs	r1, #3
 800bb64:	2002      	movs	r0, #2
 800bb66:	9302      	str	r3, [sp, #8]
 800bb68:	9201      	str	r2, [sp, #4]
 800bb6a:	9300      	str	r3, [sp, #0]
 800bb6c:	32c4      	adds	r2, #196	@ 0xc4
 800bb6e:	338c      	adds	r3, #140	@ 0x8c
 800bb70:	f7ff fe40 	bl	800b7f4 <Paint_DrawRectangle>

	EPD_1IN54_V2_Display(BlackImage); // Write data to display's RAM (do you really need it?)
 800bb74:	6820      	ldr	r0, [r4, #0]
 800bb76:	f7fe fff3 	bl	800ab60 <EPD_1IN54_V2_Display>

	EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
 800bb7a:	6820      	ldr	r0, [r4, #0]
 800bb7c:	f7ff f85a 	bl	800ac34 <EPD_1IN54_V2_DisplayPartBaseImage>
	EPD_1IN54_V2_Init_Partial();
 800bb80:	f7fe ff3c 	bl	800a9fc <EPD_1IN54_V2_Init_Partial>

	return 0;
 800bb84:	2000      	movs	r0, #0
}
 800bb86:	b004      	add	sp, #16
 800bb88:	bd10      	pop	{r4, pc}
		printf("Failed to apply for black memory...\r\n");
 800bb8a:	4806      	ldr	r0, [pc, #24]	@ (800bba4 <ESP_Init+0x80>)
 800bb8c:	f7fb f926 	bl	8006ddc <printf_>
		return -1;
 800bb90:	2001      	movs	r0, #1
 800bb92:	4240      	negs	r0, r0
 800bb94:	e7f7      	b.n	800bb86 <ESP_Init+0x62>
 800bb96:	46c0      	nop			@ (mov r8, r8)
 800bb98:	0801a278 	.word	0x0801a278
 800bb9c:	00001388 	.word	0x00001388
 800bba0:	2000057c 	.word	0x2000057c
 800bba4:	0801a284 	.word	0x0801a284

0800bba8 <Show_RTC_Calendar>:
	EPD_1IN54_V2_Display(BlackImage);
	EPD_1IN54_V2_Sleep();
}

void Show_RTC_Calendar(void)
{
 800bba8:	b5f0      	push	{r4, r5, r6, r7, lr}
__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
{
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800bbaa:	250f      	movs	r5, #15
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 800bbac:	23fc      	movs	r3, #252	@ 0xfc
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800bbae:	24fe      	movs	r4, #254	@ 0xfe
 800bbb0:	46c6      	mov	lr, r8
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800bbb2:	46a8      	mov	r8, r5
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 800bbb4:	4e3f      	ldr	r6, [pc, #252]	@ (800bcb4 <Show_RTC_Calendar+0x10c>)
 800bbb6:	039b      	lsls	r3, r3, #14
 800bbb8:	6832      	ldr	r2, [r6, #0]
 800bbba:	6830      	ldr	r0, [r6, #0]
 800bbbc:	401a      	ands	r2, r3
 800bbbe:	4018      	ands	r0, r3
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800bbc0:	6833      	ldr	r3, [r6, #0]
 800bbc2:	01e4      	lsls	r4, r4, #7
 800bbc4:	4023      	ands	r3, r4
	/* Note: need to convert in decimal value in using __LL_RTC_CONVERT_BCD2BIN helper macro */
	/* Display time Format : hh:mm:ss */
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC)),
 800bbc6:	0b1b      	lsrs	r3, r3, #12
 800bbc8:	009d      	lsls	r5, r3, #2
 800bbca:	46ac      	mov	ip, r5
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800bbcc:	4645      	mov	r5, r8
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800bbce:	6831      	ldr	r1, [r6, #0]
 800bbd0:	4463      	add	r3, ip
 800bbd2:	4021      	ands	r1, r4
 800bbd4:	005b      	lsls	r3, r3, #1
 800bbd6:	469c      	mov	ip, r3
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800bbd8:	0b0b      	lsrs	r3, r1, #12
 800bbda:	0a09      	lsrs	r1, r1, #8
 800bbdc:	011b      	lsls	r3, r3, #4
 800bbde:	4029      	ands	r1, r5
 800bbe0:	4319      	orrs	r1, r3
 800bbe2:	4029      	ands	r1, r5
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
 800bbe4:	000b      	movs	r3, r1
 800bbe6:	0d12      	lsrs	r2, r2, #20
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
{
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 800bbe8:	6834      	ldr	r4, [r6, #0]
 800bbea:	0091      	lsls	r1, r2, #2
 800bbec:	1852      	adds	r2, r2, r1
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos));
 800bbee:	0d01      	lsrs	r1, r0, #20
 800bbf0:	0c00      	lsrs	r0, r0, #16
 800bbf2:	0109      	lsls	r1, r1, #4
 800bbf4:	4028      	ands	r0, r5
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800bbf6:	0664      	lsls	r4, r4, #25
 800bbf8:	4308      	orrs	r0, r1
 800bbfa:	0f64      	lsrs	r4, r4, #29
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
 800bbfc:	4028      	ands	r0, r5
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800bbfe:	00a5      	lsls	r5, r4, #2
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
 800bc00:	4463      	add	r3, ip
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800bc02:	46ac      	mov	ip, r5
 800bc04:	4645      	mov	r5, r8
{
 800bc06:	b500      	push	{lr}
  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 800bc08:	6837      	ldr	r7, [r6, #0]
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800bc0a:	4464      	add	r4, ip
 800bc0c:	402f      	ands	r7, r5
 800bc0e:	0064      	lsls	r4, r4, #1
 800bc10:	19e4      	adds	r4, r4, r7
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
 800bc12:	0052      	lsls	r2, r2, #1
{
 800bc14:	b082      	sub	sp, #8
	sprintf((char *)aEndTime, "%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)),
 800bc16:	1812      	adds	r2, r2, r0
 800bc18:	b2e4      	uxtb	r4, r4
 800bc1a:	4827      	ldr	r0, [pc, #156]	@ (800bcb8 <Show_RTC_Calendar+0x110>)
 800bc1c:	9400      	str	r4, [sp, #0]
 800bc1e:	4927      	ldr	r1, [pc, #156]	@ (800bcbc <Show_RTC_Calendar+0x114>)
 800bc20:	0007      	movs	r7, r0
 800bc22:	f7fb f8ef 	bl	8006e04 <sprintf_>
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)
{
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 800bc26:	23f8      	movs	r3, #248	@ 0xf8
 800bc28:	6872      	ldr	r2, [r6, #4]
 800bc2a:	6870      	ldr	r0, [r6, #4]
 800bc2c:	015b      	lsls	r3, r3, #5
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
{
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 800bc2e:	6871      	ldr	r1, [r6, #4]
  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 800bc30:	4018      	ands	r0, r3
 800bc32:	401a      	ands	r2, r3
  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 800bc34:	6873      	ldr	r3, [r6, #4]

	/* Display date Format : mm-dd-yy */
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC)),
 800bc36:	0689      	lsls	r1, r1, #26
 800bc38:	469c      	mov	ip, r3
  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 800bc3a:	23ff      	movs	r3, #255	@ 0xff
 800bc3c:	6874      	ldr	r4, [r6, #4]
 800bc3e:	6876      	ldr	r6, [r6, #4]
 800bc40:	041b      	lsls	r3, r3, #16
 800bc42:	0f89      	lsrs	r1, r1, #30
 800bc44:	401e      	ands	r6, r3
 800bc46:	401c      	ands	r4, r3
 800bc48:	008b      	lsls	r3, r1, #2
 800bc4a:	18cb      	adds	r3, r1, r3
 800bc4c:	4661      	mov	r1, ip
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
 800bc4e:	0b12      	lsrs	r2, r2, #12
			__LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC)),
 800bc50:	4029      	ands	r1, r5
 800bc52:	005b      	lsls	r3, r3, #1
 800bc54:	185b      	adds	r3, r3, r1
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
 800bc56:	0091      	lsls	r1, r2, #2
 800bc58:	1852      	adds	r2, r2, r1
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos));
 800bc5a:	0b01      	lsrs	r1, r0, #12
 800bc5c:	0a00      	lsrs	r0, r0, #8
 800bc5e:	0109      	lsls	r1, r1, #4
 800bc60:	4028      	ands	r0, r5
 800bc62:	4308      	orrs	r0, r1
			2000 + __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
 800bc64:	0d24      	lsrs	r4, r4, #20
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
 800bc66:	4028      	ands	r0, r5
			2000 + __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
 800bc68:	00a5      	lsls	r5, r4, #2
 800bc6a:	46ac      	mov	ip, r5
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos));
 800bc6c:	0d35      	lsrs	r5, r6, #20
 800bc6e:	012d      	lsls	r5, r5, #4
 800bc70:	4464      	add	r4, ip
 800bc72:	46ac      	mov	ip, r5
 800bc74:	4645      	mov	r5, r8
 800bc76:	0c36      	lsrs	r6, r6, #16
 800bc78:	402e      	ands	r6, r5
 800bc7a:	4665      	mov	r5, ip
 800bc7c:	432e      	orrs	r6, r5
 800bc7e:	4645      	mov	r5, r8
 800bc80:	0064      	lsls	r4, r4, #1
 800bc82:	4035      	ands	r5, r6
 800bc84:	1964      	adds	r4, r4, r5
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
 800bc86:	25fa      	movs	r5, #250	@ 0xfa
 800bc88:	00ed      	lsls	r5, r5, #3
 800bc8a:	46ac      	mov	ip, r5
 800bc8c:	0052      	lsls	r2, r2, #1
 800bc8e:	1812      	adds	r2, r2, r0
			2000 + __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
 800bc90:	b2e4      	uxtb	r4, r4
	sprintf((char *)aEndDate, "%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)),
 800bc92:	480b      	ldr	r0, [pc, #44]	@ (800bcc0 <Show_RTC_Calendar+0x118>)
 800bc94:	4464      	add	r4, ip
 800bc96:	9400      	str	r4, [sp, #0]
 800bc98:	0004      	movs	r4, r0
 800bc9a:	b2db      	uxtb	r3, r3
 800bc9c:	4909      	ldr	r1, [pc, #36]	@ (800bcc4 <Show_RTC_Calendar+0x11c>)
 800bc9e:	f7fb f8b1 	bl	8006e04 <sprintf_>
	printf("%s\t %s\n", aEndTime, aEndDate);
 800bca2:	0022      	movs	r2, r4
 800bca4:	0039      	movs	r1, r7
 800bca6:	4808      	ldr	r0, [pc, #32]	@ (800bcc8 <Show_RTC_Calendar+0x120>)
 800bca8:	f7fb f898 	bl	8006ddc <printf_>
}
 800bcac:	b002      	add	sp, #8
 800bcae:	bc80      	pop	{r7}
 800bcb0:	46b8      	mov	r8, r7
 800bcb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcb4:	40002800 	.word	0x40002800
 800bcb8:	20000594 	.word	0x20000594
 800bcbc:	0801a2ac 	.word	0x0801a2ac
 800bcc0:	20000580 	.word	0x20000580
 800bcc4:	0801a2bc 	.word	0x0801a2bc
 800bcc8:	0801a2cc 	.word	0x0801a2cc

0800bccc <final_message>:
{ // sleep
 800bccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcce:	46c6      	mov	lr, r8
 800bcd0:	0004      	movs	r4, r0
 800bcd2:	b500      	push	{lr}
	Paint_DrawString_EN(Xstart, Ystart, "Vbat:", &calibri_20pts, WHITE, BLACK); // font size 17,24
 800bcd4:	2600      	movs	r6, #0
 800bcd6:	25ff      	movs	r5, #255	@ 0xff
{ // sleep
 800bcd8:	b082      	sub	sp, #8
	ESP_Init();
 800bcda:	f7ff ff23 	bl	800bb24 <ESP_Init>
	EPD_1IN54_V2_Init();
 800bcde:	f7fe fd75 	bl	800a7cc <EPD_1IN54_V2_Init>
	Paint_SelectImage(BlackImage); // Paint.Image = image;
 800bce2:	4b21      	ldr	r3, [pc, #132]	@ (800bd68 <final_message+0x9c>)
 800bce4:	4698      	mov	r8, r3
 800bce6:	6818      	ldr	r0, [r3, #0]
 800bce8:	f7ff fb0c 	bl	800b304 <Paint_SelectImage>
	Paint_Clear(WHITE);
 800bcec:	20ff      	movs	r0, #255	@ 0xff
 800bcee:	f7ff fb0f 	bl	800b310 <Paint_Clear>
	sprintf(str_array, "%d", bat_voltage);
 800bcf2:	4f1e      	ldr	r7, [pc, #120]	@ (800bd6c <final_message+0xa0>)
 800bcf4:	0022      	movs	r2, r4
 800bcf6:	0038      	movs	r0, r7
 800bcf8:	491d      	ldr	r1, [pc, #116]	@ (800bd70 <final_message+0xa4>)
 800bcfa:	f7fb f883 	bl	8006e04 <sprintf_>
	Paint_DrawString_EN(Xstart, Ystart, "Vbat:", &calibri_20pts, WHITE, BLACK); // font size 17,24
 800bcfe:	4c1d      	ldr	r4, [pc, #116]	@ (800bd74 <final_message+0xa8>)
 800bd00:	2102      	movs	r1, #2
 800bd02:	0023      	movs	r3, r4
 800bd04:	2005      	movs	r0, #5
 800bd06:	4a1c      	ldr	r2, [pc, #112]	@ (800bd78 <final_message+0xac>)
 800bd08:	9601      	str	r6, [sp, #4]
 800bd0a:	9500      	str	r5, [sp, #0]
 800bd0c:	f7ff fe16 	bl	800b93c <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 7 * 10, Ystart, str_array, &calibri_20pts, WHITE, BLACK);
 800bd10:	0023      	movs	r3, r4
 800bd12:	003a      	movs	r2, r7
 800bd14:	2102      	movs	r1, #2
 800bd16:	204b      	movs	r0, #75	@ 0x4b
 800bd18:	9601      	str	r6, [sp, #4]
 800bd1a:	9500      	str	r5, [sp, #0]
 800bd1c:	f7ff fe0e 	bl	800b93c <Paint_DrawString_EN>
	Show_RTC_Calendar();
 800bd20:	f7ff ff42 	bl	800bba8 <Show_RTC_Calendar>
	Paint_DrawString_EN(Xstart, Ystart + 75, "EndTime:", &calibri_20pts, WHITE, BLACK);
 800bd24:	0023      	movs	r3, r4
 800bd26:	214d      	movs	r1, #77	@ 0x4d
 800bd28:	2005      	movs	r0, #5
 800bd2a:	4a14      	ldr	r2, [pc, #80]	@ (800bd7c <final_message+0xb0>)
 800bd2c:	9601      	str	r6, [sp, #4]
 800bd2e:	9500      	str	r5, [sp, #0]
 800bd30:	f7ff fe04 	bl	800b93c <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart, Ystart + 100, aEndTime, &calibri_20pts, WHITE, BLACK);
 800bd34:	0023      	movs	r3, r4
 800bd36:	2166      	movs	r1, #102	@ 0x66
 800bd38:	2005      	movs	r0, #5
 800bd3a:	4a11      	ldr	r2, [pc, #68]	@ (800bd80 <final_message+0xb4>)
 800bd3c:	9601      	str	r6, [sp, #4]
 800bd3e:	9500      	str	r5, [sp, #0]
 800bd40:	f7ff fdfc 	bl	800b93c <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 6 * 10 + 20, Ystart + 100, aEndDate, &calibri_20pts, WHITE, BLACK);
 800bd44:	2166      	movs	r1, #102	@ 0x66
 800bd46:	4a0f      	ldr	r2, [pc, #60]	@ (800bd84 <final_message+0xb8>)
 800bd48:	0023      	movs	r3, r4
 800bd4a:	2055      	movs	r0, #85	@ 0x55
 800bd4c:	9601      	str	r6, [sp, #4]
 800bd4e:	9500      	str	r5, [sp, #0]
 800bd50:	f7ff fdf4 	bl	800b93c <Paint_DrawString_EN>
	EPD_1IN54_V2_Display(BlackImage);
 800bd54:	4643      	mov	r3, r8
 800bd56:	6818      	ldr	r0, [r3, #0]
 800bd58:	f7fe ff02 	bl	800ab60 <EPD_1IN54_V2_Display>
	EPD_1IN54_V2_Sleep();
 800bd5c:	f7ff f846 	bl	800adec <EPD_1IN54_V2_Sleep>
}
 800bd60:	b002      	add	sp, #8
 800bd62:	bc80      	pop	{r7}
 800bd64:	46b8      	mov	r8, r7
 800bd66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd68:	2000057c 	.word	0x2000057c
 800bd6c:	20000574 	.word	0x20000574
 800bd70:	0801a2d4 	.word	0x0801a2d4
 800bd74:	20000158 	.word	0x20000158
 800bd78:	0801a2d8 	.word	0x0801a2d8
 800bd7c:	0801a2e0 	.word	0x0801a2e0
 800bd80:	20000594 	.word	0x20000594
 800bd84:	20000580 	.word	0x20000580

0800bd88 <ESP_Init_standby>:

//	**************************___ ESP_Init_after_standby ___**********************
int ESP_Init_standby(void)
{
 800bd88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd8a:	46c6      	mov	lr, r8
 800bd8c:	b500      	push	{lr}
	printf("ESP_Init_standby\n");
 800bd8e:	484b      	ldr	r0, [pc, #300]	@ (800bebc <ESP_Init_standby+0x134>)
{
 800bd90:	b084      	sub	sp, #16
	printf("ESP_Init_standby\n");
 800bd92:	f7fb f823 	bl	8006ddc <printf_>
	// Create a new image cache
	/* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
	UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
	if ((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL)
 800bd96:	484a      	ldr	r0, [pc, #296]	@ (800bec0 <ESP_Init_standby+0x138>)
 800bd98:	f000 f8ae 	bl	800bef8 <malloc>
 800bd9c:	4c49      	ldr	r4, [pc, #292]	@ (800bec4 <ESP_Init_standby+0x13c>)
 800bd9e:	6020      	str	r0, [r4, #0]
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d100      	bne.n	800bda6 <ESP_Init_standby+0x1e>
 800bda4:	e083      	b.n	800beae <ESP_Init_standby+0x126>
	{
		printf("Failed to apply for black memory...\r\n");
		return -1;
	}
	Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800bda6:	26ff      	movs	r6, #255	@ 0xff
 800bda8:	2300      	movs	r3, #0
 800bdaa:	22c8      	movs	r2, #200	@ 0xc8
 800bdac:	21c8      	movs	r1, #200	@ 0xc8
 800bdae:	9600      	str	r6, [sp, #0]
 800bdb0:	f7ff fa88 	bl	800b2c4 <Paint_NewImage>

	// Drawing on the image ======================================================
	//    INFO("Drawing\r\n");

	Paint_SelectImage(BlackImage); // Paint.Image = image;
 800bdb4:	6820      	ldr	r0, [r4, #0]
 800bdb6:	f7ff faa5 	bl	800b304 <Paint_SelectImage>
	Paint_Clear(WHITE);
 800bdba:	20ff      	movs	r0, #255	@ 0xff
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800bdbc:	2500      	movs	r5, #0
	Paint_Clear(WHITE);
 800bdbe:	f7ff faa7 	bl	800b310 <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800bdc2:	2302      	movs	r3, #2
 800bdc4:	22c6      	movs	r2, #198	@ 0xc6
 800bdc6:	2103      	movs	r1, #3
 800bdc8:	2002      	movs	r0, #2
 800bdca:	9301      	str	r3, [sp, #4]
 800bdcc:	9502      	str	r5, [sp, #8]
 800bdce:	338a      	adds	r3, #138	@ 0x8a
 800bdd0:	9500      	str	r5, [sp, #0]
 800bdd2:	f7ff fd0f 	bl	800b7f4 <Paint_DrawRectangle>

	// T
	sprintf(str_array, "%3d", T_old);
 800bdd6:	4c3c      	ldr	r4, [pc, #240]	@ (800bec8 <ESP_Init_standby+0x140>)
 800bdd8:	4f3c      	ldr	r7, [pc, #240]	@ (800becc <ESP_Init_standby+0x144>)
 800bdda:	4b3d      	ldr	r3, [pc, #244]	@ (800bed0 <ESP_Init_standby+0x148>)
 800bddc:	0039      	movs	r1, r7
 800bdde:	881a      	ldrh	r2, [r3, #0]
 800bde0:	0020      	movs	r0, r4
 800bde2:	f7fb f80f 	bl	8006e04 <sprintf_>
	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800bde6:	4b3b      	ldr	r3, [pc, #236]	@ (800bed4 <ESP_Init_standby+0x14c>)
 800bde8:	7822      	ldrb	r2, [r4, #0]
 800bdea:	4698      	mov	r8, r3
 800bdec:	211e      	movs	r1, #30
 800bdee:	200a      	movs	r0, #10
 800bdf0:	9601      	str	r6, [sp, #4]
 800bdf2:	9500      	str	r5, [sp, #0]
 800bdf4:	f7ff fd8c 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800bdf8:	7862      	ldrb	r2, [r4, #1]
 800bdfa:	4643      	mov	r3, r8
 800bdfc:	211e      	movs	r1, #30
 800bdfe:	2043      	movs	r0, #67	@ 0x43
 800be00:	9601      	str	r6, [sp, #4]
 800be02:	9500      	str	r5, [sp, #0]
 800be04:	f7ff fd84 	bl	800b910 <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); // Draw decimal point
 800be08:	2301      	movs	r3, #1
 800be0a:	2200      	movs	r2, #0
 800be0c:	2164      	movs	r1, #100	@ 0x64
 800be0e:	2083      	movs	r0, #131	@ 0x83
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	3304      	adds	r3, #4
 800be14:	f7ff fbb0 	bl	800b578 <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);
 800be18:	78a2      	ldrb	r2, [r4, #2]
 800be1a:	212e      	movs	r1, #46	@ 0x2e
 800be1c:	208e      	movs	r0, #142	@ 0x8e
 800be1e:	4b2e      	ldr	r3, [pc, #184]	@ (800bed8 <ESP_Init_standby+0x150>)
 800be20:	9601      	str	r6, [sp, #4]
 800be22:	9500      	str	r5, [sp, #0]
 800be24:	f7ff fd74 	bl	800b910 <Paint_DrawChar>
	// hum
	uint8_t x = 125;
	uint8_t y = 150;
	// char pcent = '%';
	//  sprintf(str_array, "%2d%%", H_old);
	snprintf(str_array, sizeof(str_array), "%2d", H_old); // Format the number
 800be28:	4b2c      	ldr	r3, [pc, #176]	@ (800bedc <ESP_Init_standby+0x154>)
 800be2a:	2107      	movs	r1, #7
 800be2c:	881b      	ldrh	r3, [r3, #0]
 800be2e:	4a2c      	ldr	r2, [pc, #176]	@ (800bee0 <ESP_Init_standby+0x158>)
 800be30:	0020      	movs	r0, r4
 800be32:	f7fa fffd 	bl	8006e30 <snprintf_>
	// append % to string
	// strncat(str_array, &pcent, 1);
	strncat(str_array, "%", sizeof(str_array) - strlen(str_array) - 1);			// Append %
 800be36:	0020      	movs	r0, r4
 800be38:	f7f4 f966 	bl	8000108 <strlen>
 800be3c:	2206      	movs	r2, #6
 800be3e:	4929      	ldr	r1, [pc, #164]	@ (800bee4 <ESP_Init_standby+0x15c>)
 800be40:	1a12      	subs	r2, r2, r0
 800be42:	0020      	movs	r0, r4
 800be44:	f000 fe9e 	bl	800cb84 <strncat>
	Paint_DrawString_EN(x, y, (char *)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800be48:	0022      	movs	r2, r4
 800be4a:	2196      	movs	r1, #150	@ 0x96
 800be4c:	207d      	movs	r0, #125	@ 0x7d
 800be4e:	4b26      	ldr	r3, [pc, #152]	@ (800bee8 <ESP_Init_standby+0x160>)
 800be50:	9501      	str	r5, [sp, #4]
 800be52:	9600      	str	r6, [sp, #0]
 800be54:	f7ff fd72 	bl	800b93c <Paint_DrawString_EN>

	// battery voltage
	x = 3;
	y = 160;
	sprintf(str_array, "%3d", vbat_old);
 800be58:	4b24      	ldr	r3, [pc, #144]	@ (800beec <ESP_Init_standby+0x164>)
 800be5a:	0039      	movs	r1, r7
 800be5c:	881a      	ldrh	r2, [r3, #0]
 800be5e:	0020      	movs	r0, r4
 800be60:	f7fa ffd0 	bl	8006e04 <sprintf_>

	Paint_ClearWindows(x, y, x + 40, y + 29, WHITE);
 800be64:	23bd      	movs	r3, #189	@ 0xbd
 800be66:	222b      	movs	r2, #43	@ 0x2b
 800be68:	21a0      	movs	r1, #160	@ 0xa0
 800be6a:	2003      	movs	r0, #3
 800be6c:	9600      	str	r6, [sp, #0]
 800be6e:	f7ff fa8f 	bl	800b390 <Paint_ClearWindows>
	Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE); // 	12, 29, 8
 800be72:	4f1f      	ldr	r7, [pc, #124]	@ (800bef0 <ESP_Init_standby+0x168>)
 800be74:	7822      	ldrb	r2, [r4, #0]
 800be76:	003b      	movs	r3, r7
 800be78:	21a0      	movs	r1, #160	@ 0xa0
 800be7a:	2003      	movs	r0, #3
 800be7c:	9601      	str	r6, [sp, #4]
 800be7e:	9500      	str	r5, [sp, #0]
 800be80:	f7ff fd46 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(x + 12, y, str_array[1], &calibri_24pts, BLACK, WHITE);
 800be84:	7862      	ldrb	r2, [r4, #1]
 800be86:	003b      	movs	r3, r7
 800be88:	21a0      	movs	r1, #160	@ 0xa0
 800be8a:	200f      	movs	r0, #15
 800be8c:	9601      	str	r6, [sp, #4]
 800be8e:	9500      	str	r5, [sp, #0]
 800be90:	f7ff fd3e 	bl	800b910 <Paint_DrawChar>
	Paint_DrawChar(x + 12 + 12, y, str_array[2], &calibri_24pts, BLACK, WHITE);
 800be94:	78a2      	ldrb	r2, [r4, #2]
 800be96:	201b      	movs	r0, #27
 800be98:	003b      	movs	r3, r7
 800be9a:	21a0      	movs	r1, #160	@ 0xa0
 800be9c:	9601      	str	r6, [sp, #4]
 800be9e:	9500      	str	r5, [sp, #0]
 800bea0:	f7ff fd36 	bl	800b910 <Paint_DrawChar>

	//		EPD_1IN54_V2_Display(BlackImage);
	//		EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
	//		EPD_1IN54_V2_Init_Partial();

	return 0;
 800bea4:	2000      	movs	r0, #0
}
 800bea6:	b004      	add	sp, #16
 800bea8:	bc80      	pop	{r7}
 800beaa:	46b8      	mov	r8, r7
 800beac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("Failed to apply for black memory...\r\n");
 800beae:	4811      	ldr	r0, [pc, #68]	@ (800bef4 <ESP_Init_standby+0x16c>)
 800beb0:	f7fa ff94 	bl	8006ddc <printf_>
		return -1;
 800beb4:	2001      	movs	r0, #1
 800beb6:	4240      	negs	r0, r0
 800beb8:	e7f5      	b.n	800bea6 <ESP_Init_standby+0x11e>
 800beba:	46c0      	nop			@ (mov r8, r8)
 800bebc:	0801a2ec 	.word	0x0801a2ec
 800bec0:	00001388 	.word	0x00001388
 800bec4:	2000057c 	.word	0x2000057c
 800bec8:	20000574 	.word	0x20000574
 800becc:	0801a264 	.word	0x0801a264
 800bed0:	200003cc 	.word	0x200003cc
 800bed4:	20000150 	.word	0x20000150
 800bed8:	20000170 	.word	0x20000170
 800bedc:	200003ce 	.word	0x200003ce
 800bee0:	0801a254 	.word	0x0801a254
 800bee4:	0801a274 	.word	0x0801a274
 800bee8:	20000168 	.word	0x20000168
 800beec:	200003ca 	.word	0x200003ca
 800bef0:	20000160 	.word	0x20000160
 800bef4:	0801a284 	.word	0x0801a284

0800bef8 <malloc>:
 800bef8:	b510      	push	{r4, lr}
 800befa:	4b03      	ldr	r3, [pc, #12]	@ (800bf08 <malloc+0x10>)
 800befc:	0001      	movs	r1, r0
 800befe:	6818      	ldr	r0, [r3, #0]
 800bf00:	f000 f826 	bl	800bf50 <_malloc_r>
 800bf04:	bd10      	pop	{r4, pc}
 800bf06:	46c0      	nop			@ (mov r8, r8)
 800bf08:	20000184 	.word	0x20000184

0800bf0c <sbrk_aligned>:
 800bf0c:	b570      	push	{r4, r5, r6, lr}
 800bf0e:	4e0f      	ldr	r6, [pc, #60]	@ (800bf4c <sbrk_aligned+0x40>)
 800bf10:	000d      	movs	r5, r1
 800bf12:	6831      	ldr	r1, [r6, #0]
 800bf14:	0004      	movs	r4, r0
 800bf16:	2900      	cmp	r1, #0
 800bf18:	d102      	bne.n	800bf20 <sbrk_aligned+0x14>
 800bf1a:	f000 fe87 	bl	800cc2c <_sbrk_r>
 800bf1e:	6030      	str	r0, [r6, #0]
 800bf20:	0029      	movs	r1, r5
 800bf22:	0020      	movs	r0, r4
 800bf24:	f000 fe82 	bl	800cc2c <_sbrk_r>
 800bf28:	1c43      	adds	r3, r0, #1
 800bf2a:	d103      	bne.n	800bf34 <sbrk_aligned+0x28>
 800bf2c:	2501      	movs	r5, #1
 800bf2e:	426d      	negs	r5, r5
 800bf30:	0028      	movs	r0, r5
 800bf32:	bd70      	pop	{r4, r5, r6, pc}
 800bf34:	2303      	movs	r3, #3
 800bf36:	1cc5      	adds	r5, r0, #3
 800bf38:	439d      	bics	r5, r3
 800bf3a:	42a8      	cmp	r0, r5
 800bf3c:	d0f8      	beq.n	800bf30 <sbrk_aligned+0x24>
 800bf3e:	1a29      	subs	r1, r5, r0
 800bf40:	0020      	movs	r0, r4
 800bf42:	f000 fe73 	bl	800cc2c <_sbrk_r>
 800bf46:	3001      	adds	r0, #1
 800bf48:	d1f2      	bne.n	800bf30 <sbrk_aligned+0x24>
 800bf4a:	e7ef      	b.n	800bf2c <sbrk_aligned+0x20>
 800bf4c:	200005a8 	.word	0x200005a8

0800bf50 <_malloc_r>:
 800bf50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf52:	2203      	movs	r2, #3
 800bf54:	1ccb      	adds	r3, r1, #3
 800bf56:	4393      	bics	r3, r2
 800bf58:	3308      	adds	r3, #8
 800bf5a:	0005      	movs	r5, r0
 800bf5c:	001f      	movs	r7, r3
 800bf5e:	2b0c      	cmp	r3, #12
 800bf60:	d234      	bcs.n	800bfcc <_malloc_r+0x7c>
 800bf62:	270c      	movs	r7, #12
 800bf64:	42b9      	cmp	r1, r7
 800bf66:	d833      	bhi.n	800bfd0 <_malloc_r+0x80>
 800bf68:	0028      	movs	r0, r5
 800bf6a:	f000 f871 	bl	800c050 <__malloc_lock>
 800bf6e:	4e37      	ldr	r6, [pc, #220]	@ (800c04c <_malloc_r+0xfc>)
 800bf70:	6833      	ldr	r3, [r6, #0]
 800bf72:	001c      	movs	r4, r3
 800bf74:	2c00      	cmp	r4, #0
 800bf76:	d12f      	bne.n	800bfd8 <_malloc_r+0x88>
 800bf78:	0039      	movs	r1, r7
 800bf7a:	0028      	movs	r0, r5
 800bf7c:	f7ff ffc6 	bl	800bf0c <sbrk_aligned>
 800bf80:	0004      	movs	r4, r0
 800bf82:	1c43      	adds	r3, r0, #1
 800bf84:	d15f      	bne.n	800c046 <_malloc_r+0xf6>
 800bf86:	6834      	ldr	r4, [r6, #0]
 800bf88:	9400      	str	r4, [sp, #0]
 800bf8a:	9b00      	ldr	r3, [sp, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d14a      	bne.n	800c026 <_malloc_r+0xd6>
 800bf90:	2c00      	cmp	r4, #0
 800bf92:	d052      	beq.n	800c03a <_malloc_r+0xea>
 800bf94:	6823      	ldr	r3, [r4, #0]
 800bf96:	0028      	movs	r0, r5
 800bf98:	18e3      	adds	r3, r4, r3
 800bf9a:	9900      	ldr	r1, [sp, #0]
 800bf9c:	9301      	str	r3, [sp, #4]
 800bf9e:	f000 fe45 	bl	800cc2c <_sbrk_r>
 800bfa2:	9b01      	ldr	r3, [sp, #4]
 800bfa4:	4283      	cmp	r3, r0
 800bfa6:	d148      	bne.n	800c03a <_malloc_r+0xea>
 800bfa8:	6823      	ldr	r3, [r4, #0]
 800bfaa:	0028      	movs	r0, r5
 800bfac:	1aff      	subs	r7, r7, r3
 800bfae:	0039      	movs	r1, r7
 800bfb0:	f7ff ffac 	bl	800bf0c <sbrk_aligned>
 800bfb4:	3001      	adds	r0, #1
 800bfb6:	d040      	beq.n	800c03a <_malloc_r+0xea>
 800bfb8:	6823      	ldr	r3, [r4, #0]
 800bfba:	19db      	adds	r3, r3, r7
 800bfbc:	6023      	str	r3, [r4, #0]
 800bfbe:	6833      	ldr	r3, [r6, #0]
 800bfc0:	685a      	ldr	r2, [r3, #4]
 800bfc2:	2a00      	cmp	r2, #0
 800bfc4:	d133      	bne.n	800c02e <_malloc_r+0xde>
 800bfc6:	9b00      	ldr	r3, [sp, #0]
 800bfc8:	6033      	str	r3, [r6, #0]
 800bfca:	e019      	b.n	800c000 <_malloc_r+0xb0>
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	dac9      	bge.n	800bf64 <_malloc_r+0x14>
 800bfd0:	230c      	movs	r3, #12
 800bfd2:	602b      	str	r3, [r5, #0]
 800bfd4:	2000      	movs	r0, #0
 800bfd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bfd8:	6821      	ldr	r1, [r4, #0]
 800bfda:	1bc9      	subs	r1, r1, r7
 800bfdc:	d420      	bmi.n	800c020 <_malloc_r+0xd0>
 800bfde:	290b      	cmp	r1, #11
 800bfe0:	d90a      	bls.n	800bff8 <_malloc_r+0xa8>
 800bfe2:	19e2      	adds	r2, r4, r7
 800bfe4:	6027      	str	r7, [r4, #0]
 800bfe6:	42a3      	cmp	r3, r4
 800bfe8:	d104      	bne.n	800bff4 <_malloc_r+0xa4>
 800bfea:	6032      	str	r2, [r6, #0]
 800bfec:	6863      	ldr	r3, [r4, #4]
 800bfee:	6011      	str	r1, [r2, #0]
 800bff0:	6053      	str	r3, [r2, #4]
 800bff2:	e005      	b.n	800c000 <_malloc_r+0xb0>
 800bff4:	605a      	str	r2, [r3, #4]
 800bff6:	e7f9      	b.n	800bfec <_malloc_r+0x9c>
 800bff8:	6862      	ldr	r2, [r4, #4]
 800bffa:	42a3      	cmp	r3, r4
 800bffc:	d10e      	bne.n	800c01c <_malloc_r+0xcc>
 800bffe:	6032      	str	r2, [r6, #0]
 800c000:	0028      	movs	r0, r5
 800c002:	f000 f82d 	bl	800c060 <__malloc_unlock>
 800c006:	0020      	movs	r0, r4
 800c008:	2207      	movs	r2, #7
 800c00a:	300b      	adds	r0, #11
 800c00c:	1d23      	adds	r3, r4, #4
 800c00e:	4390      	bics	r0, r2
 800c010:	1ac2      	subs	r2, r0, r3
 800c012:	4298      	cmp	r0, r3
 800c014:	d0df      	beq.n	800bfd6 <_malloc_r+0x86>
 800c016:	1a1b      	subs	r3, r3, r0
 800c018:	50a3      	str	r3, [r4, r2]
 800c01a:	e7dc      	b.n	800bfd6 <_malloc_r+0x86>
 800c01c:	605a      	str	r2, [r3, #4]
 800c01e:	e7ef      	b.n	800c000 <_malloc_r+0xb0>
 800c020:	0023      	movs	r3, r4
 800c022:	6864      	ldr	r4, [r4, #4]
 800c024:	e7a6      	b.n	800bf74 <_malloc_r+0x24>
 800c026:	9c00      	ldr	r4, [sp, #0]
 800c028:	6863      	ldr	r3, [r4, #4]
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	e7ad      	b.n	800bf8a <_malloc_r+0x3a>
 800c02e:	001a      	movs	r2, r3
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	42a3      	cmp	r3, r4
 800c034:	d1fb      	bne.n	800c02e <_malloc_r+0xde>
 800c036:	2300      	movs	r3, #0
 800c038:	e7da      	b.n	800bff0 <_malloc_r+0xa0>
 800c03a:	230c      	movs	r3, #12
 800c03c:	0028      	movs	r0, r5
 800c03e:	602b      	str	r3, [r5, #0]
 800c040:	f000 f80e 	bl	800c060 <__malloc_unlock>
 800c044:	e7c6      	b.n	800bfd4 <_malloc_r+0x84>
 800c046:	6007      	str	r7, [r0, #0]
 800c048:	e7da      	b.n	800c000 <_malloc_r+0xb0>
 800c04a:	46c0      	nop			@ (mov r8, r8)
 800c04c:	200005ac 	.word	0x200005ac

0800c050 <__malloc_lock>:
 800c050:	b510      	push	{r4, lr}
 800c052:	4802      	ldr	r0, [pc, #8]	@ (800c05c <__malloc_lock+0xc>)
 800c054:	f000 fe3b 	bl	800ccce <__retarget_lock_acquire_recursive>
 800c058:	bd10      	pop	{r4, pc}
 800c05a:	46c0      	nop			@ (mov r8, r8)
 800c05c:	200006f0 	.word	0x200006f0

0800c060 <__malloc_unlock>:
 800c060:	b510      	push	{r4, lr}
 800c062:	4802      	ldr	r0, [pc, #8]	@ (800c06c <__malloc_unlock+0xc>)
 800c064:	f000 fe34 	bl	800ccd0 <__retarget_lock_release_recursive>
 800c068:	bd10      	pop	{r4, pc}
 800c06a:	46c0      	nop			@ (mov r8, r8)
 800c06c:	200006f0 	.word	0x200006f0

0800c070 <__cvt>:
 800c070:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c072:	001f      	movs	r7, r3
 800c074:	2300      	movs	r3, #0
 800c076:	0016      	movs	r6, r2
 800c078:	b08b      	sub	sp, #44	@ 0x2c
 800c07a:	429f      	cmp	r7, r3
 800c07c:	da04      	bge.n	800c088 <__cvt+0x18>
 800c07e:	2180      	movs	r1, #128	@ 0x80
 800c080:	0609      	lsls	r1, r1, #24
 800c082:	187b      	adds	r3, r7, r1
 800c084:	001f      	movs	r7, r3
 800c086:	232d      	movs	r3, #45	@ 0x2d
 800c088:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c08a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c08c:	7013      	strb	r3, [r2, #0]
 800c08e:	2320      	movs	r3, #32
 800c090:	2203      	movs	r2, #3
 800c092:	439d      	bics	r5, r3
 800c094:	2d46      	cmp	r5, #70	@ 0x46
 800c096:	d007      	beq.n	800c0a8 <__cvt+0x38>
 800c098:	002b      	movs	r3, r5
 800c09a:	3b45      	subs	r3, #69	@ 0x45
 800c09c:	4259      	negs	r1, r3
 800c09e:	414b      	adcs	r3, r1
 800c0a0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c0a2:	3a01      	subs	r2, #1
 800c0a4:	18cb      	adds	r3, r1, r3
 800c0a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c0a8:	ab09      	add	r3, sp, #36	@ 0x24
 800c0aa:	9304      	str	r3, [sp, #16]
 800c0ac:	ab08      	add	r3, sp, #32
 800c0ae:	9303      	str	r3, [sp, #12]
 800c0b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0b2:	9200      	str	r2, [sp, #0]
 800c0b4:	9302      	str	r3, [sp, #8]
 800c0b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0b8:	0032      	movs	r2, r6
 800c0ba:	9301      	str	r3, [sp, #4]
 800c0bc:	003b      	movs	r3, r7
 800c0be:	f000 fea1 	bl	800ce04 <_dtoa_r>
 800c0c2:	0004      	movs	r4, r0
 800c0c4:	2d47      	cmp	r5, #71	@ 0x47
 800c0c6:	d11b      	bne.n	800c100 <__cvt+0x90>
 800c0c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c0ca:	07db      	lsls	r3, r3, #31
 800c0cc:	d511      	bpl.n	800c0f2 <__cvt+0x82>
 800c0ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0d0:	18c3      	adds	r3, r0, r3
 800c0d2:	9307      	str	r3, [sp, #28]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	0030      	movs	r0, r6
 800c0da:	0039      	movs	r1, r7
 800c0dc:	f7f4 f9b6 	bl	800044c <__aeabi_dcmpeq>
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	d001      	beq.n	800c0e8 <__cvt+0x78>
 800c0e4:	9b07      	ldr	r3, [sp, #28]
 800c0e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0e8:	2230      	movs	r2, #48	@ 0x30
 800c0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ec:	9907      	ldr	r1, [sp, #28]
 800c0ee:	428b      	cmp	r3, r1
 800c0f0:	d320      	bcc.n	800c134 <__cvt+0xc4>
 800c0f2:	0020      	movs	r0, r4
 800c0f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c0f8:	1b1b      	subs	r3, r3, r4
 800c0fa:	6013      	str	r3, [r2, #0]
 800c0fc:	b00b      	add	sp, #44	@ 0x2c
 800c0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c100:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c102:	18c3      	adds	r3, r0, r3
 800c104:	9307      	str	r3, [sp, #28]
 800c106:	2d46      	cmp	r5, #70	@ 0x46
 800c108:	d1e4      	bne.n	800c0d4 <__cvt+0x64>
 800c10a:	7803      	ldrb	r3, [r0, #0]
 800c10c:	2b30      	cmp	r3, #48	@ 0x30
 800c10e:	d10c      	bne.n	800c12a <__cvt+0xba>
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	0030      	movs	r0, r6
 800c116:	0039      	movs	r1, r7
 800c118:	f7f4 f998 	bl	800044c <__aeabi_dcmpeq>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d104      	bne.n	800c12a <__cvt+0xba>
 800c120:	2301      	movs	r3, #1
 800c122:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800c124:	1a9b      	subs	r3, r3, r2
 800c126:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c128:	6013      	str	r3, [r2, #0]
 800c12a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c12c:	9a07      	ldr	r2, [sp, #28]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	18d3      	adds	r3, r2, r3
 800c132:	e7ce      	b.n	800c0d2 <__cvt+0x62>
 800c134:	1c59      	adds	r1, r3, #1
 800c136:	9109      	str	r1, [sp, #36]	@ 0x24
 800c138:	701a      	strb	r2, [r3, #0]
 800c13a:	e7d6      	b.n	800c0ea <__cvt+0x7a>

0800c13c <__exponent>:
 800c13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c13e:	232b      	movs	r3, #43	@ 0x2b
 800c140:	0005      	movs	r5, r0
 800c142:	000c      	movs	r4, r1
 800c144:	b085      	sub	sp, #20
 800c146:	7002      	strb	r2, [r0, #0]
 800c148:	2900      	cmp	r1, #0
 800c14a:	da01      	bge.n	800c150 <__exponent+0x14>
 800c14c:	424c      	negs	r4, r1
 800c14e:	3302      	adds	r3, #2
 800c150:	706b      	strb	r3, [r5, #1]
 800c152:	2c09      	cmp	r4, #9
 800c154:	dd2c      	ble.n	800c1b0 <__exponent+0x74>
 800c156:	ab02      	add	r3, sp, #8
 800c158:	1dde      	adds	r6, r3, #7
 800c15a:	0020      	movs	r0, r4
 800c15c:	210a      	movs	r1, #10
 800c15e:	f7f4 f95f 	bl	8000420 <__aeabi_idivmod>
 800c162:	0037      	movs	r7, r6
 800c164:	3130      	adds	r1, #48	@ 0x30
 800c166:	3e01      	subs	r6, #1
 800c168:	0020      	movs	r0, r4
 800c16a:	7031      	strb	r1, [r6, #0]
 800c16c:	210a      	movs	r1, #10
 800c16e:	9401      	str	r4, [sp, #4]
 800c170:	f7f4 f870 	bl	8000254 <__divsi3>
 800c174:	9b01      	ldr	r3, [sp, #4]
 800c176:	0004      	movs	r4, r0
 800c178:	2b63      	cmp	r3, #99	@ 0x63
 800c17a:	dcee      	bgt.n	800c15a <__exponent+0x1e>
 800c17c:	1eba      	subs	r2, r7, #2
 800c17e:	1ca8      	adds	r0, r5, #2
 800c180:	0001      	movs	r1, r0
 800c182:	0013      	movs	r3, r2
 800c184:	3430      	adds	r4, #48	@ 0x30
 800c186:	7014      	strb	r4, [r2, #0]
 800c188:	ac02      	add	r4, sp, #8
 800c18a:	3407      	adds	r4, #7
 800c18c:	429c      	cmp	r4, r3
 800c18e:	d80a      	bhi.n	800c1a6 <__exponent+0x6a>
 800c190:	2300      	movs	r3, #0
 800c192:	42a2      	cmp	r2, r4
 800c194:	d803      	bhi.n	800c19e <__exponent+0x62>
 800c196:	3309      	adds	r3, #9
 800c198:	aa02      	add	r2, sp, #8
 800c19a:	189b      	adds	r3, r3, r2
 800c19c:	1bdb      	subs	r3, r3, r7
 800c19e:	18c0      	adds	r0, r0, r3
 800c1a0:	1b40      	subs	r0, r0, r5
 800c1a2:	b005      	add	sp, #20
 800c1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1a6:	781c      	ldrb	r4, [r3, #0]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	700c      	strb	r4, [r1, #0]
 800c1ac:	3101      	adds	r1, #1
 800c1ae:	e7eb      	b.n	800c188 <__exponent+0x4c>
 800c1b0:	2330      	movs	r3, #48	@ 0x30
 800c1b2:	18e4      	adds	r4, r4, r3
 800c1b4:	70ab      	strb	r3, [r5, #2]
 800c1b6:	1d28      	adds	r0, r5, #4
 800c1b8:	70ec      	strb	r4, [r5, #3]
 800c1ba:	e7f1      	b.n	800c1a0 <__exponent+0x64>

0800c1bc <_printf_float>:
 800c1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1be:	b097      	sub	sp, #92	@ 0x5c
 800c1c0:	000d      	movs	r5, r1
 800c1c2:	920a      	str	r2, [sp, #40]	@ 0x28
 800c1c4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800c1c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c1c8:	9009      	str	r0, [sp, #36]	@ 0x24
 800c1ca:	f000 fcf1 	bl	800cbb0 <_localeconv_r>
 800c1ce:	6803      	ldr	r3, [r0, #0]
 800c1d0:	0018      	movs	r0, r3
 800c1d2:	930d      	str	r3, [sp, #52]	@ 0x34
 800c1d4:	f7f3 ff98 	bl	8000108 <strlen>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c1dc:	9314      	str	r3, [sp, #80]	@ 0x50
 800c1de:	7e2b      	ldrb	r3, [r5, #24]
 800c1e0:	2207      	movs	r2, #7
 800c1e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c1e4:	682b      	ldr	r3, [r5, #0]
 800c1e6:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	05c9      	lsls	r1, r1, #23
 800c1ee:	d545      	bpl.n	800c27c <_printf_float+0xc0>
 800c1f0:	189b      	adds	r3, r3, r2
 800c1f2:	4393      	bics	r3, r2
 800c1f4:	001a      	movs	r2, r3
 800c1f6:	3208      	adds	r2, #8
 800c1f8:	6022      	str	r2, [r4, #0]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	681e      	ldr	r6, [r3, #0]
 800c1fe:	685f      	ldr	r7, [r3, #4]
 800c200:	007b      	lsls	r3, r7, #1
 800c202:	085b      	lsrs	r3, r3, #1
 800c204:	9311      	str	r3, [sp, #68]	@ 0x44
 800c206:	9610      	str	r6, [sp, #64]	@ 0x40
 800c208:	64ae      	str	r6, [r5, #72]	@ 0x48
 800c20a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800c20c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c20e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c210:	4ba7      	ldr	r3, [pc, #668]	@ (800c4b0 <_printf_float+0x2f4>)
 800c212:	4252      	negs	r2, r2
 800c214:	f7f6 f87c 	bl	8002310 <__aeabi_dcmpun>
 800c218:	2800      	cmp	r0, #0
 800c21a:	d131      	bne.n	800c280 <_printf_float+0xc4>
 800c21c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c21e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c220:	2201      	movs	r2, #1
 800c222:	4ba3      	ldr	r3, [pc, #652]	@ (800c4b0 <_printf_float+0x2f4>)
 800c224:	4252      	negs	r2, r2
 800c226:	f7f4 f921 	bl	800046c <__aeabi_dcmple>
 800c22a:	2800      	cmp	r0, #0
 800c22c:	d128      	bne.n	800c280 <_printf_float+0xc4>
 800c22e:	2200      	movs	r2, #0
 800c230:	2300      	movs	r3, #0
 800c232:	0030      	movs	r0, r6
 800c234:	0039      	movs	r1, r7
 800c236:	f7f4 f90f 	bl	8000458 <__aeabi_dcmplt>
 800c23a:	2800      	cmp	r0, #0
 800c23c:	d003      	beq.n	800c246 <_printf_float+0x8a>
 800c23e:	002b      	movs	r3, r5
 800c240:	222d      	movs	r2, #45	@ 0x2d
 800c242:	3343      	adds	r3, #67	@ 0x43
 800c244:	701a      	strb	r2, [r3, #0]
 800c246:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c248:	4f9a      	ldr	r7, [pc, #616]	@ (800c4b4 <_printf_float+0x2f8>)
 800c24a:	2b47      	cmp	r3, #71	@ 0x47
 800c24c:	d900      	bls.n	800c250 <_printf_float+0x94>
 800c24e:	4f9a      	ldr	r7, [pc, #616]	@ (800c4b8 <_printf_float+0x2fc>)
 800c250:	2303      	movs	r3, #3
 800c252:	2400      	movs	r4, #0
 800c254:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c256:	612b      	str	r3, [r5, #16]
 800c258:	3301      	adds	r3, #1
 800c25a:	439a      	bics	r2, r3
 800c25c:	602a      	str	r2, [r5, #0]
 800c25e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c260:	0029      	movs	r1, r5
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c266:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c268:	aa15      	add	r2, sp, #84	@ 0x54
 800c26a:	f000 f9e5 	bl	800c638 <_printf_common>
 800c26e:	3001      	adds	r0, #1
 800c270:	d000      	beq.n	800c274 <_printf_float+0xb8>
 800c272:	e09f      	b.n	800c3b4 <_printf_float+0x1f8>
 800c274:	2001      	movs	r0, #1
 800c276:	4240      	negs	r0, r0
 800c278:	b017      	add	sp, #92	@ 0x5c
 800c27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c27c:	3307      	adds	r3, #7
 800c27e:	e7b8      	b.n	800c1f2 <_printf_float+0x36>
 800c280:	0032      	movs	r2, r6
 800c282:	003b      	movs	r3, r7
 800c284:	0030      	movs	r0, r6
 800c286:	0039      	movs	r1, r7
 800c288:	f7f6 f842 	bl	8002310 <__aeabi_dcmpun>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d00b      	beq.n	800c2a8 <_printf_float+0xec>
 800c290:	2f00      	cmp	r7, #0
 800c292:	da03      	bge.n	800c29c <_printf_float+0xe0>
 800c294:	002b      	movs	r3, r5
 800c296:	222d      	movs	r2, #45	@ 0x2d
 800c298:	3343      	adds	r3, #67	@ 0x43
 800c29a:	701a      	strb	r2, [r3, #0]
 800c29c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c29e:	4f87      	ldr	r7, [pc, #540]	@ (800c4bc <_printf_float+0x300>)
 800c2a0:	2b47      	cmp	r3, #71	@ 0x47
 800c2a2:	d9d5      	bls.n	800c250 <_printf_float+0x94>
 800c2a4:	4f86      	ldr	r7, [pc, #536]	@ (800c4c0 <_printf_float+0x304>)
 800c2a6:	e7d3      	b.n	800c250 <_printf_float+0x94>
 800c2a8:	2220      	movs	r2, #32
 800c2aa:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800c2ac:	686b      	ldr	r3, [r5, #4]
 800c2ae:	4394      	bics	r4, r2
 800c2b0:	1c5a      	adds	r2, r3, #1
 800c2b2:	d146      	bne.n	800c342 <_printf_float+0x186>
 800c2b4:	3307      	adds	r3, #7
 800c2b6:	606b      	str	r3, [r5, #4]
 800c2b8:	2380      	movs	r3, #128	@ 0x80
 800c2ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2bc:	00db      	lsls	r3, r3, #3
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	602b      	str	r3, [r5, #0]
 800c2c4:	9206      	str	r2, [sp, #24]
 800c2c6:	aa14      	add	r2, sp, #80	@ 0x50
 800c2c8:	9205      	str	r2, [sp, #20]
 800c2ca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2cc:	a90a      	add	r1, sp, #40	@ 0x28
 800c2ce:	9204      	str	r2, [sp, #16]
 800c2d0:	aa13      	add	r2, sp, #76	@ 0x4c
 800c2d2:	9203      	str	r2, [sp, #12]
 800c2d4:	2223      	movs	r2, #35	@ 0x23
 800c2d6:	1852      	adds	r2, r2, r1
 800c2d8:	9202      	str	r2, [sp, #8]
 800c2da:	9301      	str	r3, [sp, #4]
 800c2dc:	686b      	ldr	r3, [r5, #4]
 800c2de:	0032      	movs	r2, r6
 800c2e0:	9300      	str	r3, [sp, #0]
 800c2e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c2e4:	003b      	movs	r3, r7
 800c2e6:	f7ff fec3 	bl	800c070 <__cvt>
 800c2ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c2ec:	0007      	movs	r7, r0
 800c2ee:	2c47      	cmp	r4, #71	@ 0x47
 800c2f0:	d12d      	bne.n	800c34e <_printf_float+0x192>
 800c2f2:	1cd3      	adds	r3, r2, #3
 800c2f4:	db02      	blt.n	800c2fc <_printf_float+0x140>
 800c2f6:	686b      	ldr	r3, [r5, #4]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	dd48      	ble.n	800c38e <_printf_float+0x1d2>
 800c2fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2fe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c300:	3b02      	subs	r3, #2
 800c302:	b2db      	uxtb	r3, r3
 800c304:	930c      	str	r3, [sp, #48]	@ 0x30
 800c306:	0028      	movs	r0, r5
 800c308:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c30a:	3901      	subs	r1, #1
 800c30c:	3050      	adds	r0, #80	@ 0x50
 800c30e:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c310:	f7ff ff14 	bl	800c13c <__exponent>
 800c314:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c316:	0004      	movs	r4, r0
 800c318:	1813      	adds	r3, r2, r0
 800c31a:	612b      	str	r3, [r5, #16]
 800c31c:	2a01      	cmp	r2, #1
 800c31e:	dc02      	bgt.n	800c326 <_printf_float+0x16a>
 800c320:	682a      	ldr	r2, [r5, #0]
 800c322:	07d2      	lsls	r2, r2, #31
 800c324:	d501      	bpl.n	800c32a <_printf_float+0x16e>
 800c326:	3301      	adds	r3, #1
 800c328:	612b      	str	r3, [r5, #16]
 800c32a:	2323      	movs	r3, #35	@ 0x23
 800c32c:	aa0a      	add	r2, sp, #40	@ 0x28
 800c32e:	189b      	adds	r3, r3, r2
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d100      	bne.n	800c338 <_printf_float+0x17c>
 800c336:	e792      	b.n	800c25e <_printf_float+0xa2>
 800c338:	002b      	movs	r3, r5
 800c33a:	222d      	movs	r2, #45	@ 0x2d
 800c33c:	3343      	adds	r3, #67	@ 0x43
 800c33e:	701a      	strb	r2, [r3, #0]
 800c340:	e78d      	b.n	800c25e <_printf_float+0xa2>
 800c342:	2c47      	cmp	r4, #71	@ 0x47
 800c344:	d1b8      	bne.n	800c2b8 <_printf_float+0xfc>
 800c346:	2b00      	cmp	r3, #0
 800c348:	d1b6      	bne.n	800c2b8 <_printf_float+0xfc>
 800c34a:	3301      	adds	r3, #1
 800c34c:	e7b3      	b.n	800c2b6 <_printf_float+0xfa>
 800c34e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c350:	0011      	movs	r1, r2
 800c352:	2b65      	cmp	r3, #101	@ 0x65
 800c354:	d9d7      	bls.n	800c306 <_printf_float+0x14a>
 800c356:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c358:	2b66      	cmp	r3, #102	@ 0x66
 800c35a:	d11a      	bne.n	800c392 <_printf_float+0x1d6>
 800c35c:	686b      	ldr	r3, [r5, #4]
 800c35e:	2a00      	cmp	r2, #0
 800c360:	dd09      	ble.n	800c376 <_printf_float+0x1ba>
 800c362:	612a      	str	r2, [r5, #16]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d102      	bne.n	800c36e <_printf_float+0x1b2>
 800c368:	6829      	ldr	r1, [r5, #0]
 800c36a:	07c9      	lsls	r1, r1, #31
 800c36c:	d50b      	bpl.n	800c386 <_printf_float+0x1ca>
 800c36e:	3301      	adds	r3, #1
 800c370:	189b      	adds	r3, r3, r2
 800c372:	612b      	str	r3, [r5, #16]
 800c374:	e007      	b.n	800c386 <_printf_float+0x1ca>
 800c376:	2b00      	cmp	r3, #0
 800c378:	d103      	bne.n	800c382 <_printf_float+0x1c6>
 800c37a:	2201      	movs	r2, #1
 800c37c:	6829      	ldr	r1, [r5, #0]
 800c37e:	4211      	tst	r1, r2
 800c380:	d000      	beq.n	800c384 <_printf_float+0x1c8>
 800c382:	1c9a      	adds	r2, r3, #2
 800c384:	612a      	str	r2, [r5, #16]
 800c386:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c388:	2400      	movs	r4, #0
 800c38a:	65ab      	str	r3, [r5, #88]	@ 0x58
 800c38c:	e7cd      	b.n	800c32a <_printf_float+0x16e>
 800c38e:	2367      	movs	r3, #103	@ 0x67
 800c390:	930c      	str	r3, [sp, #48]	@ 0x30
 800c392:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c394:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c396:	4299      	cmp	r1, r3
 800c398:	db06      	blt.n	800c3a8 <_printf_float+0x1ec>
 800c39a:	682b      	ldr	r3, [r5, #0]
 800c39c:	6129      	str	r1, [r5, #16]
 800c39e:	07db      	lsls	r3, r3, #31
 800c3a0:	d5f1      	bpl.n	800c386 <_printf_float+0x1ca>
 800c3a2:	3101      	adds	r1, #1
 800c3a4:	6129      	str	r1, [r5, #16]
 800c3a6:	e7ee      	b.n	800c386 <_printf_float+0x1ca>
 800c3a8:	2201      	movs	r2, #1
 800c3aa:	2900      	cmp	r1, #0
 800c3ac:	dce0      	bgt.n	800c370 <_printf_float+0x1b4>
 800c3ae:	1892      	adds	r2, r2, r2
 800c3b0:	1a52      	subs	r2, r2, r1
 800c3b2:	e7dd      	b.n	800c370 <_printf_float+0x1b4>
 800c3b4:	682a      	ldr	r2, [r5, #0]
 800c3b6:	0553      	lsls	r3, r2, #21
 800c3b8:	d408      	bmi.n	800c3cc <_printf_float+0x210>
 800c3ba:	692b      	ldr	r3, [r5, #16]
 800c3bc:	003a      	movs	r2, r7
 800c3be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c3c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c3c4:	47a0      	blx	r4
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	d129      	bne.n	800c41e <_printf_float+0x262>
 800c3ca:	e753      	b.n	800c274 <_printf_float+0xb8>
 800c3cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c3ce:	2b65      	cmp	r3, #101	@ 0x65
 800c3d0:	d800      	bhi.n	800c3d4 <_printf_float+0x218>
 800c3d2:	e0da      	b.n	800c58a <_printf_float+0x3ce>
 800c3d4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800c3d6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800c3d8:	2200      	movs	r2, #0
 800c3da:	2300      	movs	r3, #0
 800c3dc:	f7f4 f836 	bl	800044c <__aeabi_dcmpeq>
 800c3e0:	2800      	cmp	r0, #0
 800c3e2:	d033      	beq.n	800c44c <_printf_float+0x290>
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	4a37      	ldr	r2, [pc, #220]	@ (800c4c4 <_printf_float+0x308>)
 800c3e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3ec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c3ee:	47a0      	blx	r4
 800c3f0:	3001      	adds	r0, #1
 800c3f2:	d100      	bne.n	800c3f6 <_printf_float+0x23a>
 800c3f4:	e73e      	b.n	800c274 <_printf_float+0xb8>
 800c3f6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800c3f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c3fa:	42b3      	cmp	r3, r6
 800c3fc:	db02      	blt.n	800c404 <_printf_float+0x248>
 800c3fe:	682b      	ldr	r3, [r5, #0]
 800c400:	07db      	lsls	r3, r3, #31
 800c402:	d50c      	bpl.n	800c41e <_printf_float+0x262>
 800c404:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c406:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c408:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c40a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c40c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c40e:	47a0      	blx	r4
 800c410:	2400      	movs	r4, #0
 800c412:	3001      	adds	r0, #1
 800c414:	d100      	bne.n	800c418 <_printf_float+0x25c>
 800c416:	e72d      	b.n	800c274 <_printf_float+0xb8>
 800c418:	1e73      	subs	r3, r6, #1
 800c41a:	42a3      	cmp	r3, r4
 800c41c:	dc0a      	bgt.n	800c434 <_printf_float+0x278>
 800c41e:	682b      	ldr	r3, [r5, #0]
 800c420:	079b      	lsls	r3, r3, #30
 800c422:	d500      	bpl.n	800c426 <_printf_float+0x26a>
 800c424:	e105      	b.n	800c632 <_printf_float+0x476>
 800c426:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c428:	68e8      	ldr	r0, [r5, #12]
 800c42a:	4298      	cmp	r0, r3
 800c42c:	db00      	blt.n	800c430 <_printf_float+0x274>
 800c42e:	e723      	b.n	800c278 <_printf_float+0xbc>
 800c430:	0018      	movs	r0, r3
 800c432:	e721      	b.n	800c278 <_printf_float+0xbc>
 800c434:	002a      	movs	r2, r5
 800c436:	2301      	movs	r3, #1
 800c438:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c43a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c43c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c43e:	321a      	adds	r2, #26
 800c440:	47b8      	blx	r7
 800c442:	3001      	adds	r0, #1
 800c444:	d100      	bne.n	800c448 <_printf_float+0x28c>
 800c446:	e715      	b.n	800c274 <_printf_float+0xb8>
 800c448:	3401      	adds	r4, #1
 800c44a:	e7e5      	b.n	800c418 <_printf_float+0x25c>
 800c44c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c44e:	2b00      	cmp	r3, #0
 800c450:	dc3a      	bgt.n	800c4c8 <_printf_float+0x30c>
 800c452:	2301      	movs	r3, #1
 800c454:	4a1b      	ldr	r2, [pc, #108]	@ (800c4c4 <_printf_float+0x308>)
 800c456:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c458:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c45a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c45c:	47a0      	blx	r4
 800c45e:	3001      	adds	r0, #1
 800c460:	d100      	bne.n	800c464 <_printf_float+0x2a8>
 800c462:	e707      	b.n	800c274 <_printf_float+0xb8>
 800c464:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800c466:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c468:	4333      	orrs	r3, r6
 800c46a:	d102      	bne.n	800c472 <_printf_float+0x2b6>
 800c46c:	682b      	ldr	r3, [r5, #0]
 800c46e:	07db      	lsls	r3, r3, #31
 800c470:	d5d5      	bpl.n	800c41e <_printf_float+0x262>
 800c472:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c474:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c476:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c478:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c47a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c47c:	47a0      	blx	r4
 800c47e:	2300      	movs	r3, #0
 800c480:	3001      	adds	r0, #1
 800c482:	d100      	bne.n	800c486 <_printf_float+0x2ca>
 800c484:	e6f6      	b.n	800c274 <_printf_float+0xb8>
 800c486:	930c      	str	r3, [sp, #48]	@ 0x30
 800c488:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c48a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c48c:	425b      	negs	r3, r3
 800c48e:	4293      	cmp	r3, r2
 800c490:	dc01      	bgt.n	800c496 <_printf_float+0x2da>
 800c492:	0033      	movs	r3, r6
 800c494:	e792      	b.n	800c3bc <_printf_float+0x200>
 800c496:	002a      	movs	r2, r5
 800c498:	2301      	movs	r3, #1
 800c49a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c49c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c49e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c4a0:	321a      	adds	r2, #26
 800c4a2:	47a0      	blx	r4
 800c4a4:	3001      	adds	r0, #1
 800c4a6:	d100      	bne.n	800c4aa <_printf_float+0x2ee>
 800c4a8:	e6e4      	b.n	800c274 <_printf_float+0xb8>
 800c4aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	e7ea      	b.n	800c486 <_printf_float+0x2ca>
 800c4b0:	7fefffff 	.word	0x7fefffff
 800c4b4:	0801a2fe 	.word	0x0801a2fe
 800c4b8:	0801a302 	.word	0x0801a302
 800c4bc:	0801a306 	.word	0x0801a306
 800c4c0:	0801a30a 	.word	0x0801a30a
 800c4c4:	0801a30e 	.word	0x0801a30e
 800c4c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c4ca:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800c4cc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4ce:	429e      	cmp	r6, r3
 800c4d0:	dd00      	ble.n	800c4d4 <_printf_float+0x318>
 800c4d2:	001e      	movs	r6, r3
 800c4d4:	2e00      	cmp	r6, #0
 800c4d6:	dc31      	bgt.n	800c53c <_printf_float+0x380>
 800c4d8:	43f3      	mvns	r3, r6
 800c4da:	2400      	movs	r4, #0
 800c4dc:	17db      	asrs	r3, r3, #31
 800c4de:	4033      	ands	r3, r6
 800c4e0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c4e2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800c4e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4e6:	1af3      	subs	r3, r6, r3
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	dc30      	bgt.n	800c54e <_printf_float+0x392>
 800c4ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c4ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	dc38      	bgt.n	800c566 <_printf_float+0x3aa>
 800c4f4:	682b      	ldr	r3, [r5, #0]
 800c4f6:	07db      	lsls	r3, r3, #31
 800c4f8:	d435      	bmi.n	800c566 <_printf_float+0x3aa>
 800c4fa:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800c4fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c500:	1b9b      	subs	r3, r3, r6
 800c502:	1b14      	subs	r4, r2, r4
 800c504:	429c      	cmp	r4, r3
 800c506:	dd00      	ble.n	800c50a <_printf_float+0x34e>
 800c508:	001c      	movs	r4, r3
 800c50a:	2c00      	cmp	r4, #0
 800c50c:	dc34      	bgt.n	800c578 <_printf_float+0x3bc>
 800c50e:	43e3      	mvns	r3, r4
 800c510:	2600      	movs	r6, #0
 800c512:	17db      	asrs	r3, r3, #31
 800c514:	401c      	ands	r4, r3
 800c516:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c518:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c51a:	1ad3      	subs	r3, r2, r3
 800c51c:	1b1b      	subs	r3, r3, r4
 800c51e:	42b3      	cmp	r3, r6
 800c520:	dc00      	bgt.n	800c524 <_printf_float+0x368>
 800c522:	e77c      	b.n	800c41e <_printf_float+0x262>
 800c524:	002a      	movs	r2, r5
 800c526:	2301      	movs	r3, #1
 800c528:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c52a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c52c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c52e:	321a      	adds	r2, #26
 800c530:	47b8      	blx	r7
 800c532:	3001      	adds	r0, #1
 800c534:	d100      	bne.n	800c538 <_printf_float+0x37c>
 800c536:	e69d      	b.n	800c274 <_printf_float+0xb8>
 800c538:	3601      	adds	r6, #1
 800c53a:	e7ec      	b.n	800c516 <_printf_float+0x35a>
 800c53c:	0033      	movs	r3, r6
 800c53e:	003a      	movs	r2, r7
 800c540:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c544:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c546:	47a0      	blx	r4
 800c548:	3001      	adds	r0, #1
 800c54a:	d1c5      	bne.n	800c4d8 <_printf_float+0x31c>
 800c54c:	e692      	b.n	800c274 <_printf_float+0xb8>
 800c54e:	002a      	movs	r2, r5
 800c550:	2301      	movs	r3, #1
 800c552:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c554:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c556:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c558:	321a      	adds	r2, #26
 800c55a:	47b0      	blx	r6
 800c55c:	3001      	adds	r0, #1
 800c55e:	d100      	bne.n	800c562 <_printf_float+0x3a6>
 800c560:	e688      	b.n	800c274 <_printf_float+0xb8>
 800c562:	3401      	adds	r4, #1
 800c564:	e7bd      	b.n	800c4e2 <_printf_float+0x326>
 800c566:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c568:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c56a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c56c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c56e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c570:	47a0      	blx	r4
 800c572:	3001      	adds	r0, #1
 800c574:	d1c1      	bne.n	800c4fa <_printf_float+0x33e>
 800c576:	e67d      	b.n	800c274 <_printf_float+0xb8>
 800c578:	19ba      	adds	r2, r7, r6
 800c57a:	0023      	movs	r3, r4
 800c57c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c57e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c580:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c582:	47b0      	blx	r6
 800c584:	3001      	adds	r0, #1
 800c586:	d1c2      	bne.n	800c50e <_printf_float+0x352>
 800c588:	e674      	b.n	800c274 <_printf_float+0xb8>
 800c58a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c58c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c58e:	2b01      	cmp	r3, #1
 800c590:	dc02      	bgt.n	800c598 <_printf_float+0x3dc>
 800c592:	2301      	movs	r3, #1
 800c594:	421a      	tst	r2, r3
 800c596:	d039      	beq.n	800c60c <_printf_float+0x450>
 800c598:	2301      	movs	r3, #1
 800c59a:	003a      	movs	r2, r7
 800c59c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c59e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5a0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c5a2:	47b0      	blx	r6
 800c5a4:	3001      	adds	r0, #1
 800c5a6:	d100      	bne.n	800c5aa <_printf_float+0x3ee>
 800c5a8:	e664      	b.n	800c274 <_printf_float+0xb8>
 800c5aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5b2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c5b4:	47b0      	blx	r6
 800c5b6:	3001      	adds	r0, #1
 800c5b8:	d100      	bne.n	800c5bc <_printf_float+0x400>
 800c5ba:	e65b      	b.n	800c274 <_printf_float+0xb8>
 800c5bc:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800c5be:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800c5c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	3b01      	subs	r3, #1
 800c5c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	f7f3 ff3f 	bl	800044c <__aeabi_dcmpeq>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d11a      	bne.n	800c608 <_printf_float+0x44c>
 800c5d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5d4:	1c7a      	adds	r2, r7, #1
 800c5d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c5dc:	47b0      	blx	r6
 800c5de:	3001      	adds	r0, #1
 800c5e0:	d10e      	bne.n	800c600 <_printf_float+0x444>
 800c5e2:	e647      	b.n	800c274 <_printf_float+0xb8>
 800c5e4:	002a      	movs	r2, r5
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5ec:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c5ee:	321a      	adds	r2, #26
 800c5f0:	47b8      	blx	r7
 800c5f2:	3001      	adds	r0, #1
 800c5f4:	d100      	bne.n	800c5f8 <_printf_float+0x43c>
 800c5f6:	e63d      	b.n	800c274 <_printf_float+0xb8>
 800c5f8:	3601      	adds	r6, #1
 800c5fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5fc:	429e      	cmp	r6, r3
 800c5fe:	dbf1      	blt.n	800c5e4 <_printf_float+0x428>
 800c600:	002a      	movs	r2, r5
 800c602:	0023      	movs	r3, r4
 800c604:	3250      	adds	r2, #80	@ 0x50
 800c606:	e6da      	b.n	800c3be <_printf_float+0x202>
 800c608:	2600      	movs	r6, #0
 800c60a:	e7f6      	b.n	800c5fa <_printf_float+0x43e>
 800c60c:	003a      	movs	r2, r7
 800c60e:	e7e2      	b.n	800c5d6 <_printf_float+0x41a>
 800c610:	002a      	movs	r2, r5
 800c612:	2301      	movs	r3, #1
 800c614:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c616:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c618:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c61a:	3219      	adds	r2, #25
 800c61c:	47b0      	blx	r6
 800c61e:	3001      	adds	r0, #1
 800c620:	d100      	bne.n	800c624 <_printf_float+0x468>
 800c622:	e627      	b.n	800c274 <_printf_float+0xb8>
 800c624:	3401      	adds	r4, #1
 800c626:	68eb      	ldr	r3, [r5, #12]
 800c628:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c62a:	1a9b      	subs	r3, r3, r2
 800c62c:	42a3      	cmp	r3, r4
 800c62e:	dcef      	bgt.n	800c610 <_printf_float+0x454>
 800c630:	e6f9      	b.n	800c426 <_printf_float+0x26a>
 800c632:	2400      	movs	r4, #0
 800c634:	e7f7      	b.n	800c626 <_printf_float+0x46a>
 800c636:	46c0      	nop			@ (mov r8, r8)

0800c638 <_printf_common>:
 800c638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c63a:	0016      	movs	r6, r2
 800c63c:	9301      	str	r3, [sp, #4]
 800c63e:	688a      	ldr	r2, [r1, #8]
 800c640:	690b      	ldr	r3, [r1, #16]
 800c642:	000c      	movs	r4, r1
 800c644:	9000      	str	r0, [sp, #0]
 800c646:	4293      	cmp	r3, r2
 800c648:	da00      	bge.n	800c64c <_printf_common+0x14>
 800c64a:	0013      	movs	r3, r2
 800c64c:	0022      	movs	r2, r4
 800c64e:	6033      	str	r3, [r6, #0]
 800c650:	3243      	adds	r2, #67	@ 0x43
 800c652:	7812      	ldrb	r2, [r2, #0]
 800c654:	2a00      	cmp	r2, #0
 800c656:	d001      	beq.n	800c65c <_printf_common+0x24>
 800c658:	3301      	adds	r3, #1
 800c65a:	6033      	str	r3, [r6, #0]
 800c65c:	6823      	ldr	r3, [r4, #0]
 800c65e:	069b      	lsls	r3, r3, #26
 800c660:	d502      	bpl.n	800c668 <_printf_common+0x30>
 800c662:	6833      	ldr	r3, [r6, #0]
 800c664:	3302      	adds	r3, #2
 800c666:	6033      	str	r3, [r6, #0]
 800c668:	6822      	ldr	r2, [r4, #0]
 800c66a:	2306      	movs	r3, #6
 800c66c:	0015      	movs	r5, r2
 800c66e:	401d      	ands	r5, r3
 800c670:	421a      	tst	r2, r3
 800c672:	d027      	beq.n	800c6c4 <_printf_common+0x8c>
 800c674:	0023      	movs	r3, r4
 800c676:	3343      	adds	r3, #67	@ 0x43
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	1e5a      	subs	r2, r3, #1
 800c67c:	4193      	sbcs	r3, r2
 800c67e:	6822      	ldr	r2, [r4, #0]
 800c680:	0692      	lsls	r2, r2, #26
 800c682:	d430      	bmi.n	800c6e6 <_printf_common+0xae>
 800c684:	0022      	movs	r2, r4
 800c686:	9901      	ldr	r1, [sp, #4]
 800c688:	9800      	ldr	r0, [sp, #0]
 800c68a:	9d08      	ldr	r5, [sp, #32]
 800c68c:	3243      	adds	r2, #67	@ 0x43
 800c68e:	47a8      	blx	r5
 800c690:	3001      	adds	r0, #1
 800c692:	d025      	beq.n	800c6e0 <_printf_common+0xa8>
 800c694:	2206      	movs	r2, #6
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	2500      	movs	r5, #0
 800c69a:	4013      	ands	r3, r2
 800c69c:	2b04      	cmp	r3, #4
 800c69e:	d105      	bne.n	800c6ac <_printf_common+0x74>
 800c6a0:	6833      	ldr	r3, [r6, #0]
 800c6a2:	68e5      	ldr	r5, [r4, #12]
 800c6a4:	1aed      	subs	r5, r5, r3
 800c6a6:	43eb      	mvns	r3, r5
 800c6a8:	17db      	asrs	r3, r3, #31
 800c6aa:	401d      	ands	r5, r3
 800c6ac:	68a3      	ldr	r3, [r4, #8]
 800c6ae:	6922      	ldr	r2, [r4, #16]
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	dd01      	ble.n	800c6b8 <_printf_common+0x80>
 800c6b4:	1a9b      	subs	r3, r3, r2
 800c6b6:	18ed      	adds	r5, r5, r3
 800c6b8:	2600      	movs	r6, #0
 800c6ba:	42b5      	cmp	r5, r6
 800c6bc:	d120      	bne.n	800c700 <_printf_common+0xc8>
 800c6be:	2000      	movs	r0, #0
 800c6c0:	e010      	b.n	800c6e4 <_printf_common+0xac>
 800c6c2:	3501      	adds	r5, #1
 800c6c4:	68e3      	ldr	r3, [r4, #12]
 800c6c6:	6832      	ldr	r2, [r6, #0]
 800c6c8:	1a9b      	subs	r3, r3, r2
 800c6ca:	42ab      	cmp	r3, r5
 800c6cc:	ddd2      	ble.n	800c674 <_printf_common+0x3c>
 800c6ce:	0022      	movs	r2, r4
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	9901      	ldr	r1, [sp, #4]
 800c6d4:	9800      	ldr	r0, [sp, #0]
 800c6d6:	9f08      	ldr	r7, [sp, #32]
 800c6d8:	3219      	adds	r2, #25
 800c6da:	47b8      	blx	r7
 800c6dc:	3001      	adds	r0, #1
 800c6de:	d1f0      	bne.n	800c6c2 <_printf_common+0x8a>
 800c6e0:	2001      	movs	r0, #1
 800c6e2:	4240      	negs	r0, r0
 800c6e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c6e6:	2030      	movs	r0, #48	@ 0x30
 800c6e8:	18e1      	adds	r1, r4, r3
 800c6ea:	3143      	adds	r1, #67	@ 0x43
 800c6ec:	7008      	strb	r0, [r1, #0]
 800c6ee:	0021      	movs	r1, r4
 800c6f0:	1c5a      	adds	r2, r3, #1
 800c6f2:	3145      	adds	r1, #69	@ 0x45
 800c6f4:	7809      	ldrb	r1, [r1, #0]
 800c6f6:	18a2      	adds	r2, r4, r2
 800c6f8:	3243      	adds	r2, #67	@ 0x43
 800c6fa:	3302      	adds	r3, #2
 800c6fc:	7011      	strb	r1, [r2, #0]
 800c6fe:	e7c1      	b.n	800c684 <_printf_common+0x4c>
 800c700:	0022      	movs	r2, r4
 800c702:	2301      	movs	r3, #1
 800c704:	9901      	ldr	r1, [sp, #4]
 800c706:	9800      	ldr	r0, [sp, #0]
 800c708:	9f08      	ldr	r7, [sp, #32]
 800c70a:	321a      	adds	r2, #26
 800c70c:	47b8      	blx	r7
 800c70e:	3001      	adds	r0, #1
 800c710:	d0e6      	beq.n	800c6e0 <_printf_common+0xa8>
 800c712:	3601      	adds	r6, #1
 800c714:	e7d1      	b.n	800c6ba <_printf_common+0x82>
	...

0800c718 <_printf_i>:
 800c718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c71a:	b08b      	sub	sp, #44	@ 0x2c
 800c71c:	9206      	str	r2, [sp, #24]
 800c71e:	000a      	movs	r2, r1
 800c720:	3243      	adds	r2, #67	@ 0x43
 800c722:	9307      	str	r3, [sp, #28]
 800c724:	9005      	str	r0, [sp, #20]
 800c726:	9203      	str	r2, [sp, #12]
 800c728:	7e0a      	ldrb	r2, [r1, #24]
 800c72a:	000c      	movs	r4, r1
 800c72c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c72e:	2a78      	cmp	r2, #120	@ 0x78
 800c730:	d809      	bhi.n	800c746 <_printf_i+0x2e>
 800c732:	2a62      	cmp	r2, #98	@ 0x62
 800c734:	d80b      	bhi.n	800c74e <_printf_i+0x36>
 800c736:	2a00      	cmp	r2, #0
 800c738:	d100      	bne.n	800c73c <_printf_i+0x24>
 800c73a:	e0bc      	b.n	800c8b6 <_printf_i+0x19e>
 800c73c:	497b      	ldr	r1, [pc, #492]	@ (800c92c <_printf_i+0x214>)
 800c73e:	9104      	str	r1, [sp, #16]
 800c740:	2a58      	cmp	r2, #88	@ 0x58
 800c742:	d100      	bne.n	800c746 <_printf_i+0x2e>
 800c744:	e090      	b.n	800c868 <_printf_i+0x150>
 800c746:	0025      	movs	r5, r4
 800c748:	3542      	adds	r5, #66	@ 0x42
 800c74a:	702a      	strb	r2, [r5, #0]
 800c74c:	e022      	b.n	800c794 <_printf_i+0x7c>
 800c74e:	0010      	movs	r0, r2
 800c750:	3863      	subs	r0, #99	@ 0x63
 800c752:	2815      	cmp	r0, #21
 800c754:	d8f7      	bhi.n	800c746 <_printf_i+0x2e>
 800c756:	f7f3 fce9 	bl	800012c <__gnu_thumb1_case_shi>
 800c75a:	0016      	.short	0x0016
 800c75c:	fff6001f 	.word	0xfff6001f
 800c760:	fff6fff6 	.word	0xfff6fff6
 800c764:	001ffff6 	.word	0x001ffff6
 800c768:	fff6fff6 	.word	0xfff6fff6
 800c76c:	fff6fff6 	.word	0xfff6fff6
 800c770:	003600a1 	.word	0x003600a1
 800c774:	fff60080 	.word	0xfff60080
 800c778:	00b2fff6 	.word	0x00b2fff6
 800c77c:	0036fff6 	.word	0x0036fff6
 800c780:	fff6fff6 	.word	0xfff6fff6
 800c784:	0084      	.short	0x0084
 800c786:	0025      	movs	r5, r4
 800c788:	681a      	ldr	r2, [r3, #0]
 800c78a:	3542      	adds	r5, #66	@ 0x42
 800c78c:	1d11      	adds	r1, r2, #4
 800c78e:	6019      	str	r1, [r3, #0]
 800c790:	6813      	ldr	r3, [r2, #0]
 800c792:	702b      	strb	r3, [r5, #0]
 800c794:	2301      	movs	r3, #1
 800c796:	e0a0      	b.n	800c8da <_printf_i+0x1c2>
 800c798:	6818      	ldr	r0, [r3, #0]
 800c79a:	6809      	ldr	r1, [r1, #0]
 800c79c:	1d02      	adds	r2, r0, #4
 800c79e:	060d      	lsls	r5, r1, #24
 800c7a0:	d50b      	bpl.n	800c7ba <_printf_i+0xa2>
 800c7a2:	6806      	ldr	r6, [r0, #0]
 800c7a4:	601a      	str	r2, [r3, #0]
 800c7a6:	2e00      	cmp	r6, #0
 800c7a8:	da03      	bge.n	800c7b2 <_printf_i+0x9a>
 800c7aa:	232d      	movs	r3, #45	@ 0x2d
 800c7ac:	9a03      	ldr	r2, [sp, #12]
 800c7ae:	4276      	negs	r6, r6
 800c7b0:	7013      	strb	r3, [r2, #0]
 800c7b2:	4b5e      	ldr	r3, [pc, #376]	@ (800c92c <_printf_i+0x214>)
 800c7b4:	270a      	movs	r7, #10
 800c7b6:	9304      	str	r3, [sp, #16]
 800c7b8:	e018      	b.n	800c7ec <_printf_i+0xd4>
 800c7ba:	6806      	ldr	r6, [r0, #0]
 800c7bc:	601a      	str	r2, [r3, #0]
 800c7be:	0649      	lsls	r1, r1, #25
 800c7c0:	d5f1      	bpl.n	800c7a6 <_printf_i+0x8e>
 800c7c2:	b236      	sxth	r6, r6
 800c7c4:	e7ef      	b.n	800c7a6 <_printf_i+0x8e>
 800c7c6:	6808      	ldr	r0, [r1, #0]
 800c7c8:	6819      	ldr	r1, [r3, #0]
 800c7ca:	c940      	ldmia	r1!, {r6}
 800c7cc:	0605      	lsls	r5, r0, #24
 800c7ce:	d402      	bmi.n	800c7d6 <_printf_i+0xbe>
 800c7d0:	0640      	lsls	r0, r0, #25
 800c7d2:	d500      	bpl.n	800c7d6 <_printf_i+0xbe>
 800c7d4:	b2b6      	uxth	r6, r6
 800c7d6:	6019      	str	r1, [r3, #0]
 800c7d8:	4b54      	ldr	r3, [pc, #336]	@ (800c92c <_printf_i+0x214>)
 800c7da:	270a      	movs	r7, #10
 800c7dc:	9304      	str	r3, [sp, #16]
 800c7de:	2a6f      	cmp	r2, #111	@ 0x6f
 800c7e0:	d100      	bne.n	800c7e4 <_printf_i+0xcc>
 800c7e2:	3f02      	subs	r7, #2
 800c7e4:	0023      	movs	r3, r4
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	3343      	adds	r3, #67	@ 0x43
 800c7ea:	701a      	strb	r2, [r3, #0]
 800c7ec:	6863      	ldr	r3, [r4, #4]
 800c7ee:	60a3      	str	r3, [r4, #8]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	db03      	blt.n	800c7fc <_printf_i+0xe4>
 800c7f4:	2104      	movs	r1, #4
 800c7f6:	6822      	ldr	r2, [r4, #0]
 800c7f8:	438a      	bics	r2, r1
 800c7fa:	6022      	str	r2, [r4, #0]
 800c7fc:	2e00      	cmp	r6, #0
 800c7fe:	d102      	bne.n	800c806 <_printf_i+0xee>
 800c800:	9d03      	ldr	r5, [sp, #12]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d00c      	beq.n	800c820 <_printf_i+0x108>
 800c806:	9d03      	ldr	r5, [sp, #12]
 800c808:	0030      	movs	r0, r6
 800c80a:	0039      	movs	r1, r7
 800c80c:	f7f3 fd1e 	bl	800024c <__aeabi_uidivmod>
 800c810:	9b04      	ldr	r3, [sp, #16]
 800c812:	3d01      	subs	r5, #1
 800c814:	5c5b      	ldrb	r3, [r3, r1]
 800c816:	702b      	strb	r3, [r5, #0]
 800c818:	0033      	movs	r3, r6
 800c81a:	0006      	movs	r6, r0
 800c81c:	429f      	cmp	r7, r3
 800c81e:	d9f3      	bls.n	800c808 <_printf_i+0xf0>
 800c820:	2f08      	cmp	r7, #8
 800c822:	d109      	bne.n	800c838 <_printf_i+0x120>
 800c824:	6823      	ldr	r3, [r4, #0]
 800c826:	07db      	lsls	r3, r3, #31
 800c828:	d506      	bpl.n	800c838 <_printf_i+0x120>
 800c82a:	6862      	ldr	r2, [r4, #4]
 800c82c:	6923      	ldr	r3, [r4, #16]
 800c82e:	429a      	cmp	r2, r3
 800c830:	dc02      	bgt.n	800c838 <_printf_i+0x120>
 800c832:	2330      	movs	r3, #48	@ 0x30
 800c834:	3d01      	subs	r5, #1
 800c836:	702b      	strb	r3, [r5, #0]
 800c838:	9b03      	ldr	r3, [sp, #12]
 800c83a:	1b5b      	subs	r3, r3, r5
 800c83c:	6123      	str	r3, [r4, #16]
 800c83e:	9b07      	ldr	r3, [sp, #28]
 800c840:	0021      	movs	r1, r4
 800c842:	9300      	str	r3, [sp, #0]
 800c844:	9805      	ldr	r0, [sp, #20]
 800c846:	9b06      	ldr	r3, [sp, #24]
 800c848:	aa09      	add	r2, sp, #36	@ 0x24
 800c84a:	f7ff fef5 	bl	800c638 <_printf_common>
 800c84e:	3001      	adds	r0, #1
 800c850:	d148      	bne.n	800c8e4 <_printf_i+0x1cc>
 800c852:	2001      	movs	r0, #1
 800c854:	4240      	negs	r0, r0
 800c856:	b00b      	add	sp, #44	@ 0x2c
 800c858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c85a:	2220      	movs	r2, #32
 800c85c:	6809      	ldr	r1, [r1, #0]
 800c85e:	430a      	orrs	r2, r1
 800c860:	6022      	str	r2, [r4, #0]
 800c862:	2278      	movs	r2, #120	@ 0x78
 800c864:	4932      	ldr	r1, [pc, #200]	@ (800c930 <_printf_i+0x218>)
 800c866:	9104      	str	r1, [sp, #16]
 800c868:	0021      	movs	r1, r4
 800c86a:	3145      	adds	r1, #69	@ 0x45
 800c86c:	700a      	strb	r2, [r1, #0]
 800c86e:	6819      	ldr	r1, [r3, #0]
 800c870:	6822      	ldr	r2, [r4, #0]
 800c872:	c940      	ldmia	r1!, {r6}
 800c874:	0610      	lsls	r0, r2, #24
 800c876:	d402      	bmi.n	800c87e <_printf_i+0x166>
 800c878:	0650      	lsls	r0, r2, #25
 800c87a:	d500      	bpl.n	800c87e <_printf_i+0x166>
 800c87c:	b2b6      	uxth	r6, r6
 800c87e:	6019      	str	r1, [r3, #0]
 800c880:	07d3      	lsls	r3, r2, #31
 800c882:	d502      	bpl.n	800c88a <_printf_i+0x172>
 800c884:	2320      	movs	r3, #32
 800c886:	4313      	orrs	r3, r2
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	2e00      	cmp	r6, #0
 800c88c:	d001      	beq.n	800c892 <_printf_i+0x17a>
 800c88e:	2710      	movs	r7, #16
 800c890:	e7a8      	b.n	800c7e4 <_printf_i+0xcc>
 800c892:	2220      	movs	r2, #32
 800c894:	6823      	ldr	r3, [r4, #0]
 800c896:	4393      	bics	r3, r2
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	e7f8      	b.n	800c88e <_printf_i+0x176>
 800c89c:	681a      	ldr	r2, [r3, #0]
 800c89e:	680d      	ldr	r5, [r1, #0]
 800c8a0:	1d10      	adds	r0, r2, #4
 800c8a2:	6949      	ldr	r1, [r1, #20]
 800c8a4:	6018      	str	r0, [r3, #0]
 800c8a6:	6813      	ldr	r3, [r2, #0]
 800c8a8:	062e      	lsls	r6, r5, #24
 800c8aa:	d501      	bpl.n	800c8b0 <_printf_i+0x198>
 800c8ac:	6019      	str	r1, [r3, #0]
 800c8ae:	e002      	b.n	800c8b6 <_printf_i+0x19e>
 800c8b0:	066d      	lsls	r5, r5, #25
 800c8b2:	d5fb      	bpl.n	800c8ac <_printf_i+0x194>
 800c8b4:	8019      	strh	r1, [r3, #0]
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	9d03      	ldr	r5, [sp, #12]
 800c8ba:	6123      	str	r3, [r4, #16]
 800c8bc:	e7bf      	b.n	800c83e <_printf_i+0x126>
 800c8be:	681a      	ldr	r2, [r3, #0]
 800c8c0:	1d11      	adds	r1, r2, #4
 800c8c2:	6019      	str	r1, [r3, #0]
 800c8c4:	6815      	ldr	r5, [r2, #0]
 800c8c6:	2100      	movs	r1, #0
 800c8c8:	0028      	movs	r0, r5
 800c8ca:	6862      	ldr	r2, [r4, #4]
 800c8cc:	f000 fa01 	bl	800ccd2 <memchr>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	d001      	beq.n	800c8d8 <_printf_i+0x1c0>
 800c8d4:	1b40      	subs	r0, r0, r5
 800c8d6:	6060      	str	r0, [r4, #4]
 800c8d8:	6863      	ldr	r3, [r4, #4]
 800c8da:	6123      	str	r3, [r4, #16]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	9a03      	ldr	r2, [sp, #12]
 800c8e0:	7013      	strb	r3, [r2, #0]
 800c8e2:	e7ac      	b.n	800c83e <_printf_i+0x126>
 800c8e4:	002a      	movs	r2, r5
 800c8e6:	6923      	ldr	r3, [r4, #16]
 800c8e8:	9906      	ldr	r1, [sp, #24]
 800c8ea:	9805      	ldr	r0, [sp, #20]
 800c8ec:	9d07      	ldr	r5, [sp, #28]
 800c8ee:	47a8      	blx	r5
 800c8f0:	3001      	adds	r0, #1
 800c8f2:	d0ae      	beq.n	800c852 <_printf_i+0x13a>
 800c8f4:	6823      	ldr	r3, [r4, #0]
 800c8f6:	079b      	lsls	r3, r3, #30
 800c8f8:	d415      	bmi.n	800c926 <_printf_i+0x20e>
 800c8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8fc:	68e0      	ldr	r0, [r4, #12]
 800c8fe:	4298      	cmp	r0, r3
 800c900:	daa9      	bge.n	800c856 <_printf_i+0x13e>
 800c902:	0018      	movs	r0, r3
 800c904:	e7a7      	b.n	800c856 <_printf_i+0x13e>
 800c906:	0022      	movs	r2, r4
 800c908:	2301      	movs	r3, #1
 800c90a:	9906      	ldr	r1, [sp, #24]
 800c90c:	9805      	ldr	r0, [sp, #20]
 800c90e:	9e07      	ldr	r6, [sp, #28]
 800c910:	3219      	adds	r2, #25
 800c912:	47b0      	blx	r6
 800c914:	3001      	adds	r0, #1
 800c916:	d09c      	beq.n	800c852 <_printf_i+0x13a>
 800c918:	3501      	adds	r5, #1
 800c91a:	68e3      	ldr	r3, [r4, #12]
 800c91c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c91e:	1a9b      	subs	r3, r3, r2
 800c920:	42ab      	cmp	r3, r5
 800c922:	dcf0      	bgt.n	800c906 <_printf_i+0x1ee>
 800c924:	e7e9      	b.n	800c8fa <_printf_i+0x1e2>
 800c926:	2500      	movs	r5, #0
 800c928:	e7f7      	b.n	800c91a <_printf_i+0x202>
 800c92a:	46c0      	nop			@ (mov r8, r8)
 800c92c:	0801a310 	.word	0x0801a310
 800c930:	0801a321 	.word	0x0801a321

0800c934 <std>:
 800c934:	2300      	movs	r3, #0
 800c936:	b510      	push	{r4, lr}
 800c938:	0004      	movs	r4, r0
 800c93a:	6003      	str	r3, [r0, #0]
 800c93c:	6043      	str	r3, [r0, #4]
 800c93e:	6083      	str	r3, [r0, #8]
 800c940:	8181      	strh	r1, [r0, #12]
 800c942:	6643      	str	r3, [r0, #100]	@ 0x64
 800c944:	81c2      	strh	r2, [r0, #14]
 800c946:	6103      	str	r3, [r0, #16]
 800c948:	6143      	str	r3, [r0, #20]
 800c94a:	6183      	str	r3, [r0, #24]
 800c94c:	0019      	movs	r1, r3
 800c94e:	2208      	movs	r2, #8
 800c950:	305c      	adds	r0, #92	@ 0x5c
 800c952:	f000 f90f 	bl	800cb74 <memset>
 800c956:	4b0b      	ldr	r3, [pc, #44]	@ (800c984 <std+0x50>)
 800c958:	6224      	str	r4, [r4, #32]
 800c95a:	6263      	str	r3, [r4, #36]	@ 0x24
 800c95c:	4b0a      	ldr	r3, [pc, #40]	@ (800c988 <std+0x54>)
 800c95e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c960:	4b0a      	ldr	r3, [pc, #40]	@ (800c98c <std+0x58>)
 800c962:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c964:	4b0a      	ldr	r3, [pc, #40]	@ (800c990 <std+0x5c>)
 800c966:	6323      	str	r3, [r4, #48]	@ 0x30
 800c968:	4b0a      	ldr	r3, [pc, #40]	@ (800c994 <std+0x60>)
 800c96a:	429c      	cmp	r4, r3
 800c96c:	d005      	beq.n	800c97a <std+0x46>
 800c96e:	4b0a      	ldr	r3, [pc, #40]	@ (800c998 <std+0x64>)
 800c970:	429c      	cmp	r4, r3
 800c972:	d002      	beq.n	800c97a <std+0x46>
 800c974:	4b09      	ldr	r3, [pc, #36]	@ (800c99c <std+0x68>)
 800c976:	429c      	cmp	r4, r3
 800c978:	d103      	bne.n	800c982 <std+0x4e>
 800c97a:	0020      	movs	r0, r4
 800c97c:	3058      	adds	r0, #88	@ 0x58
 800c97e:	f000 f9a5 	bl	800cccc <__retarget_lock_init_recursive>
 800c982:	bd10      	pop	{r4, pc}
 800c984:	0800cadd 	.word	0x0800cadd
 800c988:	0800cb05 	.word	0x0800cb05
 800c98c:	0800cb3d 	.word	0x0800cb3d
 800c990:	0800cb69 	.word	0x0800cb69
 800c994:	200005b0 	.word	0x200005b0
 800c998:	20000618 	.word	0x20000618
 800c99c:	20000680 	.word	0x20000680

0800c9a0 <stdio_exit_handler>:
 800c9a0:	b510      	push	{r4, lr}
 800c9a2:	4a03      	ldr	r2, [pc, #12]	@ (800c9b0 <stdio_exit_handler+0x10>)
 800c9a4:	4903      	ldr	r1, [pc, #12]	@ (800c9b4 <stdio_exit_handler+0x14>)
 800c9a6:	4804      	ldr	r0, [pc, #16]	@ (800c9b8 <stdio_exit_handler+0x18>)
 800c9a8:	f000 f87c 	bl	800caa4 <_fwalk_sglue>
 800c9ac:	bd10      	pop	{r4, pc}
 800c9ae:	46c0      	nop			@ (mov r8, r8)
 800c9b0:	20000178 	.word	0x20000178
 800c9b4:	0800e55d 	.word	0x0800e55d
 800c9b8:	20000188 	.word	0x20000188

0800c9bc <cleanup_stdio>:
 800c9bc:	6841      	ldr	r1, [r0, #4]
 800c9be:	4b0b      	ldr	r3, [pc, #44]	@ (800c9ec <cleanup_stdio+0x30>)
 800c9c0:	b510      	push	{r4, lr}
 800c9c2:	0004      	movs	r4, r0
 800c9c4:	4299      	cmp	r1, r3
 800c9c6:	d001      	beq.n	800c9cc <cleanup_stdio+0x10>
 800c9c8:	f001 fdc8 	bl	800e55c <_fflush_r>
 800c9cc:	68a1      	ldr	r1, [r4, #8]
 800c9ce:	4b08      	ldr	r3, [pc, #32]	@ (800c9f0 <cleanup_stdio+0x34>)
 800c9d0:	4299      	cmp	r1, r3
 800c9d2:	d002      	beq.n	800c9da <cleanup_stdio+0x1e>
 800c9d4:	0020      	movs	r0, r4
 800c9d6:	f001 fdc1 	bl	800e55c <_fflush_r>
 800c9da:	68e1      	ldr	r1, [r4, #12]
 800c9dc:	4b05      	ldr	r3, [pc, #20]	@ (800c9f4 <cleanup_stdio+0x38>)
 800c9de:	4299      	cmp	r1, r3
 800c9e0:	d002      	beq.n	800c9e8 <cleanup_stdio+0x2c>
 800c9e2:	0020      	movs	r0, r4
 800c9e4:	f001 fdba 	bl	800e55c <_fflush_r>
 800c9e8:	bd10      	pop	{r4, pc}
 800c9ea:	46c0      	nop			@ (mov r8, r8)
 800c9ec:	200005b0 	.word	0x200005b0
 800c9f0:	20000618 	.word	0x20000618
 800c9f4:	20000680 	.word	0x20000680

0800c9f8 <global_stdio_init.part.0>:
 800c9f8:	b510      	push	{r4, lr}
 800c9fa:	4b09      	ldr	r3, [pc, #36]	@ (800ca20 <global_stdio_init.part.0+0x28>)
 800c9fc:	4a09      	ldr	r2, [pc, #36]	@ (800ca24 <global_stdio_init.part.0+0x2c>)
 800c9fe:	2104      	movs	r1, #4
 800ca00:	601a      	str	r2, [r3, #0]
 800ca02:	4809      	ldr	r0, [pc, #36]	@ (800ca28 <global_stdio_init.part.0+0x30>)
 800ca04:	2200      	movs	r2, #0
 800ca06:	f7ff ff95 	bl	800c934 <std>
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	2109      	movs	r1, #9
 800ca0e:	4807      	ldr	r0, [pc, #28]	@ (800ca2c <global_stdio_init.part.0+0x34>)
 800ca10:	f7ff ff90 	bl	800c934 <std>
 800ca14:	2202      	movs	r2, #2
 800ca16:	2112      	movs	r1, #18
 800ca18:	4805      	ldr	r0, [pc, #20]	@ (800ca30 <global_stdio_init.part.0+0x38>)
 800ca1a:	f7ff ff8b 	bl	800c934 <std>
 800ca1e:	bd10      	pop	{r4, pc}
 800ca20:	200006e8 	.word	0x200006e8
 800ca24:	0800c9a1 	.word	0x0800c9a1
 800ca28:	200005b0 	.word	0x200005b0
 800ca2c:	20000618 	.word	0x20000618
 800ca30:	20000680 	.word	0x20000680

0800ca34 <__sfp_lock_acquire>:
 800ca34:	b510      	push	{r4, lr}
 800ca36:	4802      	ldr	r0, [pc, #8]	@ (800ca40 <__sfp_lock_acquire+0xc>)
 800ca38:	f000 f949 	bl	800ccce <__retarget_lock_acquire_recursive>
 800ca3c:	bd10      	pop	{r4, pc}
 800ca3e:	46c0      	nop			@ (mov r8, r8)
 800ca40:	200006f1 	.word	0x200006f1

0800ca44 <__sfp_lock_release>:
 800ca44:	b510      	push	{r4, lr}
 800ca46:	4802      	ldr	r0, [pc, #8]	@ (800ca50 <__sfp_lock_release+0xc>)
 800ca48:	f000 f942 	bl	800ccd0 <__retarget_lock_release_recursive>
 800ca4c:	bd10      	pop	{r4, pc}
 800ca4e:	46c0      	nop			@ (mov r8, r8)
 800ca50:	200006f1 	.word	0x200006f1

0800ca54 <__sinit>:
 800ca54:	b510      	push	{r4, lr}
 800ca56:	0004      	movs	r4, r0
 800ca58:	f7ff ffec 	bl	800ca34 <__sfp_lock_acquire>
 800ca5c:	6a23      	ldr	r3, [r4, #32]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d002      	beq.n	800ca68 <__sinit+0x14>
 800ca62:	f7ff ffef 	bl	800ca44 <__sfp_lock_release>
 800ca66:	bd10      	pop	{r4, pc}
 800ca68:	4b04      	ldr	r3, [pc, #16]	@ (800ca7c <__sinit+0x28>)
 800ca6a:	6223      	str	r3, [r4, #32]
 800ca6c:	4b04      	ldr	r3, [pc, #16]	@ (800ca80 <__sinit+0x2c>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d1f6      	bne.n	800ca62 <__sinit+0xe>
 800ca74:	f7ff ffc0 	bl	800c9f8 <global_stdio_init.part.0>
 800ca78:	e7f3      	b.n	800ca62 <__sinit+0xe>
 800ca7a:	46c0      	nop			@ (mov r8, r8)
 800ca7c:	0800c9bd 	.word	0x0800c9bd
 800ca80:	200006e8 	.word	0x200006e8

0800ca84 <fiprintf>:
 800ca84:	b40e      	push	{r1, r2, r3}
 800ca86:	b517      	push	{r0, r1, r2, r4, lr}
 800ca88:	4c05      	ldr	r4, [pc, #20]	@ (800caa0 <fiprintf+0x1c>)
 800ca8a:	ab05      	add	r3, sp, #20
 800ca8c:	cb04      	ldmia	r3!, {r2}
 800ca8e:	0001      	movs	r1, r0
 800ca90:	6820      	ldr	r0, [r4, #0]
 800ca92:	9301      	str	r3, [sp, #4]
 800ca94:	f001 fbc0 	bl	800e218 <_vfiprintf_r>
 800ca98:	bc1e      	pop	{r1, r2, r3, r4}
 800ca9a:	bc08      	pop	{r3}
 800ca9c:	b003      	add	sp, #12
 800ca9e:	4718      	bx	r3
 800caa0:	20000184 	.word	0x20000184

0800caa4 <_fwalk_sglue>:
 800caa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800caa6:	0014      	movs	r4, r2
 800caa8:	2600      	movs	r6, #0
 800caaa:	9000      	str	r0, [sp, #0]
 800caac:	9101      	str	r1, [sp, #4]
 800caae:	68a5      	ldr	r5, [r4, #8]
 800cab0:	6867      	ldr	r7, [r4, #4]
 800cab2:	3f01      	subs	r7, #1
 800cab4:	d504      	bpl.n	800cac0 <_fwalk_sglue+0x1c>
 800cab6:	6824      	ldr	r4, [r4, #0]
 800cab8:	2c00      	cmp	r4, #0
 800caba:	d1f8      	bne.n	800caae <_fwalk_sglue+0xa>
 800cabc:	0030      	movs	r0, r6
 800cabe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cac0:	89ab      	ldrh	r3, [r5, #12]
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d908      	bls.n	800cad8 <_fwalk_sglue+0x34>
 800cac6:	220e      	movs	r2, #14
 800cac8:	5eab      	ldrsh	r3, [r5, r2]
 800caca:	3301      	adds	r3, #1
 800cacc:	d004      	beq.n	800cad8 <_fwalk_sglue+0x34>
 800cace:	0029      	movs	r1, r5
 800cad0:	9800      	ldr	r0, [sp, #0]
 800cad2:	9b01      	ldr	r3, [sp, #4]
 800cad4:	4798      	blx	r3
 800cad6:	4306      	orrs	r6, r0
 800cad8:	3568      	adds	r5, #104	@ 0x68
 800cada:	e7ea      	b.n	800cab2 <_fwalk_sglue+0xe>

0800cadc <__sread>:
 800cadc:	b570      	push	{r4, r5, r6, lr}
 800cade:	000c      	movs	r4, r1
 800cae0:	250e      	movs	r5, #14
 800cae2:	5f49      	ldrsh	r1, [r1, r5]
 800cae4:	f000 f88e 	bl	800cc04 <_read_r>
 800cae8:	2800      	cmp	r0, #0
 800caea:	db03      	blt.n	800caf4 <__sread+0x18>
 800caec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800caee:	181b      	adds	r3, r3, r0
 800caf0:	6563      	str	r3, [r4, #84]	@ 0x54
 800caf2:	bd70      	pop	{r4, r5, r6, pc}
 800caf4:	89a3      	ldrh	r3, [r4, #12]
 800caf6:	4a02      	ldr	r2, [pc, #8]	@ (800cb00 <__sread+0x24>)
 800caf8:	4013      	ands	r3, r2
 800cafa:	81a3      	strh	r3, [r4, #12]
 800cafc:	e7f9      	b.n	800caf2 <__sread+0x16>
 800cafe:	46c0      	nop			@ (mov r8, r8)
 800cb00:	ffffefff 	.word	0xffffefff

0800cb04 <__swrite>:
 800cb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb06:	001f      	movs	r7, r3
 800cb08:	898b      	ldrh	r3, [r1, #12]
 800cb0a:	0005      	movs	r5, r0
 800cb0c:	000c      	movs	r4, r1
 800cb0e:	0016      	movs	r6, r2
 800cb10:	05db      	lsls	r3, r3, #23
 800cb12:	d505      	bpl.n	800cb20 <__swrite+0x1c>
 800cb14:	230e      	movs	r3, #14
 800cb16:	5ec9      	ldrsh	r1, [r1, r3]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	2302      	movs	r3, #2
 800cb1c:	f000 f85e 	bl	800cbdc <_lseek_r>
 800cb20:	89a3      	ldrh	r3, [r4, #12]
 800cb22:	4a05      	ldr	r2, [pc, #20]	@ (800cb38 <__swrite+0x34>)
 800cb24:	0028      	movs	r0, r5
 800cb26:	4013      	ands	r3, r2
 800cb28:	81a3      	strh	r3, [r4, #12]
 800cb2a:	0032      	movs	r2, r6
 800cb2c:	230e      	movs	r3, #14
 800cb2e:	5ee1      	ldrsh	r1, [r4, r3]
 800cb30:	003b      	movs	r3, r7
 800cb32:	f000 f88d 	bl	800cc50 <_write_r>
 800cb36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb38:	ffffefff 	.word	0xffffefff

0800cb3c <__sseek>:
 800cb3c:	b570      	push	{r4, r5, r6, lr}
 800cb3e:	000c      	movs	r4, r1
 800cb40:	250e      	movs	r5, #14
 800cb42:	5f49      	ldrsh	r1, [r1, r5]
 800cb44:	f000 f84a 	bl	800cbdc <_lseek_r>
 800cb48:	89a3      	ldrh	r3, [r4, #12]
 800cb4a:	1c42      	adds	r2, r0, #1
 800cb4c:	d103      	bne.n	800cb56 <__sseek+0x1a>
 800cb4e:	4a05      	ldr	r2, [pc, #20]	@ (800cb64 <__sseek+0x28>)
 800cb50:	4013      	ands	r3, r2
 800cb52:	81a3      	strh	r3, [r4, #12]
 800cb54:	bd70      	pop	{r4, r5, r6, pc}
 800cb56:	2280      	movs	r2, #128	@ 0x80
 800cb58:	0152      	lsls	r2, r2, #5
 800cb5a:	4313      	orrs	r3, r2
 800cb5c:	81a3      	strh	r3, [r4, #12]
 800cb5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cb60:	e7f8      	b.n	800cb54 <__sseek+0x18>
 800cb62:	46c0      	nop			@ (mov r8, r8)
 800cb64:	ffffefff 	.word	0xffffefff

0800cb68 <__sclose>:
 800cb68:	b510      	push	{r4, lr}
 800cb6a:	230e      	movs	r3, #14
 800cb6c:	5ec9      	ldrsh	r1, [r1, r3]
 800cb6e:	f000 f823 	bl	800cbb8 <_close_r>
 800cb72:	bd10      	pop	{r4, pc}

0800cb74 <memset>:
 800cb74:	0003      	movs	r3, r0
 800cb76:	1882      	adds	r2, r0, r2
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d100      	bne.n	800cb7e <memset+0xa>
 800cb7c:	4770      	bx	lr
 800cb7e:	7019      	strb	r1, [r3, #0]
 800cb80:	3301      	adds	r3, #1
 800cb82:	e7f9      	b.n	800cb78 <memset+0x4>

0800cb84 <strncat>:
 800cb84:	0003      	movs	r3, r0
 800cb86:	b510      	push	{r4, lr}
 800cb88:	781c      	ldrb	r4, [r3, #0]
 800cb8a:	2c00      	cmp	r4, #0
 800cb8c:	d107      	bne.n	800cb9e <strncat+0x1a>
 800cb8e:	3a01      	subs	r2, #1
 800cb90:	1c54      	adds	r4, r2, #1
 800cb92:	d003      	beq.n	800cb9c <strncat+0x18>
 800cb94:	780c      	ldrb	r4, [r1, #0]
 800cb96:	701c      	strb	r4, [r3, #0]
 800cb98:	2c00      	cmp	r4, #0
 800cb9a:	d102      	bne.n	800cba2 <strncat+0x1e>
 800cb9c:	bd10      	pop	{r4, pc}
 800cb9e:	3301      	adds	r3, #1
 800cba0:	e7f2      	b.n	800cb88 <strncat+0x4>
 800cba2:	2a00      	cmp	r2, #0
 800cba4:	d100      	bne.n	800cba8 <strncat+0x24>
 800cba6:	705a      	strb	r2, [r3, #1]
 800cba8:	3301      	adds	r3, #1
 800cbaa:	3101      	adds	r1, #1
 800cbac:	e7ef      	b.n	800cb8e <strncat+0xa>
	...

0800cbb0 <_localeconv_r>:
 800cbb0:	4800      	ldr	r0, [pc, #0]	@ (800cbb4 <_localeconv_r+0x4>)
 800cbb2:	4770      	bx	lr
 800cbb4:	200002c4 	.word	0x200002c4

0800cbb8 <_close_r>:
 800cbb8:	2300      	movs	r3, #0
 800cbba:	b570      	push	{r4, r5, r6, lr}
 800cbbc:	4d06      	ldr	r5, [pc, #24]	@ (800cbd8 <_close_r+0x20>)
 800cbbe:	0004      	movs	r4, r0
 800cbc0:	0008      	movs	r0, r1
 800cbc2:	602b      	str	r3, [r5, #0]
 800cbc4:	f7fa fa7c 	bl	80070c0 <_close>
 800cbc8:	1c43      	adds	r3, r0, #1
 800cbca:	d103      	bne.n	800cbd4 <_close_r+0x1c>
 800cbcc:	682b      	ldr	r3, [r5, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d000      	beq.n	800cbd4 <_close_r+0x1c>
 800cbd2:	6023      	str	r3, [r4, #0]
 800cbd4:	bd70      	pop	{r4, r5, r6, pc}
 800cbd6:	46c0      	nop			@ (mov r8, r8)
 800cbd8:	200006ec 	.word	0x200006ec

0800cbdc <_lseek_r>:
 800cbdc:	b570      	push	{r4, r5, r6, lr}
 800cbde:	0004      	movs	r4, r0
 800cbe0:	0008      	movs	r0, r1
 800cbe2:	0011      	movs	r1, r2
 800cbe4:	001a      	movs	r2, r3
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	4d05      	ldr	r5, [pc, #20]	@ (800cc00 <_lseek_r+0x24>)
 800cbea:	602b      	str	r3, [r5, #0]
 800cbec:	f7fa fa74 	bl	80070d8 <_lseek>
 800cbf0:	1c43      	adds	r3, r0, #1
 800cbf2:	d103      	bne.n	800cbfc <_lseek_r+0x20>
 800cbf4:	682b      	ldr	r3, [r5, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d000      	beq.n	800cbfc <_lseek_r+0x20>
 800cbfa:	6023      	str	r3, [r4, #0]
 800cbfc:	bd70      	pop	{r4, r5, r6, pc}
 800cbfe:	46c0      	nop			@ (mov r8, r8)
 800cc00:	200006ec 	.word	0x200006ec

0800cc04 <_read_r>:
 800cc04:	b570      	push	{r4, r5, r6, lr}
 800cc06:	0004      	movs	r4, r0
 800cc08:	0008      	movs	r0, r1
 800cc0a:	0011      	movs	r1, r2
 800cc0c:	001a      	movs	r2, r3
 800cc0e:	2300      	movs	r3, #0
 800cc10:	4d05      	ldr	r5, [pc, #20]	@ (800cc28 <_read_r+0x24>)
 800cc12:	602b      	str	r3, [r5, #0]
 800cc14:	f7fa fa38 	bl	8007088 <_read>
 800cc18:	1c43      	adds	r3, r0, #1
 800cc1a:	d103      	bne.n	800cc24 <_read_r+0x20>
 800cc1c:	682b      	ldr	r3, [r5, #0]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d000      	beq.n	800cc24 <_read_r+0x20>
 800cc22:	6023      	str	r3, [r4, #0]
 800cc24:	bd70      	pop	{r4, r5, r6, pc}
 800cc26:	46c0      	nop			@ (mov r8, r8)
 800cc28:	200006ec 	.word	0x200006ec

0800cc2c <_sbrk_r>:
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	b570      	push	{r4, r5, r6, lr}
 800cc30:	4d06      	ldr	r5, [pc, #24]	@ (800cc4c <_sbrk_r+0x20>)
 800cc32:	0004      	movs	r4, r0
 800cc34:	0008      	movs	r0, r1
 800cc36:	602b      	str	r3, [r5, #0]
 800cc38:	f7fa fa50 	bl	80070dc <_sbrk>
 800cc3c:	1c43      	adds	r3, r0, #1
 800cc3e:	d103      	bne.n	800cc48 <_sbrk_r+0x1c>
 800cc40:	682b      	ldr	r3, [r5, #0]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d000      	beq.n	800cc48 <_sbrk_r+0x1c>
 800cc46:	6023      	str	r3, [r4, #0]
 800cc48:	bd70      	pop	{r4, r5, r6, pc}
 800cc4a:	46c0      	nop			@ (mov r8, r8)
 800cc4c:	200006ec 	.word	0x200006ec

0800cc50 <_write_r>:
 800cc50:	b570      	push	{r4, r5, r6, lr}
 800cc52:	0004      	movs	r4, r0
 800cc54:	0008      	movs	r0, r1
 800cc56:	0011      	movs	r1, r2
 800cc58:	001a      	movs	r2, r3
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	4d05      	ldr	r5, [pc, #20]	@ (800cc74 <_write_r+0x24>)
 800cc5e:	602b      	str	r3, [r5, #0]
 800cc60:	f7fa fa20 	bl	80070a4 <_write>
 800cc64:	1c43      	adds	r3, r0, #1
 800cc66:	d103      	bne.n	800cc70 <_write_r+0x20>
 800cc68:	682b      	ldr	r3, [r5, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d000      	beq.n	800cc70 <_write_r+0x20>
 800cc6e:	6023      	str	r3, [r4, #0]
 800cc70:	bd70      	pop	{r4, r5, r6, pc}
 800cc72:	46c0      	nop			@ (mov r8, r8)
 800cc74:	200006ec 	.word	0x200006ec

0800cc78 <__errno>:
 800cc78:	4b01      	ldr	r3, [pc, #4]	@ (800cc80 <__errno+0x8>)
 800cc7a:	6818      	ldr	r0, [r3, #0]
 800cc7c:	4770      	bx	lr
 800cc7e:	46c0      	nop			@ (mov r8, r8)
 800cc80:	20000184 	.word	0x20000184

0800cc84 <__libc_init_array>:
 800cc84:	b570      	push	{r4, r5, r6, lr}
 800cc86:	2600      	movs	r6, #0
 800cc88:	4c0c      	ldr	r4, [pc, #48]	@ (800ccbc <__libc_init_array+0x38>)
 800cc8a:	4d0d      	ldr	r5, [pc, #52]	@ (800ccc0 <__libc_init_array+0x3c>)
 800cc8c:	1b64      	subs	r4, r4, r5
 800cc8e:	10a4      	asrs	r4, r4, #2
 800cc90:	42a6      	cmp	r6, r4
 800cc92:	d109      	bne.n	800cca8 <__libc_init_array+0x24>
 800cc94:	2600      	movs	r6, #0
 800cc96:	f001 fe81 	bl	800e99c <_init>
 800cc9a:	4c0a      	ldr	r4, [pc, #40]	@ (800ccc4 <__libc_init_array+0x40>)
 800cc9c:	4d0a      	ldr	r5, [pc, #40]	@ (800ccc8 <__libc_init_array+0x44>)
 800cc9e:	1b64      	subs	r4, r4, r5
 800cca0:	10a4      	asrs	r4, r4, #2
 800cca2:	42a6      	cmp	r6, r4
 800cca4:	d105      	bne.n	800ccb2 <__libc_init_array+0x2e>
 800cca6:	bd70      	pop	{r4, r5, r6, pc}
 800cca8:	00b3      	lsls	r3, r6, #2
 800ccaa:	58eb      	ldr	r3, [r5, r3]
 800ccac:	4798      	blx	r3
 800ccae:	3601      	adds	r6, #1
 800ccb0:	e7ee      	b.n	800cc90 <__libc_init_array+0xc>
 800ccb2:	00b3      	lsls	r3, r6, #2
 800ccb4:	58eb      	ldr	r3, [r5, r3]
 800ccb6:	4798      	blx	r3
 800ccb8:	3601      	adds	r6, #1
 800ccba:	e7f2      	b.n	800cca2 <__libc_init_array+0x1e>
 800ccbc:	0801a678 	.word	0x0801a678
 800ccc0:	0801a678 	.word	0x0801a678
 800ccc4:	0801a67c 	.word	0x0801a67c
 800ccc8:	0801a678 	.word	0x0801a678

0800cccc <__retarget_lock_init_recursive>:
 800cccc:	4770      	bx	lr

0800ccce <__retarget_lock_acquire_recursive>:
 800ccce:	4770      	bx	lr

0800ccd0 <__retarget_lock_release_recursive>:
 800ccd0:	4770      	bx	lr

0800ccd2 <memchr>:
 800ccd2:	b2c9      	uxtb	r1, r1
 800ccd4:	1882      	adds	r2, r0, r2
 800ccd6:	4290      	cmp	r0, r2
 800ccd8:	d101      	bne.n	800ccde <memchr+0xc>
 800ccda:	2000      	movs	r0, #0
 800ccdc:	4770      	bx	lr
 800ccde:	7803      	ldrb	r3, [r0, #0]
 800cce0:	428b      	cmp	r3, r1
 800cce2:	d0fb      	beq.n	800ccdc <memchr+0xa>
 800cce4:	3001      	adds	r0, #1
 800cce6:	e7f6      	b.n	800ccd6 <memchr+0x4>

0800cce8 <quorem>:
 800cce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccea:	6902      	ldr	r2, [r0, #16]
 800ccec:	690f      	ldr	r7, [r1, #16]
 800ccee:	b087      	sub	sp, #28
 800ccf0:	0006      	movs	r6, r0
 800ccf2:	000b      	movs	r3, r1
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	9102      	str	r1, [sp, #8]
 800ccf8:	42ba      	cmp	r2, r7
 800ccfa:	db6d      	blt.n	800cdd8 <quorem+0xf0>
 800ccfc:	3f01      	subs	r7, #1
 800ccfe:	00bc      	lsls	r4, r7, #2
 800cd00:	3314      	adds	r3, #20
 800cd02:	9305      	str	r3, [sp, #20]
 800cd04:	191b      	adds	r3, r3, r4
 800cd06:	9303      	str	r3, [sp, #12]
 800cd08:	0033      	movs	r3, r6
 800cd0a:	3314      	adds	r3, #20
 800cd0c:	191c      	adds	r4, r3, r4
 800cd0e:	9301      	str	r3, [sp, #4]
 800cd10:	6823      	ldr	r3, [r4, #0]
 800cd12:	9304      	str	r3, [sp, #16]
 800cd14:	9b03      	ldr	r3, [sp, #12]
 800cd16:	9804      	ldr	r0, [sp, #16]
 800cd18:	681d      	ldr	r5, [r3, #0]
 800cd1a:	3501      	adds	r5, #1
 800cd1c:	0029      	movs	r1, r5
 800cd1e:	f7f3 fa0f 	bl	8000140 <__udivsi3>
 800cd22:	9b04      	ldr	r3, [sp, #16]
 800cd24:	9000      	str	r0, [sp, #0]
 800cd26:	42ab      	cmp	r3, r5
 800cd28:	d32b      	bcc.n	800cd82 <quorem+0x9a>
 800cd2a:	9b05      	ldr	r3, [sp, #20]
 800cd2c:	9d01      	ldr	r5, [sp, #4]
 800cd2e:	469c      	mov	ip, r3
 800cd30:	2300      	movs	r3, #0
 800cd32:	9305      	str	r3, [sp, #20]
 800cd34:	9304      	str	r3, [sp, #16]
 800cd36:	4662      	mov	r2, ip
 800cd38:	ca08      	ldmia	r2!, {r3}
 800cd3a:	6828      	ldr	r0, [r5, #0]
 800cd3c:	4694      	mov	ip, r2
 800cd3e:	9a00      	ldr	r2, [sp, #0]
 800cd40:	b299      	uxth	r1, r3
 800cd42:	4351      	muls	r1, r2
 800cd44:	9a05      	ldr	r2, [sp, #20]
 800cd46:	0c1b      	lsrs	r3, r3, #16
 800cd48:	1889      	adds	r1, r1, r2
 800cd4a:	9a00      	ldr	r2, [sp, #0]
 800cd4c:	4353      	muls	r3, r2
 800cd4e:	0c0a      	lsrs	r2, r1, #16
 800cd50:	189b      	adds	r3, r3, r2
 800cd52:	0c1a      	lsrs	r2, r3, #16
 800cd54:	b289      	uxth	r1, r1
 800cd56:	9205      	str	r2, [sp, #20]
 800cd58:	b282      	uxth	r2, r0
 800cd5a:	1a52      	subs	r2, r2, r1
 800cd5c:	9904      	ldr	r1, [sp, #16]
 800cd5e:	0c00      	lsrs	r0, r0, #16
 800cd60:	1852      	adds	r2, r2, r1
 800cd62:	b29b      	uxth	r3, r3
 800cd64:	1411      	asrs	r1, r2, #16
 800cd66:	1ac3      	subs	r3, r0, r3
 800cd68:	185b      	adds	r3, r3, r1
 800cd6a:	1419      	asrs	r1, r3, #16
 800cd6c:	b292      	uxth	r2, r2
 800cd6e:	041b      	lsls	r3, r3, #16
 800cd70:	431a      	orrs	r2, r3
 800cd72:	9b03      	ldr	r3, [sp, #12]
 800cd74:	9104      	str	r1, [sp, #16]
 800cd76:	c504      	stmia	r5!, {r2}
 800cd78:	4563      	cmp	r3, ip
 800cd7a:	d2dc      	bcs.n	800cd36 <quorem+0x4e>
 800cd7c:	6823      	ldr	r3, [r4, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d030      	beq.n	800cde4 <quorem+0xfc>
 800cd82:	0030      	movs	r0, r6
 800cd84:	9902      	ldr	r1, [sp, #8]
 800cd86:	f001 f909 	bl	800df9c <__mcmp>
 800cd8a:	2800      	cmp	r0, #0
 800cd8c:	db23      	blt.n	800cdd6 <quorem+0xee>
 800cd8e:	0034      	movs	r4, r6
 800cd90:	2500      	movs	r5, #0
 800cd92:	9902      	ldr	r1, [sp, #8]
 800cd94:	3414      	adds	r4, #20
 800cd96:	3114      	adds	r1, #20
 800cd98:	6823      	ldr	r3, [r4, #0]
 800cd9a:	c901      	ldmia	r1!, {r0}
 800cd9c:	9302      	str	r3, [sp, #8]
 800cd9e:	466b      	mov	r3, sp
 800cda0:	891b      	ldrh	r3, [r3, #8]
 800cda2:	b282      	uxth	r2, r0
 800cda4:	1a9a      	subs	r2, r3, r2
 800cda6:	9b02      	ldr	r3, [sp, #8]
 800cda8:	1952      	adds	r2, r2, r5
 800cdaa:	0c00      	lsrs	r0, r0, #16
 800cdac:	0c1b      	lsrs	r3, r3, #16
 800cdae:	1a1b      	subs	r3, r3, r0
 800cdb0:	1410      	asrs	r0, r2, #16
 800cdb2:	181b      	adds	r3, r3, r0
 800cdb4:	141d      	asrs	r5, r3, #16
 800cdb6:	b292      	uxth	r2, r2
 800cdb8:	041b      	lsls	r3, r3, #16
 800cdba:	431a      	orrs	r2, r3
 800cdbc:	9b03      	ldr	r3, [sp, #12]
 800cdbe:	c404      	stmia	r4!, {r2}
 800cdc0:	428b      	cmp	r3, r1
 800cdc2:	d2e9      	bcs.n	800cd98 <quorem+0xb0>
 800cdc4:	9a01      	ldr	r2, [sp, #4]
 800cdc6:	00bb      	lsls	r3, r7, #2
 800cdc8:	18d3      	adds	r3, r2, r3
 800cdca:	681a      	ldr	r2, [r3, #0]
 800cdcc:	2a00      	cmp	r2, #0
 800cdce:	d013      	beq.n	800cdf8 <quorem+0x110>
 800cdd0:	9b00      	ldr	r3, [sp, #0]
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	9300      	str	r3, [sp, #0]
 800cdd6:	9800      	ldr	r0, [sp, #0]
 800cdd8:	b007      	add	sp, #28
 800cdda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cddc:	6823      	ldr	r3, [r4, #0]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d104      	bne.n	800cdec <quorem+0x104>
 800cde2:	3f01      	subs	r7, #1
 800cde4:	9b01      	ldr	r3, [sp, #4]
 800cde6:	3c04      	subs	r4, #4
 800cde8:	42a3      	cmp	r3, r4
 800cdea:	d3f7      	bcc.n	800cddc <quorem+0xf4>
 800cdec:	6137      	str	r7, [r6, #16]
 800cdee:	e7c8      	b.n	800cd82 <quorem+0x9a>
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	2a00      	cmp	r2, #0
 800cdf4:	d104      	bne.n	800ce00 <quorem+0x118>
 800cdf6:	3f01      	subs	r7, #1
 800cdf8:	9a01      	ldr	r2, [sp, #4]
 800cdfa:	3b04      	subs	r3, #4
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d3f7      	bcc.n	800cdf0 <quorem+0x108>
 800ce00:	6137      	str	r7, [r6, #16]
 800ce02:	e7e5      	b.n	800cdd0 <quorem+0xe8>

0800ce04 <_dtoa_r>:
 800ce04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce06:	0014      	movs	r4, r2
 800ce08:	001d      	movs	r5, r3
 800ce0a:	69c6      	ldr	r6, [r0, #28]
 800ce0c:	b09d      	sub	sp, #116	@ 0x74
 800ce0e:	940a      	str	r4, [sp, #40]	@ 0x28
 800ce10:	950b      	str	r5, [sp, #44]	@ 0x2c
 800ce12:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800ce14:	9003      	str	r0, [sp, #12]
 800ce16:	2e00      	cmp	r6, #0
 800ce18:	d10f      	bne.n	800ce3a <_dtoa_r+0x36>
 800ce1a:	2010      	movs	r0, #16
 800ce1c:	f7ff f86c 	bl	800bef8 <malloc>
 800ce20:	9b03      	ldr	r3, [sp, #12]
 800ce22:	1e02      	subs	r2, r0, #0
 800ce24:	61d8      	str	r0, [r3, #28]
 800ce26:	d104      	bne.n	800ce32 <_dtoa_r+0x2e>
 800ce28:	21ef      	movs	r1, #239	@ 0xef
 800ce2a:	4bc7      	ldr	r3, [pc, #796]	@ (800d148 <_dtoa_r+0x344>)
 800ce2c:	48c7      	ldr	r0, [pc, #796]	@ (800d14c <_dtoa_r+0x348>)
 800ce2e:	f001 fc6b 	bl	800e708 <__assert_func>
 800ce32:	6046      	str	r6, [r0, #4]
 800ce34:	6086      	str	r6, [r0, #8]
 800ce36:	6006      	str	r6, [r0, #0]
 800ce38:	60c6      	str	r6, [r0, #12]
 800ce3a:	9b03      	ldr	r3, [sp, #12]
 800ce3c:	69db      	ldr	r3, [r3, #28]
 800ce3e:	6819      	ldr	r1, [r3, #0]
 800ce40:	2900      	cmp	r1, #0
 800ce42:	d00b      	beq.n	800ce5c <_dtoa_r+0x58>
 800ce44:	685a      	ldr	r2, [r3, #4]
 800ce46:	2301      	movs	r3, #1
 800ce48:	4093      	lsls	r3, r2
 800ce4a:	604a      	str	r2, [r1, #4]
 800ce4c:	608b      	str	r3, [r1, #8]
 800ce4e:	9803      	ldr	r0, [sp, #12]
 800ce50:	f000 fe5a 	bl	800db08 <_Bfree>
 800ce54:	2200      	movs	r2, #0
 800ce56:	9b03      	ldr	r3, [sp, #12]
 800ce58:	69db      	ldr	r3, [r3, #28]
 800ce5a:	601a      	str	r2, [r3, #0]
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	da1e      	bge.n	800ce9e <_dtoa_r+0x9a>
 800ce60:	2301      	movs	r3, #1
 800ce62:	603b      	str	r3, [r7, #0]
 800ce64:	006b      	lsls	r3, r5, #1
 800ce66:	085b      	lsrs	r3, r3, #1
 800ce68:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce6a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ce6c:	4bb8      	ldr	r3, [pc, #736]	@ (800d150 <_dtoa_r+0x34c>)
 800ce6e:	4ab8      	ldr	r2, [pc, #736]	@ (800d150 <_dtoa_r+0x34c>)
 800ce70:	403b      	ands	r3, r7
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d116      	bne.n	800cea4 <_dtoa_r+0xa0>
 800ce76:	4bb7      	ldr	r3, [pc, #732]	@ (800d154 <_dtoa_r+0x350>)
 800ce78:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ce7a:	6013      	str	r3, [r2, #0]
 800ce7c:	033b      	lsls	r3, r7, #12
 800ce7e:	0b1b      	lsrs	r3, r3, #12
 800ce80:	4323      	orrs	r3, r4
 800ce82:	d101      	bne.n	800ce88 <_dtoa_r+0x84>
 800ce84:	f000 fd83 	bl	800d98e <_dtoa_r+0xb8a>
 800ce88:	4bb3      	ldr	r3, [pc, #716]	@ (800d158 <_dtoa_r+0x354>)
 800ce8a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ce8c:	9308      	str	r3, [sp, #32]
 800ce8e:	2a00      	cmp	r2, #0
 800ce90:	d002      	beq.n	800ce98 <_dtoa_r+0x94>
 800ce92:	4bb2      	ldr	r3, [pc, #712]	@ (800d15c <_dtoa_r+0x358>)
 800ce94:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ce96:	6013      	str	r3, [r2, #0]
 800ce98:	9808      	ldr	r0, [sp, #32]
 800ce9a:	b01d      	add	sp, #116	@ 0x74
 800ce9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce9e:	2300      	movs	r3, #0
 800cea0:	603b      	str	r3, [r7, #0]
 800cea2:	e7e2      	b.n	800ce6a <_dtoa_r+0x66>
 800cea4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cea8:	9212      	str	r2, [sp, #72]	@ 0x48
 800ceaa:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ceac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ceae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	f7f3 faca 	bl	800044c <__aeabi_dcmpeq>
 800ceb8:	1e06      	subs	r6, r0, #0
 800ceba:	d00b      	beq.n	800ced4 <_dtoa_r+0xd0>
 800cebc:	2301      	movs	r3, #1
 800cebe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cec0:	6013      	str	r3, [r2, #0]
 800cec2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <_dtoa_r+0xca>
 800cec8:	4ba5      	ldr	r3, [pc, #660]	@ (800d160 <_dtoa_r+0x35c>)
 800ceca:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800cecc:	6013      	str	r3, [r2, #0]
 800cece:	4ba5      	ldr	r3, [pc, #660]	@ (800d164 <_dtoa_r+0x360>)
 800ced0:	9308      	str	r3, [sp, #32]
 800ced2:	e7e1      	b.n	800ce98 <_dtoa_r+0x94>
 800ced4:	ab1a      	add	r3, sp, #104	@ 0x68
 800ced6:	9301      	str	r3, [sp, #4]
 800ced8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ceda:	9300      	str	r3, [sp, #0]
 800cedc:	9803      	ldr	r0, [sp, #12]
 800cede:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cee0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cee2:	f001 f911 	bl	800e108 <__d2b>
 800cee6:	007a      	lsls	r2, r7, #1
 800cee8:	9005      	str	r0, [sp, #20]
 800ceea:	0d52      	lsrs	r2, r2, #21
 800ceec:	d100      	bne.n	800cef0 <_dtoa_r+0xec>
 800ceee:	e07b      	b.n	800cfe8 <_dtoa_r+0x1e4>
 800cef0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cef2:	9618      	str	r6, [sp, #96]	@ 0x60
 800cef4:	0319      	lsls	r1, r3, #12
 800cef6:	4b9c      	ldr	r3, [pc, #624]	@ (800d168 <_dtoa_r+0x364>)
 800cef8:	0b09      	lsrs	r1, r1, #12
 800cefa:	430b      	orrs	r3, r1
 800cefc:	499b      	ldr	r1, [pc, #620]	@ (800d16c <_dtoa_r+0x368>)
 800cefe:	1857      	adds	r7, r2, r1
 800cf00:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800cf02:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800cf04:	0019      	movs	r1, r3
 800cf06:	2200      	movs	r2, #0
 800cf08:	4b99      	ldr	r3, [pc, #612]	@ (800d170 <_dtoa_r+0x36c>)
 800cf0a:	f7f4 fe65 	bl	8001bd8 <__aeabi_dsub>
 800cf0e:	4a99      	ldr	r2, [pc, #612]	@ (800d174 <_dtoa_r+0x370>)
 800cf10:	4b99      	ldr	r3, [pc, #612]	@ (800d178 <_dtoa_r+0x374>)
 800cf12:	f7f4 fb99 	bl	8001648 <__aeabi_dmul>
 800cf16:	4a99      	ldr	r2, [pc, #612]	@ (800d17c <_dtoa_r+0x378>)
 800cf18:	4b99      	ldr	r3, [pc, #612]	@ (800d180 <_dtoa_r+0x37c>)
 800cf1a:	f7f3 fbed 	bl	80006f8 <__aeabi_dadd>
 800cf1e:	0004      	movs	r4, r0
 800cf20:	0038      	movs	r0, r7
 800cf22:	000d      	movs	r5, r1
 800cf24:	f7f5 fa52 	bl	80023cc <__aeabi_i2d>
 800cf28:	4a96      	ldr	r2, [pc, #600]	@ (800d184 <_dtoa_r+0x380>)
 800cf2a:	4b97      	ldr	r3, [pc, #604]	@ (800d188 <_dtoa_r+0x384>)
 800cf2c:	f7f4 fb8c 	bl	8001648 <__aeabi_dmul>
 800cf30:	0002      	movs	r2, r0
 800cf32:	000b      	movs	r3, r1
 800cf34:	0020      	movs	r0, r4
 800cf36:	0029      	movs	r1, r5
 800cf38:	f7f3 fbde 	bl	80006f8 <__aeabi_dadd>
 800cf3c:	0004      	movs	r4, r0
 800cf3e:	000d      	movs	r5, r1
 800cf40:	f7f5 fa08 	bl	8002354 <__aeabi_d2iz>
 800cf44:	2200      	movs	r2, #0
 800cf46:	9004      	str	r0, [sp, #16]
 800cf48:	2300      	movs	r3, #0
 800cf4a:	0020      	movs	r0, r4
 800cf4c:	0029      	movs	r1, r5
 800cf4e:	f7f3 fa83 	bl	8000458 <__aeabi_dcmplt>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d00b      	beq.n	800cf6e <_dtoa_r+0x16a>
 800cf56:	9804      	ldr	r0, [sp, #16]
 800cf58:	f7f5 fa38 	bl	80023cc <__aeabi_i2d>
 800cf5c:	002b      	movs	r3, r5
 800cf5e:	0022      	movs	r2, r4
 800cf60:	f7f3 fa74 	bl	800044c <__aeabi_dcmpeq>
 800cf64:	4243      	negs	r3, r0
 800cf66:	4158      	adcs	r0, r3
 800cf68:	9b04      	ldr	r3, [sp, #16]
 800cf6a:	1a1b      	subs	r3, r3, r0
 800cf6c:	9304      	str	r3, [sp, #16]
 800cf6e:	2301      	movs	r3, #1
 800cf70:	9315      	str	r3, [sp, #84]	@ 0x54
 800cf72:	9b04      	ldr	r3, [sp, #16]
 800cf74:	2b16      	cmp	r3, #22
 800cf76:	d810      	bhi.n	800cf9a <_dtoa_r+0x196>
 800cf78:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800cf7a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800cf7c:	9a04      	ldr	r2, [sp, #16]
 800cf7e:	4b83      	ldr	r3, [pc, #524]	@ (800d18c <_dtoa_r+0x388>)
 800cf80:	00d2      	lsls	r2, r2, #3
 800cf82:	189b      	adds	r3, r3, r2
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	f7f3 fa66 	bl	8000458 <__aeabi_dcmplt>
 800cf8c:	2800      	cmp	r0, #0
 800cf8e:	d047      	beq.n	800d020 <_dtoa_r+0x21c>
 800cf90:	9b04      	ldr	r3, [sp, #16]
 800cf92:	3b01      	subs	r3, #1
 800cf94:	9304      	str	r3, [sp, #16]
 800cf96:	2300      	movs	r3, #0
 800cf98:	9315      	str	r3, [sp, #84]	@ 0x54
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800cf9e:	9206      	str	r2, [sp, #24]
 800cfa0:	1bdb      	subs	r3, r3, r7
 800cfa2:	1e5a      	subs	r2, r3, #1
 800cfa4:	d53e      	bpl.n	800d024 <_dtoa_r+0x220>
 800cfa6:	2201      	movs	r2, #1
 800cfa8:	1ad3      	subs	r3, r2, r3
 800cfaa:	9306      	str	r3, [sp, #24]
 800cfac:	2300      	movs	r3, #0
 800cfae:	930d      	str	r3, [sp, #52]	@ 0x34
 800cfb0:	9b04      	ldr	r3, [sp, #16]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	db38      	blt.n	800d028 <_dtoa_r+0x224>
 800cfb6:	9a04      	ldr	r2, [sp, #16]
 800cfb8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfba:	4694      	mov	ip, r2
 800cfbc:	4463      	add	r3, ip
 800cfbe:	930d      	str	r3, [sp, #52]	@ 0x34
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	9214      	str	r2, [sp, #80]	@ 0x50
 800cfc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cfc6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cfc8:	2401      	movs	r4, #1
 800cfca:	2b09      	cmp	r3, #9
 800cfcc:	d867      	bhi.n	800d09e <_dtoa_r+0x29a>
 800cfce:	2b05      	cmp	r3, #5
 800cfd0:	dd02      	ble.n	800cfd8 <_dtoa_r+0x1d4>
 800cfd2:	2400      	movs	r4, #0
 800cfd4:	3b04      	subs	r3, #4
 800cfd6:	9322      	str	r3, [sp, #136]	@ 0x88
 800cfd8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cfda:	1e98      	subs	r0, r3, #2
 800cfdc:	2803      	cmp	r0, #3
 800cfde:	d867      	bhi.n	800d0b0 <_dtoa_r+0x2ac>
 800cfe0:	f7f3 f89a 	bl	8000118 <__gnu_thumb1_case_uqi>
 800cfe4:	5b383a2b 	.word	0x5b383a2b
 800cfe8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800cfea:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800cfec:	18f6      	adds	r6, r6, r3
 800cfee:	4b68      	ldr	r3, [pc, #416]	@ (800d190 <_dtoa_r+0x38c>)
 800cff0:	18f2      	adds	r2, r6, r3
 800cff2:	2a20      	cmp	r2, #32
 800cff4:	dd0f      	ble.n	800d016 <_dtoa_r+0x212>
 800cff6:	2340      	movs	r3, #64	@ 0x40
 800cff8:	1a9b      	subs	r3, r3, r2
 800cffa:	409f      	lsls	r7, r3
 800cffc:	4b65      	ldr	r3, [pc, #404]	@ (800d194 <_dtoa_r+0x390>)
 800cffe:	0038      	movs	r0, r7
 800d000:	18f3      	adds	r3, r6, r3
 800d002:	40dc      	lsrs	r4, r3
 800d004:	4320      	orrs	r0, r4
 800d006:	f7f5 fa0f 	bl	8002428 <__aeabi_ui2d>
 800d00a:	2201      	movs	r2, #1
 800d00c:	4b62      	ldr	r3, [pc, #392]	@ (800d198 <_dtoa_r+0x394>)
 800d00e:	1e77      	subs	r7, r6, #1
 800d010:	18cb      	adds	r3, r1, r3
 800d012:	9218      	str	r2, [sp, #96]	@ 0x60
 800d014:	e776      	b.n	800cf04 <_dtoa_r+0x100>
 800d016:	2320      	movs	r3, #32
 800d018:	0020      	movs	r0, r4
 800d01a:	1a9b      	subs	r3, r3, r2
 800d01c:	4098      	lsls	r0, r3
 800d01e:	e7f2      	b.n	800d006 <_dtoa_r+0x202>
 800d020:	9015      	str	r0, [sp, #84]	@ 0x54
 800d022:	e7ba      	b.n	800cf9a <_dtoa_r+0x196>
 800d024:	920d      	str	r2, [sp, #52]	@ 0x34
 800d026:	e7c3      	b.n	800cfb0 <_dtoa_r+0x1ac>
 800d028:	9b06      	ldr	r3, [sp, #24]
 800d02a:	9a04      	ldr	r2, [sp, #16]
 800d02c:	1a9b      	subs	r3, r3, r2
 800d02e:	9306      	str	r3, [sp, #24]
 800d030:	4253      	negs	r3, r2
 800d032:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d034:	2300      	movs	r3, #0
 800d036:	9314      	str	r3, [sp, #80]	@ 0x50
 800d038:	e7c5      	b.n	800cfc6 <_dtoa_r+0x1c2>
 800d03a:	2300      	movs	r3, #0
 800d03c:	9310      	str	r3, [sp, #64]	@ 0x40
 800d03e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d040:	930e      	str	r3, [sp, #56]	@ 0x38
 800d042:	9309      	str	r3, [sp, #36]	@ 0x24
 800d044:	2b00      	cmp	r3, #0
 800d046:	dc13      	bgt.n	800d070 <_dtoa_r+0x26c>
 800d048:	2301      	movs	r3, #1
 800d04a:	001a      	movs	r2, r3
 800d04c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d04e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d050:	9223      	str	r2, [sp, #140]	@ 0x8c
 800d052:	e00d      	b.n	800d070 <_dtoa_r+0x26c>
 800d054:	2301      	movs	r3, #1
 800d056:	e7f1      	b.n	800d03c <_dtoa_r+0x238>
 800d058:	2300      	movs	r3, #0
 800d05a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d05c:	9310      	str	r3, [sp, #64]	@ 0x40
 800d05e:	4694      	mov	ip, r2
 800d060:	9b04      	ldr	r3, [sp, #16]
 800d062:	4463      	add	r3, ip
 800d064:	930e      	str	r3, [sp, #56]	@ 0x38
 800d066:	3301      	adds	r3, #1
 800d068:	9309      	str	r3, [sp, #36]	@ 0x24
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	dc00      	bgt.n	800d070 <_dtoa_r+0x26c>
 800d06e:	2301      	movs	r3, #1
 800d070:	9a03      	ldr	r2, [sp, #12]
 800d072:	2100      	movs	r1, #0
 800d074:	69d0      	ldr	r0, [r2, #28]
 800d076:	2204      	movs	r2, #4
 800d078:	0015      	movs	r5, r2
 800d07a:	3514      	adds	r5, #20
 800d07c:	429d      	cmp	r5, r3
 800d07e:	d91b      	bls.n	800d0b8 <_dtoa_r+0x2b4>
 800d080:	6041      	str	r1, [r0, #4]
 800d082:	9803      	ldr	r0, [sp, #12]
 800d084:	f000 fcfc 	bl	800da80 <_Balloc>
 800d088:	9008      	str	r0, [sp, #32]
 800d08a:	2800      	cmp	r0, #0
 800d08c:	d117      	bne.n	800d0be <_dtoa_r+0x2ba>
 800d08e:	21b0      	movs	r1, #176	@ 0xb0
 800d090:	4b42      	ldr	r3, [pc, #264]	@ (800d19c <_dtoa_r+0x398>)
 800d092:	482e      	ldr	r0, [pc, #184]	@ (800d14c <_dtoa_r+0x348>)
 800d094:	9a08      	ldr	r2, [sp, #32]
 800d096:	31ff      	adds	r1, #255	@ 0xff
 800d098:	e6c9      	b.n	800ce2e <_dtoa_r+0x2a>
 800d09a:	2301      	movs	r3, #1
 800d09c:	e7dd      	b.n	800d05a <_dtoa_r+0x256>
 800d09e:	2300      	movs	r3, #0
 800d0a0:	9410      	str	r4, [sp, #64]	@ 0x40
 800d0a2:	9322      	str	r3, [sp, #136]	@ 0x88
 800d0a4:	3b01      	subs	r3, #1
 800d0a6:	930e      	str	r3, [sp, #56]	@ 0x38
 800d0a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	3313      	adds	r3, #19
 800d0ae:	e7cf      	b.n	800d050 <_dtoa_r+0x24c>
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	9310      	str	r3, [sp, #64]	@ 0x40
 800d0b4:	3b02      	subs	r3, #2
 800d0b6:	e7f6      	b.n	800d0a6 <_dtoa_r+0x2a2>
 800d0b8:	3101      	adds	r1, #1
 800d0ba:	0052      	lsls	r2, r2, #1
 800d0bc:	e7dc      	b.n	800d078 <_dtoa_r+0x274>
 800d0be:	9b03      	ldr	r3, [sp, #12]
 800d0c0:	9a08      	ldr	r2, [sp, #32]
 800d0c2:	69db      	ldr	r3, [r3, #28]
 800d0c4:	601a      	str	r2, [r3, #0]
 800d0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c8:	2b0e      	cmp	r3, #14
 800d0ca:	d900      	bls.n	800d0ce <_dtoa_r+0x2ca>
 800d0cc:	e0d9      	b.n	800d282 <_dtoa_r+0x47e>
 800d0ce:	2c00      	cmp	r4, #0
 800d0d0:	d100      	bne.n	800d0d4 <_dtoa_r+0x2d0>
 800d0d2:	e0d6      	b.n	800d282 <_dtoa_r+0x47e>
 800d0d4:	9b04      	ldr	r3, [sp, #16]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	dd64      	ble.n	800d1a4 <_dtoa_r+0x3a0>
 800d0da:	210f      	movs	r1, #15
 800d0dc:	9a04      	ldr	r2, [sp, #16]
 800d0de:	4b2b      	ldr	r3, [pc, #172]	@ (800d18c <_dtoa_r+0x388>)
 800d0e0:	400a      	ands	r2, r1
 800d0e2:	00d2      	lsls	r2, r2, #3
 800d0e4:	189b      	adds	r3, r3, r2
 800d0e6:	681e      	ldr	r6, [r3, #0]
 800d0e8:	685f      	ldr	r7, [r3, #4]
 800d0ea:	9b04      	ldr	r3, [sp, #16]
 800d0ec:	2402      	movs	r4, #2
 800d0ee:	111d      	asrs	r5, r3, #4
 800d0f0:	05db      	lsls	r3, r3, #23
 800d0f2:	d50a      	bpl.n	800d10a <_dtoa_r+0x306>
 800d0f4:	4b2a      	ldr	r3, [pc, #168]	@ (800d1a0 <_dtoa_r+0x39c>)
 800d0f6:	400d      	ands	r5, r1
 800d0f8:	6a1a      	ldr	r2, [r3, #32]
 800d0fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0fc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800d0fe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d100:	f7f3 fe5e 	bl	8000dc0 <__aeabi_ddiv>
 800d104:	900a      	str	r0, [sp, #40]	@ 0x28
 800d106:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d108:	3401      	adds	r4, #1
 800d10a:	4b25      	ldr	r3, [pc, #148]	@ (800d1a0 <_dtoa_r+0x39c>)
 800d10c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d10e:	2d00      	cmp	r5, #0
 800d110:	d108      	bne.n	800d124 <_dtoa_r+0x320>
 800d112:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d114:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d116:	0032      	movs	r2, r6
 800d118:	003b      	movs	r3, r7
 800d11a:	f7f3 fe51 	bl	8000dc0 <__aeabi_ddiv>
 800d11e:	900a      	str	r0, [sp, #40]	@ 0x28
 800d120:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d122:	e05a      	b.n	800d1da <_dtoa_r+0x3d6>
 800d124:	2301      	movs	r3, #1
 800d126:	421d      	tst	r5, r3
 800d128:	d009      	beq.n	800d13e <_dtoa_r+0x33a>
 800d12a:	18e4      	adds	r4, r4, r3
 800d12c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d12e:	0030      	movs	r0, r6
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	685b      	ldr	r3, [r3, #4]
 800d134:	0039      	movs	r1, r7
 800d136:	f7f4 fa87 	bl	8001648 <__aeabi_dmul>
 800d13a:	0006      	movs	r6, r0
 800d13c:	000f      	movs	r7, r1
 800d13e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d140:	106d      	asrs	r5, r5, #1
 800d142:	3308      	adds	r3, #8
 800d144:	e7e2      	b.n	800d10c <_dtoa_r+0x308>
 800d146:	46c0      	nop			@ (mov r8, r8)
 800d148:	0801a33f 	.word	0x0801a33f
 800d14c:	0801a356 	.word	0x0801a356
 800d150:	7ff00000 	.word	0x7ff00000
 800d154:	0000270f 	.word	0x0000270f
 800d158:	0801a33b 	.word	0x0801a33b
 800d15c:	0801a33e 	.word	0x0801a33e
 800d160:	0801a30f 	.word	0x0801a30f
 800d164:	0801a30e 	.word	0x0801a30e
 800d168:	3ff00000 	.word	0x3ff00000
 800d16c:	fffffc01 	.word	0xfffffc01
 800d170:	3ff80000 	.word	0x3ff80000
 800d174:	636f4361 	.word	0x636f4361
 800d178:	3fd287a7 	.word	0x3fd287a7
 800d17c:	8b60c8b3 	.word	0x8b60c8b3
 800d180:	3fc68a28 	.word	0x3fc68a28
 800d184:	509f79fb 	.word	0x509f79fb
 800d188:	3fd34413 	.word	0x3fd34413
 800d18c:	0801a450 	.word	0x0801a450
 800d190:	00000432 	.word	0x00000432
 800d194:	00000412 	.word	0x00000412
 800d198:	fe100000 	.word	0xfe100000
 800d19c:	0801a3ae 	.word	0x0801a3ae
 800d1a0:	0801a428 	.word	0x0801a428
 800d1a4:	9b04      	ldr	r3, [sp, #16]
 800d1a6:	2402      	movs	r4, #2
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d016      	beq.n	800d1da <_dtoa_r+0x3d6>
 800d1ac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800d1ae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d1b0:	220f      	movs	r2, #15
 800d1b2:	425d      	negs	r5, r3
 800d1b4:	402a      	ands	r2, r5
 800d1b6:	4bd7      	ldr	r3, [pc, #860]	@ (800d514 <_dtoa_r+0x710>)
 800d1b8:	00d2      	lsls	r2, r2, #3
 800d1ba:	189b      	adds	r3, r3, r2
 800d1bc:	681a      	ldr	r2, [r3, #0]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	f7f4 fa42 	bl	8001648 <__aeabi_dmul>
 800d1c4:	2701      	movs	r7, #1
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	900a      	str	r0, [sp, #40]	@ 0x28
 800d1ca:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d1cc:	4ed2      	ldr	r6, [pc, #840]	@ (800d518 <_dtoa_r+0x714>)
 800d1ce:	112d      	asrs	r5, r5, #4
 800d1d0:	2d00      	cmp	r5, #0
 800d1d2:	d000      	beq.n	800d1d6 <_dtoa_r+0x3d2>
 800d1d4:	e0ba      	b.n	800d34c <_dtoa_r+0x548>
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d1a1      	bne.n	800d11e <_dtoa_r+0x31a>
 800d1da:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d1dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d1de:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d100      	bne.n	800d1e6 <_dtoa_r+0x3e2>
 800d1e4:	e0bd      	b.n	800d362 <_dtoa_r+0x55e>
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	0030      	movs	r0, r6
 800d1ea:	0039      	movs	r1, r7
 800d1ec:	4bcb      	ldr	r3, [pc, #812]	@ (800d51c <_dtoa_r+0x718>)
 800d1ee:	f7f3 f933 	bl	8000458 <__aeabi_dcmplt>
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	d100      	bne.n	800d1f8 <_dtoa_r+0x3f4>
 800d1f6:	e0b4      	b.n	800d362 <_dtoa_r+0x55e>
 800d1f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d100      	bne.n	800d200 <_dtoa_r+0x3fc>
 800d1fe:	e0b0      	b.n	800d362 <_dtoa_r+0x55e>
 800d200:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d202:	2b00      	cmp	r3, #0
 800d204:	dd39      	ble.n	800d27a <_dtoa_r+0x476>
 800d206:	9b04      	ldr	r3, [sp, #16]
 800d208:	2200      	movs	r2, #0
 800d20a:	3b01      	subs	r3, #1
 800d20c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d20e:	0030      	movs	r0, r6
 800d210:	4bc3      	ldr	r3, [pc, #780]	@ (800d520 <_dtoa_r+0x71c>)
 800d212:	0039      	movs	r1, r7
 800d214:	f7f4 fa18 	bl	8001648 <__aeabi_dmul>
 800d218:	900a      	str	r0, [sp, #40]	@ 0x28
 800d21a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d21c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d21e:	3401      	adds	r4, #1
 800d220:	0020      	movs	r0, r4
 800d222:	9311      	str	r3, [sp, #68]	@ 0x44
 800d224:	f7f5 f8d2 	bl	80023cc <__aeabi_i2d>
 800d228:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d22a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d22c:	f7f4 fa0c 	bl	8001648 <__aeabi_dmul>
 800d230:	4bbc      	ldr	r3, [pc, #752]	@ (800d524 <_dtoa_r+0x720>)
 800d232:	2200      	movs	r2, #0
 800d234:	f7f3 fa60 	bl	80006f8 <__aeabi_dadd>
 800d238:	4bbb      	ldr	r3, [pc, #748]	@ (800d528 <_dtoa_r+0x724>)
 800d23a:	0006      	movs	r6, r0
 800d23c:	18cf      	adds	r7, r1, r3
 800d23e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d240:	2b00      	cmp	r3, #0
 800d242:	d000      	beq.n	800d246 <_dtoa_r+0x442>
 800d244:	e091      	b.n	800d36a <_dtoa_r+0x566>
 800d246:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d248:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d24a:	2200      	movs	r2, #0
 800d24c:	4bb7      	ldr	r3, [pc, #732]	@ (800d52c <_dtoa_r+0x728>)
 800d24e:	f7f4 fcc3 	bl	8001bd8 <__aeabi_dsub>
 800d252:	0032      	movs	r2, r6
 800d254:	003b      	movs	r3, r7
 800d256:	0004      	movs	r4, r0
 800d258:	000d      	movs	r5, r1
 800d25a:	f7f3 f911 	bl	8000480 <__aeabi_dcmpgt>
 800d25e:	2800      	cmp	r0, #0
 800d260:	d000      	beq.n	800d264 <_dtoa_r+0x460>
 800d262:	e29d      	b.n	800d7a0 <_dtoa_r+0x99c>
 800d264:	2180      	movs	r1, #128	@ 0x80
 800d266:	0609      	lsls	r1, r1, #24
 800d268:	187b      	adds	r3, r7, r1
 800d26a:	0032      	movs	r2, r6
 800d26c:	0020      	movs	r0, r4
 800d26e:	0029      	movs	r1, r5
 800d270:	f7f3 f8f2 	bl	8000458 <__aeabi_dcmplt>
 800d274:	2800      	cmp	r0, #0
 800d276:	d000      	beq.n	800d27a <_dtoa_r+0x476>
 800d278:	e130      	b.n	800d4dc <_dtoa_r+0x6d8>
 800d27a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d27c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d27e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d280:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d282:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800d284:	2b00      	cmp	r3, #0
 800d286:	da00      	bge.n	800d28a <_dtoa_r+0x486>
 800d288:	e177      	b.n	800d57a <_dtoa_r+0x776>
 800d28a:	9a04      	ldr	r2, [sp, #16]
 800d28c:	2a0e      	cmp	r2, #14
 800d28e:	dd00      	ble.n	800d292 <_dtoa_r+0x48e>
 800d290:	e173      	b.n	800d57a <_dtoa_r+0x776>
 800d292:	4ba0      	ldr	r3, [pc, #640]	@ (800d514 <_dtoa_r+0x710>)
 800d294:	00d2      	lsls	r2, r2, #3
 800d296:	189b      	adds	r3, r3, r2
 800d298:	685c      	ldr	r4, [r3, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	9306      	str	r3, [sp, #24]
 800d29e:	9407      	str	r4, [sp, #28]
 800d2a0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	da03      	bge.n	800d2ae <_dtoa_r+0x4aa>
 800d2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	dc00      	bgt.n	800d2ae <_dtoa_r+0x4aa>
 800d2ac:	e106      	b.n	800d4bc <_dtoa_r+0x6b8>
 800d2ae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d2b0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2b4:	9d08      	ldr	r5, [sp, #32]
 800d2b6:	3b01      	subs	r3, #1
 800d2b8:	195b      	adds	r3, r3, r5
 800d2ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2bc:	9a06      	ldr	r2, [sp, #24]
 800d2be:	9b07      	ldr	r3, [sp, #28]
 800d2c0:	0030      	movs	r0, r6
 800d2c2:	0039      	movs	r1, r7
 800d2c4:	f7f3 fd7c 	bl	8000dc0 <__aeabi_ddiv>
 800d2c8:	f7f5 f844 	bl	8002354 <__aeabi_d2iz>
 800d2cc:	9009      	str	r0, [sp, #36]	@ 0x24
 800d2ce:	f7f5 f87d 	bl	80023cc <__aeabi_i2d>
 800d2d2:	9a06      	ldr	r2, [sp, #24]
 800d2d4:	9b07      	ldr	r3, [sp, #28]
 800d2d6:	f7f4 f9b7 	bl	8001648 <__aeabi_dmul>
 800d2da:	0002      	movs	r2, r0
 800d2dc:	000b      	movs	r3, r1
 800d2de:	0030      	movs	r0, r6
 800d2e0:	0039      	movs	r1, r7
 800d2e2:	f7f4 fc79 	bl	8001bd8 <__aeabi_dsub>
 800d2e6:	002b      	movs	r3, r5
 800d2e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2ea:	3501      	adds	r5, #1
 800d2ec:	3230      	adds	r2, #48	@ 0x30
 800d2ee:	701a      	strb	r2, [r3, #0]
 800d2f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d2f2:	002c      	movs	r4, r5
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d000      	beq.n	800d2fa <_dtoa_r+0x4f6>
 800d2f8:	e131      	b.n	800d55e <_dtoa_r+0x75a>
 800d2fa:	0002      	movs	r2, r0
 800d2fc:	000b      	movs	r3, r1
 800d2fe:	f7f3 f9fb 	bl	80006f8 <__aeabi_dadd>
 800d302:	9a06      	ldr	r2, [sp, #24]
 800d304:	9b07      	ldr	r3, [sp, #28]
 800d306:	0006      	movs	r6, r0
 800d308:	000f      	movs	r7, r1
 800d30a:	f7f3 f8b9 	bl	8000480 <__aeabi_dcmpgt>
 800d30e:	2800      	cmp	r0, #0
 800d310:	d000      	beq.n	800d314 <_dtoa_r+0x510>
 800d312:	e10f      	b.n	800d534 <_dtoa_r+0x730>
 800d314:	9a06      	ldr	r2, [sp, #24]
 800d316:	9b07      	ldr	r3, [sp, #28]
 800d318:	0030      	movs	r0, r6
 800d31a:	0039      	movs	r1, r7
 800d31c:	f7f3 f896 	bl	800044c <__aeabi_dcmpeq>
 800d320:	2800      	cmp	r0, #0
 800d322:	d003      	beq.n	800d32c <_dtoa_r+0x528>
 800d324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d326:	07dd      	lsls	r5, r3, #31
 800d328:	d500      	bpl.n	800d32c <_dtoa_r+0x528>
 800d32a:	e103      	b.n	800d534 <_dtoa_r+0x730>
 800d32c:	9905      	ldr	r1, [sp, #20]
 800d32e:	9803      	ldr	r0, [sp, #12]
 800d330:	f000 fbea 	bl	800db08 <_Bfree>
 800d334:	2300      	movs	r3, #0
 800d336:	7023      	strb	r3, [r4, #0]
 800d338:	9b04      	ldr	r3, [sp, #16]
 800d33a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d33c:	3301      	adds	r3, #1
 800d33e:	6013      	str	r3, [r2, #0]
 800d340:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800d342:	2b00      	cmp	r3, #0
 800d344:	d100      	bne.n	800d348 <_dtoa_r+0x544>
 800d346:	e5a7      	b.n	800ce98 <_dtoa_r+0x94>
 800d348:	601c      	str	r4, [r3, #0]
 800d34a:	e5a5      	b.n	800ce98 <_dtoa_r+0x94>
 800d34c:	423d      	tst	r5, r7
 800d34e:	d005      	beq.n	800d35c <_dtoa_r+0x558>
 800d350:	6832      	ldr	r2, [r6, #0]
 800d352:	6873      	ldr	r3, [r6, #4]
 800d354:	f7f4 f978 	bl	8001648 <__aeabi_dmul>
 800d358:	003b      	movs	r3, r7
 800d35a:	3401      	adds	r4, #1
 800d35c:	106d      	asrs	r5, r5, #1
 800d35e:	3608      	adds	r6, #8
 800d360:	e736      	b.n	800d1d0 <_dtoa_r+0x3cc>
 800d362:	9b04      	ldr	r3, [sp, #16]
 800d364:	930c      	str	r3, [sp, #48]	@ 0x30
 800d366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d368:	e75a      	b.n	800d220 <_dtoa_r+0x41c>
 800d36a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d36c:	4b69      	ldr	r3, [pc, #420]	@ (800d514 <_dtoa_r+0x710>)
 800d36e:	3a01      	subs	r2, #1
 800d370:	00d2      	lsls	r2, r2, #3
 800d372:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d374:	189b      	adds	r3, r3, r2
 800d376:	681a      	ldr	r2, [r3, #0]
 800d378:	685b      	ldr	r3, [r3, #4]
 800d37a:	2900      	cmp	r1, #0
 800d37c:	d04c      	beq.n	800d418 <_dtoa_r+0x614>
 800d37e:	2000      	movs	r0, #0
 800d380:	496b      	ldr	r1, [pc, #428]	@ (800d530 <_dtoa_r+0x72c>)
 800d382:	f7f3 fd1d 	bl	8000dc0 <__aeabi_ddiv>
 800d386:	0032      	movs	r2, r6
 800d388:	003b      	movs	r3, r7
 800d38a:	f7f4 fc25 	bl	8001bd8 <__aeabi_dsub>
 800d38e:	9a08      	ldr	r2, [sp, #32]
 800d390:	0006      	movs	r6, r0
 800d392:	4694      	mov	ip, r2
 800d394:	000f      	movs	r7, r1
 800d396:	9b08      	ldr	r3, [sp, #32]
 800d398:	9316      	str	r3, [sp, #88]	@ 0x58
 800d39a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d39c:	4463      	add	r3, ip
 800d39e:	9311      	str	r3, [sp, #68]	@ 0x44
 800d3a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d3a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d3a4:	f7f4 ffd6 	bl	8002354 <__aeabi_d2iz>
 800d3a8:	0005      	movs	r5, r0
 800d3aa:	f7f5 f80f 	bl	80023cc <__aeabi_i2d>
 800d3ae:	0002      	movs	r2, r0
 800d3b0:	000b      	movs	r3, r1
 800d3b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d3b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d3b6:	f7f4 fc0f 	bl	8001bd8 <__aeabi_dsub>
 800d3ba:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d3bc:	3530      	adds	r5, #48	@ 0x30
 800d3be:	1c5c      	adds	r4, r3, #1
 800d3c0:	701d      	strb	r5, [r3, #0]
 800d3c2:	0032      	movs	r2, r6
 800d3c4:	003b      	movs	r3, r7
 800d3c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800d3c8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d3ca:	f7f3 f845 	bl	8000458 <__aeabi_dcmplt>
 800d3ce:	2800      	cmp	r0, #0
 800d3d0:	d16a      	bne.n	800d4a8 <_dtoa_r+0x6a4>
 800d3d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3d6:	2000      	movs	r0, #0
 800d3d8:	4950      	ldr	r1, [pc, #320]	@ (800d51c <_dtoa_r+0x718>)
 800d3da:	f7f4 fbfd 	bl	8001bd8 <__aeabi_dsub>
 800d3de:	0032      	movs	r2, r6
 800d3e0:	003b      	movs	r3, r7
 800d3e2:	f7f3 f839 	bl	8000458 <__aeabi_dcmplt>
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d000      	beq.n	800d3ec <_dtoa_r+0x5e8>
 800d3ea:	e0a5      	b.n	800d538 <_dtoa_r+0x734>
 800d3ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3ee:	42a3      	cmp	r3, r4
 800d3f0:	d100      	bne.n	800d3f4 <_dtoa_r+0x5f0>
 800d3f2:	e742      	b.n	800d27a <_dtoa_r+0x476>
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	0030      	movs	r0, r6
 800d3f8:	0039      	movs	r1, r7
 800d3fa:	4b49      	ldr	r3, [pc, #292]	@ (800d520 <_dtoa_r+0x71c>)
 800d3fc:	f7f4 f924 	bl	8001648 <__aeabi_dmul>
 800d400:	2200      	movs	r2, #0
 800d402:	0006      	movs	r6, r0
 800d404:	000f      	movs	r7, r1
 800d406:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d40a:	4b45      	ldr	r3, [pc, #276]	@ (800d520 <_dtoa_r+0x71c>)
 800d40c:	f7f4 f91c 	bl	8001648 <__aeabi_dmul>
 800d410:	9416      	str	r4, [sp, #88]	@ 0x58
 800d412:	900a      	str	r0, [sp, #40]	@ 0x28
 800d414:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d416:	e7c3      	b.n	800d3a0 <_dtoa_r+0x59c>
 800d418:	0030      	movs	r0, r6
 800d41a:	0039      	movs	r1, r7
 800d41c:	f7f4 f914 	bl	8001648 <__aeabi_dmul>
 800d420:	9d08      	ldr	r5, [sp, #32]
 800d422:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d424:	002b      	movs	r3, r5
 800d426:	4694      	mov	ip, r2
 800d428:	9016      	str	r0, [sp, #88]	@ 0x58
 800d42a:	9117      	str	r1, [sp, #92]	@ 0x5c
 800d42c:	4463      	add	r3, ip
 800d42e:	9319      	str	r3, [sp, #100]	@ 0x64
 800d430:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d432:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d434:	f7f4 ff8e 	bl	8002354 <__aeabi_d2iz>
 800d438:	0004      	movs	r4, r0
 800d43a:	f7f4 ffc7 	bl	80023cc <__aeabi_i2d>
 800d43e:	000b      	movs	r3, r1
 800d440:	0002      	movs	r2, r0
 800d442:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d444:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d446:	f7f4 fbc7 	bl	8001bd8 <__aeabi_dsub>
 800d44a:	3430      	adds	r4, #48	@ 0x30
 800d44c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d44e:	702c      	strb	r4, [r5, #0]
 800d450:	3501      	adds	r5, #1
 800d452:	0006      	movs	r6, r0
 800d454:	000f      	movs	r7, r1
 800d456:	42ab      	cmp	r3, r5
 800d458:	d129      	bne.n	800d4ae <_dtoa_r+0x6aa>
 800d45a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800d45c:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800d45e:	9b08      	ldr	r3, [sp, #32]
 800d460:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800d462:	469c      	mov	ip, r3
 800d464:	2200      	movs	r2, #0
 800d466:	4b32      	ldr	r3, [pc, #200]	@ (800d530 <_dtoa_r+0x72c>)
 800d468:	4464      	add	r4, ip
 800d46a:	f7f3 f945 	bl	80006f8 <__aeabi_dadd>
 800d46e:	0002      	movs	r2, r0
 800d470:	000b      	movs	r3, r1
 800d472:	0030      	movs	r0, r6
 800d474:	0039      	movs	r1, r7
 800d476:	f7f3 f803 	bl	8000480 <__aeabi_dcmpgt>
 800d47a:	2800      	cmp	r0, #0
 800d47c:	d15c      	bne.n	800d538 <_dtoa_r+0x734>
 800d47e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d480:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d482:	2000      	movs	r0, #0
 800d484:	492a      	ldr	r1, [pc, #168]	@ (800d530 <_dtoa_r+0x72c>)
 800d486:	f7f4 fba7 	bl	8001bd8 <__aeabi_dsub>
 800d48a:	0002      	movs	r2, r0
 800d48c:	000b      	movs	r3, r1
 800d48e:	0030      	movs	r0, r6
 800d490:	0039      	movs	r1, r7
 800d492:	f7f2 ffe1 	bl	8000458 <__aeabi_dcmplt>
 800d496:	2800      	cmp	r0, #0
 800d498:	d100      	bne.n	800d49c <_dtoa_r+0x698>
 800d49a:	e6ee      	b.n	800d27a <_dtoa_r+0x476>
 800d49c:	0023      	movs	r3, r4
 800d49e:	3c01      	subs	r4, #1
 800d4a0:	7822      	ldrb	r2, [r4, #0]
 800d4a2:	2a30      	cmp	r2, #48	@ 0x30
 800d4a4:	d0fa      	beq.n	800d49c <_dtoa_r+0x698>
 800d4a6:	001c      	movs	r4, r3
 800d4a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4aa:	9304      	str	r3, [sp, #16]
 800d4ac:	e73e      	b.n	800d32c <_dtoa_r+0x528>
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	4b1b      	ldr	r3, [pc, #108]	@ (800d520 <_dtoa_r+0x71c>)
 800d4b2:	f7f4 f8c9 	bl	8001648 <__aeabi_dmul>
 800d4b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800d4b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d4ba:	e7b9      	b.n	800d430 <_dtoa_r+0x62c>
 800d4bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d10c      	bne.n	800d4dc <_dtoa_r+0x6d8>
 800d4c2:	9806      	ldr	r0, [sp, #24]
 800d4c4:	9907      	ldr	r1, [sp, #28]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	4b18      	ldr	r3, [pc, #96]	@ (800d52c <_dtoa_r+0x728>)
 800d4ca:	f7f4 f8bd 	bl	8001648 <__aeabi_dmul>
 800d4ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4d2:	f7f2 ffdf 	bl	8000494 <__aeabi_dcmpge>
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	d100      	bne.n	800d4dc <_dtoa_r+0x6d8>
 800d4da:	e164      	b.n	800d7a6 <_dtoa_r+0x9a2>
 800d4dc:	2600      	movs	r6, #0
 800d4de:	0037      	movs	r7, r6
 800d4e0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d4e2:	9c08      	ldr	r4, [sp, #32]
 800d4e4:	43db      	mvns	r3, r3
 800d4e6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	9304      	str	r3, [sp, #16]
 800d4ec:	0031      	movs	r1, r6
 800d4ee:	9803      	ldr	r0, [sp, #12]
 800d4f0:	f000 fb0a 	bl	800db08 <_Bfree>
 800d4f4:	2f00      	cmp	r7, #0
 800d4f6:	d0d7      	beq.n	800d4a8 <_dtoa_r+0x6a4>
 800d4f8:	9b04      	ldr	r3, [sp, #16]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d005      	beq.n	800d50a <_dtoa_r+0x706>
 800d4fe:	42bb      	cmp	r3, r7
 800d500:	d003      	beq.n	800d50a <_dtoa_r+0x706>
 800d502:	0019      	movs	r1, r3
 800d504:	9803      	ldr	r0, [sp, #12]
 800d506:	f000 faff 	bl	800db08 <_Bfree>
 800d50a:	0039      	movs	r1, r7
 800d50c:	9803      	ldr	r0, [sp, #12]
 800d50e:	f000 fafb 	bl	800db08 <_Bfree>
 800d512:	e7c9      	b.n	800d4a8 <_dtoa_r+0x6a4>
 800d514:	0801a450 	.word	0x0801a450
 800d518:	0801a428 	.word	0x0801a428
 800d51c:	3ff00000 	.word	0x3ff00000
 800d520:	40240000 	.word	0x40240000
 800d524:	401c0000 	.word	0x401c0000
 800d528:	fcc00000 	.word	0xfcc00000
 800d52c:	40140000 	.word	0x40140000
 800d530:	3fe00000 	.word	0x3fe00000
 800d534:	9b04      	ldr	r3, [sp, #16]
 800d536:	930c      	str	r3, [sp, #48]	@ 0x30
 800d538:	0023      	movs	r3, r4
 800d53a:	001c      	movs	r4, r3
 800d53c:	3b01      	subs	r3, #1
 800d53e:	781a      	ldrb	r2, [r3, #0]
 800d540:	2a39      	cmp	r2, #57	@ 0x39
 800d542:	d108      	bne.n	800d556 <_dtoa_r+0x752>
 800d544:	9a08      	ldr	r2, [sp, #32]
 800d546:	429a      	cmp	r2, r3
 800d548:	d1f7      	bne.n	800d53a <_dtoa_r+0x736>
 800d54a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d54c:	9908      	ldr	r1, [sp, #32]
 800d54e:	3201      	adds	r2, #1
 800d550:	920c      	str	r2, [sp, #48]	@ 0x30
 800d552:	2230      	movs	r2, #48	@ 0x30
 800d554:	700a      	strb	r2, [r1, #0]
 800d556:	781a      	ldrb	r2, [r3, #0]
 800d558:	3201      	adds	r2, #1
 800d55a:	701a      	strb	r2, [r3, #0]
 800d55c:	e7a4      	b.n	800d4a8 <_dtoa_r+0x6a4>
 800d55e:	2200      	movs	r2, #0
 800d560:	4bc6      	ldr	r3, [pc, #792]	@ (800d87c <_dtoa_r+0xa78>)
 800d562:	f7f4 f871 	bl	8001648 <__aeabi_dmul>
 800d566:	2200      	movs	r2, #0
 800d568:	2300      	movs	r3, #0
 800d56a:	0006      	movs	r6, r0
 800d56c:	000f      	movs	r7, r1
 800d56e:	f7f2 ff6d 	bl	800044c <__aeabi_dcmpeq>
 800d572:	2800      	cmp	r0, #0
 800d574:	d100      	bne.n	800d578 <_dtoa_r+0x774>
 800d576:	e6a1      	b.n	800d2bc <_dtoa_r+0x4b8>
 800d578:	e6d8      	b.n	800d32c <_dtoa_r+0x528>
 800d57a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800d57c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800d57e:	9c06      	ldr	r4, [sp, #24]
 800d580:	2f00      	cmp	r7, #0
 800d582:	d014      	beq.n	800d5ae <_dtoa_r+0x7aa>
 800d584:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d586:	2a01      	cmp	r2, #1
 800d588:	dd00      	ble.n	800d58c <_dtoa_r+0x788>
 800d58a:	e0c8      	b.n	800d71e <_dtoa_r+0x91a>
 800d58c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800d58e:	2a00      	cmp	r2, #0
 800d590:	d100      	bne.n	800d594 <_dtoa_r+0x790>
 800d592:	e0be      	b.n	800d712 <_dtoa_r+0x90e>
 800d594:	4aba      	ldr	r2, [pc, #744]	@ (800d880 <_dtoa_r+0xa7c>)
 800d596:	189b      	adds	r3, r3, r2
 800d598:	9a06      	ldr	r2, [sp, #24]
 800d59a:	2101      	movs	r1, #1
 800d59c:	18d2      	adds	r2, r2, r3
 800d59e:	9206      	str	r2, [sp, #24]
 800d5a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5a2:	9803      	ldr	r0, [sp, #12]
 800d5a4:	18d3      	adds	r3, r2, r3
 800d5a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800d5a8:	f000 fb66 	bl	800dc78 <__i2b>
 800d5ac:	0007      	movs	r7, r0
 800d5ae:	2c00      	cmp	r4, #0
 800d5b0:	d00e      	beq.n	800d5d0 <_dtoa_r+0x7cc>
 800d5b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	dd0b      	ble.n	800d5d0 <_dtoa_r+0x7cc>
 800d5b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5ba:	0023      	movs	r3, r4
 800d5bc:	4294      	cmp	r4, r2
 800d5be:	dd00      	ble.n	800d5c2 <_dtoa_r+0x7be>
 800d5c0:	0013      	movs	r3, r2
 800d5c2:	9a06      	ldr	r2, [sp, #24]
 800d5c4:	1ae4      	subs	r4, r4, r3
 800d5c6:	1ad2      	subs	r2, r2, r3
 800d5c8:	9206      	str	r2, [sp, #24]
 800d5ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5cc:	1ad3      	subs	r3, r2, r3
 800d5ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800d5d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d01f      	beq.n	800d616 <_dtoa_r+0x812>
 800d5d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d100      	bne.n	800d5de <_dtoa_r+0x7da>
 800d5dc:	e0b5      	b.n	800d74a <_dtoa_r+0x946>
 800d5de:	2d00      	cmp	r5, #0
 800d5e0:	d010      	beq.n	800d604 <_dtoa_r+0x800>
 800d5e2:	0039      	movs	r1, r7
 800d5e4:	002a      	movs	r2, r5
 800d5e6:	9803      	ldr	r0, [sp, #12]
 800d5e8:	f000 fc10 	bl	800de0c <__pow5mult>
 800d5ec:	9a05      	ldr	r2, [sp, #20]
 800d5ee:	0001      	movs	r1, r0
 800d5f0:	0007      	movs	r7, r0
 800d5f2:	9803      	ldr	r0, [sp, #12]
 800d5f4:	f000 fb58 	bl	800dca8 <__multiply>
 800d5f8:	0006      	movs	r6, r0
 800d5fa:	9905      	ldr	r1, [sp, #20]
 800d5fc:	9803      	ldr	r0, [sp, #12]
 800d5fe:	f000 fa83 	bl	800db08 <_Bfree>
 800d602:	9605      	str	r6, [sp, #20]
 800d604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d606:	1b5a      	subs	r2, r3, r5
 800d608:	42ab      	cmp	r3, r5
 800d60a:	d004      	beq.n	800d616 <_dtoa_r+0x812>
 800d60c:	9905      	ldr	r1, [sp, #20]
 800d60e:	9803      	ldr	r0, [sp, #12]
 800d610:	f000 fbfc 	bl	800de0c <__pow5mult>
 800d614:	9005      	str	r0, [sp, #20]
 800d616:	2101      	movs	r1, #1
 800d618:	9803      	ldr	r0, [sp, #12]
 800d61a:	f000 fb2d 	bl	800dc78 <__i2b>
 800d61e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d620:	0006      	movs	r6, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d100      	bne.n	800d628 <_dtoa_r+0x824>
 800d626:	e1bc      	b.n	800d9a2 <_dtoa_r+0xb9e>
 800d628:	001a      	movs	r2, r3
 800d62a:	0001      	movs	r1, r0
 800d62c:	9803      	ldr	r0, [sp, #12]
 800d62e:	f000 fbed 	bl	800de0c <__pow5mult>
 800d632:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d634:	0006      	movs	r6, r0
 800d636:	2500      	movs	r5, #0
 800d638:	2b01      	cmp	r3, #1
 800d63a:	dc16      	bgt.n	800d66a <_dtoa_r+0x866>
 800d63c:	2500      	movs	r5, #0
 800d63e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d640:	42ab      	cmp	r3, r5
 800d642:	d10e      	bne.n	800d662 <_dtoa_r+0x85e>
 800d644:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d646:	031b      	lsls	r3, r3, #12
 800d648:	42ab      	cmp	r3, r5
 800d64a:	d10a      	bne.n	800d662 <_dtoa_r+0x85e>
 800d64c:	4b8d      	ldr	r3, [pc, #564]	@ (800d884 <_dtoa_r+0xa80>)
 800d64e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d650:	4213      	tst	r3, r2
 800d652:	d006      	beq.n	800d662 <_dtoa_r+0x85e>
 800d654:	9b06      	ldr	r3, [sp, #24]
 800d656:	3501      	adds	r5, #1
 800d658:	3301      	adds	r3, #1
 800d65a:	9306      	str	r3, [sp, #24]
 800d65c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d65e:	3301      	adds	r3, #1
 800d660:	930d      	str	r3, [sp, #52]	@ 0x34
 800d662:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d664:	2001      	movs	r0, #1
 800d666:	2b00      	cmp	r3, #0
 800d668:	d008      	beq.n	800d67c <_dtoa_r+0x878>
 800d66a:	6933      	ldr	r3, [r6, #16]
 800d66c:	3303      	adds	r3, #3
 800d66e:	009b      	lsls	r3, r3, #2
 800d670:	18f3      	adds	r3, r6, r3
 800d672:	6858      	ldr	r0, [r3, #4]
 800d674:	f000 fab0 	bl	800dbd8 <__hi0bits>
 800d678:	2320      	movs	r3, #32
 800d67a:	1a18      	subs	r0, r3, r0
 800d67c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d67e:	1818      	adds	r0, r3, r0
 800d680:	0002      	movs	r2, r0
 800d682:	231f      	movs	r3, #31
 800d684:	401a      	ands	r2, r3
 800d686:	4218      	tst	r0, r3
 800d688:	d065      	beq.n	800d756 <_dtoa_r+0x952>
 800d68a:	3301      	adds	r3, #1
 800d68c:	1a9b      	subs	r3, r3, r2
 800d68e:	2b04      	cmp	r3, #4
 800d690:	dd5d      	ble.n	800d74e <_dtoa_r+0x94a>
 800d692:	231c      	movs	r3, #28
 800d694:	1a9b      	subs	r3, r3, r2
 800d696:	9a06      	ldr	r2, [sp, #24]
 800d698:	18e4      	adds	r4, r4, r3
 800d69a:	18d2      	adds	r2, r2, r3
 800d69c:	9206      	str	r2, [sp, #24]
 800d69e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d6a0:	18d3      	adds	r3, r2, r3
 800d6a2:	930d      	str	r3, [sp, #52]	@ 0x34
 800d6a4:	9b06      	ldr	r3, [sp, #24]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	dd05      	ble.n	800d6b6 <_dtoa_r+0x8b2>
 800d6aa:	001a      	movs	r2, r3
 800d6ac:	9905      	ldr	r1, [sp, #20]
 800d6ae:	9803      	ldr	r0, [sp, #12]
 800d6b0:	f000 fc08 	bl	800dec4 <__lshift>
 800d6b4:	9005      	str	r0, [sp, #20]
 800d6b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	dd05      	ble.n	800d6c8 <_dtoa_r+0x8c4>
 800d6bc:	0031      	movs	r1, r6
 800d6be:	001a      	movs	r2, r3
 800d6c0:	9803      	ldr	r0, [sp, #12]
 800d6c2:	f000 fbff 	bl	800dec4 <__lshift>
 800d6c6:	0006      	movs	r6, r0
 800d6c8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d045      	beq.n	800d75a <_dtoa_r+0x956>
 800d6ce:	0031      	movs	r1, r6
 800d6d0:	9805      	ldr	r0, [sp, #20]
 800d6d2:	f000 fc63 	bl	800df9c <__mcmp>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	da3f      	bge.n	800d75a <_dtoa_r+0x956>
 800d6da:	9b04      	ldr	r3, [sp, #16]
 800d6dc:	220a      	movs	r2, #10
 800d6de:	3b01      	subs	r3, #1
 800d6e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800d6e2:	9905      	ldr	r1, [sp, #20]
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	9803      	ldr	r0, [sp, #12]
 800d6e8:	f000 fa32 	bl	800db50 <__multadd>
 800d6ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d6ee:	9005      	str	r0, [sp, #20]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d100      	bne.n	800d6f6 <_dtoa_r+0x8f2>
 800d6f4:	e15c      	b.n	800d9b0 <_dtoa_r+0xbac>
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	0039      	movs	r1, r7
 800d6fa:	220a      	movs	r2, #10
 800d6fc:	9803      	ldr	r0, [sp, #12]
 800d6fe:	f000 fa27 	bl	800db50 <__multadd>
 800d702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d704:	0007      	movs	r7, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	dc55      	bgt.n	800d7b6 <_dtoa_r+0x9b2>
 800d70a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	dc2d      	bgt.n	800d76c <_dtoa_r+0x968>
 800d710:	e051      	b.n	800d7b6 <_dtoa_r+0x9b2>
 800d712:	2336      	movs	r3, #54	@ 0x36
 800d714:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d716:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800d718:	9c06      	ldr	r4, [sp, #24]
 800d71a:	1a9b      	subs	r3, r3, r2
 800d71c:	e73c      	b.n	800d598 <_dtoa_r+0x794>
 800d71e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d720:	1e5d      	subs	r5, r3, #1
 800d722:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d724:	42ab      	cmp	r3, r5
 800d726:	db08      	blt.n	800d73a <_dtoa_r+0x936>
 800d728:	1b5d      	subs	r5, r3, r5
 800d72a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d72c:	9c06      	ldr	r4, [sp, #24]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	db00      	blt.n	800d734 <_dtoa_r+0x930>
 800d732:	e731      	b.n	800d598 <_dtoa_r+0x794>
 800d734:	1ae4      	subs	r4, r4, r3
 800d736:	2300      	movs	r3, #0
 800d738:	e72e      	b.n	800d598 <_dtoa_r+0x794>
 800d73a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d73c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d73e:	1aeb      	subs	r3, r5, r3
 800d740:	18d3      	adds	r3, r2, r3
 800d742:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d744:	9314      	str	r3, [sp, #80]	@ 0x50
 800d746:	2500      	movs	r5, #0
 800d748:	e7ef      	b.n	800d72a <_dtoa_r+0x926>
 800d74a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d74c:	e75e      	b.n	800d60c <_dtoa_r+0x808>
 800d74e:	2b04      	cmp	r3, #4
 800d750:	d0a8      	beq.n	800d6a4 <_dtoa_r+0x8a0>
 800d752:	331c      	adds	r3, #28
 800d754:	e79f      	b.n	800d696 <_dtoa_r+0x892>
 800d756:	0013      	movs	r3, r2
 800d758:	e7fb      	b.n	800d752 <_dtoa_r+0x94e>
 800d75a:	9b04      	ldr	r3, [sp, #16]
 800d75c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d760:	930e      	str	r3, [sp, #56]	@ 0x38
 800d762:	2b00      	cmp	r3, #0
 800d764:	dc23      	bgt.n	800d7ae <_dtoa_r+0x9aa>
 800d766:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d768:	2b02      	cmp	r3, #2
 800d76a:	dd20      	ble.n	800d7ae <_dtoa_r+0x9aa>
 800d76c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d000      	beq.n	800d774 <_dtoa_r+0x970>
 800d772:	e6b5      	b.n	800d4e0 <_dtoa_r+0x6dc>
 800d774:	0031      	movs	r1, r6
 800d776:	2205      	movs	r2, #5
 800d778:	9803      	ldr	r0, [sp, #12]
 800d77a:	f000 f9e9 	bl	800db50 <__multadd>
 800d77e:	0006      	movs	r6, r0
 800d780:	0001      	movs	r1, r0
 800d782:	9805      	ldr	r0, [sp, #20]
 800d784:	f000 fc0a 	bl	800df9c <__mcmp>
 800d788:	2800      	cmp	r0, #0
 800d78a:	dc00      	bgt.n	800d78e <_dtoa_r+0x98a>
 800d78c:	e6a8      	b.n	800d4e0 <_dtoa_r+0x6dc>
 800d78e:	9b08      	ldr	r3, [sp, #32]
 800d790:	9a08      	ldr	r2, [sp, #32]
 800d792:	1c5c      	adds	r4, r3, #1
 800d794:	2331      	movs	r3, #49	@ 0x31
 800d796:	7013      	strb	r3, [r2, #0]
 800d798:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d79a:	3301      	adds	r3, #1
 800d79c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d79e:	e6a3      	b.n	800d4e8 <_dtoa_r+0x6e4>
 800d7a0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800d7a2:	0037      	movs	r7, r6
 800d7a4:	e7f3      	b.n	800d78e <_dtoa_r+0x98a>
 800d7a6:	9b04      	ldr	r3, [sp, #16]
 800d7a8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800d7aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800d7ac:	e7f9      	b.n	800d7a2 <_dtoa_r+0x99e>
 800d7ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d100      	bne.n	800d7b6 <_dtoa_r+0x9b2>
 800d7b4:	e100      	b.n	800d9b8 <_dtoa_r+0xbb4>
 800d7b6:	2c00      	cmp	r4, #0
 800d7b8:	dd05      	ble.n	800d7c6 <_dtoa_r+0x9c2>
 800d7ba:	0039      	movs	r1, r7
 800d7bc:	0022      	movs	r2, r4
 800d7be:	9803      	ldr	r0, [sp, #12]
 800d7c0:	f000 fb80 	bl	800dec4 <__lshift>
 800d7c4:	0007      	movs	r7, r0
 800d7c6:	0038      	movs	r0, r7
 800d7c8:	2d00      	cmp	r5, #0
 800d7ca:	d018      	beq.n	800d7fe <_dtoa_r+0x9fa>
 800d7cc:	6879      	ldr	r1, [r7, #4]
 800d7ce:	9803      	ldr	r0, [sp, #12]
 800d7d0:	f000 f956 	bl	800da80 <_Balloc>
 800d7d4:	1e04      	subs	r4, r0, #0
 800d7d6:	d105      	bne.n	800d7e4 <_dtoa_r+0x9e0>
 800d7d8:	0022      	movs	r2, r4
 800d7da:	4b2b      	ldr	r3, [pc, #172]	@ (800d888 <_dtoa_r+0xa84>)
 800d7dc:	482b      	ldr	r0, [pc, #172]	@ (800d88c <_dtoa_r+0xa88>)
 800d7de:	492c      	ldr	r1, [pc, #176]	@ (800d890 <_dtoa_r+0xa8c>)
 800d7e0:	f7ff fb25 	bl	800ce2e <_dtoa_r+0x2a>
 800d7e4:	0039      	movs	r1, r7
 800d7e6:	693a      	ldr	r2, [r7, #16]
 800d7e8:	310c      	adds	r1, #12
 800d7ea:	3202      	adds	r2, #2
 800d7ec:	0092      	lsls	r2, r2, #2
 800d7ee:	300c      	adds	r0, #12
 800d7f0:	f000 ff80 	bl	800e6f4 <memcpy>
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	0021      	movs	r1, r4
 800d7f8:	9803      	ldr	r0, [sp, #12]
 800d7fa:	f000 fb63 	bl	800dec4 <__lshift>
 800d7fe:	9b08      	ldr	r3, [sp, #32]
 800d800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d802:	9306      	str	r3, [sp, #24]
 800d804:	3b01      	subs	r3, #1
 800d806:	189b      	adds	r3, r3, r2
 800d808:	2201      	movs	r2, #1
 800d80a:	9704      	str	r7, [sp, #16]
 800d80c:	0007      	movs	r7, r0
 800d80e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d810:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d812:	4013      	ands	r3, r2
 800d814:	930e      	str	r3, [sp, #56]	@ 0x38
 800d816:	0031      	movs	r1, r6
 800d818:	9805      	ldr	r0, [sp, #20]
 800d81a:	f7ff fa65 	bl	800cce8 <quorem>
 800d81e:	9904      	ldr	r1, [sp, #16]
 800d820:	0005      	movs	r5, r0
 800d822:	900a      	str	r0, [sp, #40]	@ 0x28
 800d824:	9805      	ldr	r0, [sp, #20]
 800d826:	f000 fbb9 	bl	800df9c <__mcmp>
 800d82a:	003a      	movs	r2, r7
 800d82c:	900d      	str	r0, [sp, #52]	@ 0x34
 800d82e:	0031      	movs	r1, r6
 800d830:	9803      	ldr	r0, [sp, #12]
 800d832:	f000 fbcf 	bl	800dfd4 <__mdiff>
 800d836:	2201      	movs	r2, #1
 800d838:	68c3      	ldr	r3, [r0, #12]
 800d83a:	0004      	movs	r4, r0
 800d83c:	3530      	adds	r5, #48	@ 0x30
 800d83e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d840:	2b00      	cmp	r3, #0
 800d842:	d104      	bne.n	800d84e <_dtoa_r+0xa4a>
 800d844:	0001      	movs	r1, r0
 800d846:	9805      	ldr	r0, [sp, #20]
 800d848:	f000 fba8 	bl	800df9c <__mcmp>
 800d84c:	9009      	str	r0, [sp, #36]	@ 0x24
 800d84e:	0021      	movs	r1, r4
 800d850:	9803      	ldr	r0, [sp, #12]
 800d852:	f000 f959 	bl	800db08 <_Bfree>
 800d856:	9b06      	ldr	r3, [sp, #24]
 800d858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d85a:	1c5c      	adds	r4, r3, #1
 800d85c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d85e:	4313      	orrs	r3, r2
 800d860:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d862:	4313      	orrs	r3, r2
 800d864:	d116      	bne.n	800d894 <_dtoa_r+0xa90>
 800d866:	2d39      	cmp	r5, #57	@ 0x39
 800d868:	d02f      	beq.n	800d8ca <_dtoa_r+0xac6>
 800d86a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	dd01      	ble.n	800d874 <_dtoa_r+0xa70>
 800d870:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800d872:	3531      	adds	r5, #49	@ 0x31
 800d874:	9b06      	ldr	r3, [sp, #24]
 800d876:	701d      	strb	r5, [r3, #0]
 800d878:	e638      	b.n	800d4ec <_dtoa_r+0x6e8>
 800d87a:	46c0      	nop			@ (mov r8, r8)
 800d87c:	40240000 	.word	0x40240000
 800d880:	00000433 	.word	0x00000433
 800d884:	7ff00000 	.word	0x7ff00000
 800d888:	0801a3ae 	.word	0x0801a3ae
 800d88c:	0801a356 	.word	0x0801a356
 800d890:	000002ef 	.word	0x000002ef
 800d894:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d896:	2b00      	cmp	r3, #0
 800d898:	db04      	blt.n	800d8a4 <_dtoa_r+0xaa0>
 800d89a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d89c:	4313      	orrs	r3, r2
 800d89e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8a0:	4313      	orrs	r3, r2
 800d8a2:	d11e      	bne.n	800d8e2 <_dtoa_r+0xade>
 800d8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	dde4      	ble.n	800d874 <_dtoa_r+0xa70>
 800d8aa:	9905      	ldr	r1, [sp, #20]
 800d8ac:	2201      	movs	r2, #1
 800d8ae:	9803      	ldr	r0, [sp, #12]
 800d8b0:	f000 fb08 	bl	800dec4 <__lshift>
 800d8b4:	0031      	movs	r1, r6
 800d8b6:	9005      	str	r0, [sp, #20]
 800d8b8:	f000 fb70 	bl	800df9c <__mcmp>
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	dc02      	bgt.n	800d8c6 <_dtoa_r+0xac2>
 800d8c0:	d1d8      	bne.n	800d874 <_dtoa_r+0xa70>
 800d8c2:	07eb      	lsls	r3, r5, #31
 800d8c4:	d5d6      	bpl.n	800d874 <_dtoa_r+0xa70>
 800d8c6:	2d39      	cmp	r5, #57	@ 0x39
 800d8c8:	d1d2      	bne.n	800d870 <_dtoa_r+0xa6c>
 800d8ca:	2339      	movs	r3, #57	@ 0x39
 800d8cc:	9a06      	ldr	r2, [sp, #24]
 800d8ce:	7013      	strb	r3, [r2, #0]
 800d8d0:	0023      	movs	r3, r4
 800d8d2:	001c      	movs	r4, r3
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	781a      	ldrb	r2, [r3, #0]
 800d8d8:	2a39      	cmp	r2, #57	@ 0x39
 800d8da:	d04f      	beq.n	800d97c <_dtoa_r+0xb78>
 800d8dc:	3201      	adds	r2, #1
 800d8de:	701a      	strb	r2, [r3, #0]
 800d8e0:	e604      	b.n	800d4ec <_dtoa_r+0x6e8>
 800d8e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	dd03      	ble.n	800d8f0 <_dtoa_r+0xaec>
 800d8e8:	2d39      	cmp	r5, #57	@ 0x39
 800d8ea:	d0ee      	beq.n	800d8ca <_dtoa_r+0xac6>
 800d8ec:	3501      	adds	r5, #1
 800d8ee:	e7c1      	b.n	800d874 <_dtoa_r+0xa70>
 800d8f0:	9b06      	ldr	r3, [sp, #24]
 800d8f2:	9a06      	ldr	r2, [sp, #24]
 800d8f4:	701d      	strb	r5, [r3, #0]
 800d8f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8f8:	4293      	cmp	r3, r2
 800d8fa:	d02a      	beq.n	800d952 <_dtoa_r+0xb4e>
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	220a      	movs	r2, #10
 800d900:	9905      	ldr	r1, [sp, #20]
 800d902:	9803      	ldr	r0, [sp, #12]
 800d904:	f000 f924 	bl	800db50 <__multadd>
 800d908:	9b04      	ldr	r3, [sp, #16]
 800d90a:	9005      	str	r0, [sp, #20]
 800d90c:	42bb      	cmp	r3, r7
 800d90e:	d109      	bne.n	800d924 <_dtoa_r+0xb20>
 800d910:	2300      	movs	r3, #0
 800d912:	220a      	movs	r2, #10
 800d914:	9904      	ldr	r1, [sp, #16]
 800d916:	9803      	ldr	r0, [sp, #12]
 800d918:	f000 f91a 	bl	800db50 <__multadd>
 800d91c:	9004      	str	r0, [sp, #16]
 800d91e:	0007      	movs	r7, r0
 800d920:	9406      	str	r4, [sp, #24]
 800d922:	e778      	b.n	800d816 <_dtoa_r+0xa12>
 800d924:	9904      	ldr	r1, [sp, #16]
 800d926:	2300      	movs	r3, #0
 800d928:	220a      	movs	r2, #10
 800d92a:	9803      	ldr	r0, [sp, #12]
 800d92c:	f000 f910 	bl	800db50 <__multadd>
 800d930:	2300      	movs	r3, #0
 800d932:	9004      	str	r0, [sp, #16]
 800d934:	220a      	movs	r2, #10
 800d936:	0039      	movs	r1, r7
 800d938:	9803      	ldr	r0, [sp, #12]
 800d93a:	f000 f909 	bl	800db50 <__multadd>
 800d93e:	e7ee      	b.n	800d91e <_dtoa_r+0xb1a>
 800d940:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d942:	2401      	movs	r4, #1
 800d944:	2b00      	cmp	r3, #0
 800d946:	dd00      	ble.n	800d94a <_dtoa_r+0xb46>
 800d948:	001c      	movs	r4, r3
 800d94a:	9b08      	ldr	r3, [sp, #32]
 800d94c:	191c      	adds	r4, r3, r4
 800d94e:	2300      	movs	r3, #0
 800d950:	9304      	str	r3, [sp, #16]
 800d952:	9905      	ldr	r1, [sp, #20]
 800d954:	2201      	movs	r2, #1
 800d956:	9803      	ldr	r0, [sp, #12]
 800d958:	f000 fab4 	bl	800dec4 <__lshift>
 800d95c:	0031      	movs	r1, r6
 800d95e:	9005      	str	r0, [sp, #20]
 800d960:	f000 fb1c 	bl	800df9c <__mcmp>
 800d964:	2800      	cmp	r0, #0
 800d966:	dcb3      	bgt.n	800d8d0 <_dtoa_r+0xacc>
 800d968:	d101      	bne.n	800d96e <_dtoa_r+0xb6a>
 800d96a:	07ed      	lsls	r5, r5, #31
 800d96c:	d4b0      	bmi.n	800d8d0 <_dtoa_r+0xacc>
 800d96e:	0023      	movs	r3, r4
 800d970:	001c      	movs	r4, r3
 800d972:	3b01      	subs	r3, #1
 800d974:	781a      	ldrb	r2, [r3, #0]
 800d976:	2a30      	cmp	r2, #48	@ 0x30
 800d978:	d0fa      	beq.n	800d970 <_dtoa_r+0xb6c>
 800d97a:	e5b7      	b.n	800d4ec <_dtoa_r+0x6e8>
 800d97c:	9a08      	ldr	r2, [sp, #32]
 800d97e:	429a      	cmp	r2, r3
 800d980:	d1a7      	bne.n	800d8d2 <_dtoa_r+0xace>
 800d982:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d984:	3301      	adds	r3, #1
 800d986:	930c      	str	r3, [sp, #48]	@ 0x30
 800d988:	2331      	movs	r3, #49	@ 0x31
 800d98a:	7013      	strb	r3, [r2, #0]
 800d98c:	e5ae      	b.n	800d4ec <_dtoa_r+0x6e8>
 800d98e:	4b15      	ldr	r3, [pc, #84]	@ (800d9e4 <_dtoa_r+0xbe0>)
 800d990:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800d992:	9308      	str	r3, [sp, #32]
 800d994:	4b14      	ldr	r3, [pc, #80]	@ (800d9e8 <_dtoa_r+0xbe4>)
 800d996:	2a00      	cmp	r2, #0
 800d998:	d001      	beq.n	800d99e <_dtoa_r+0xb9a>
 800d99a:	f7ff fa7b 	bl	800ce94 <_dtoa_r+0x90>
 800d99e:	f7ff fa7b 	bl	800ce98 <_dtoa_r+0x94>
 800d9a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	dc00      	bgt.n	800d9aa <_dtoa_r+0xba6>
 800d9a8:	e648      	b.n	800d63c <_dtoa_r+0x838>
 800d9aa:	2001      	movs	r0, #1
 800d9ac:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d9ae:	e665      	b.n	800d67c <_dtoa_r+0x878>
 800d9b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	dc00      	bgt.n	800d9b8 <_dtoa_r+0xbb4>
 800d9b6:	e6d6      	b.n	800d766 <_dtoa_r+0x962>
 800d9b8:	2400      	movs	r4, #0
 800d9ba:	0031      	movs	r1, r6
 800d9bc:	9805      	ldr	r0, [sp, #20]
 800d9be:	f7ff f993 	bl	800cce8 <quorem>
 800d9c2:	9b08      	ldr	r3, [sp, #32]
 800d9c4:	3030      	adds	r0, #48	@ 0x30
 800d9c6:	5518      	strb	r0, [r3, r4]
 800d9c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9ca:	3401      	adds	r4, #1
 800d9cc:	0005      	movs	r5, r0
 800d9ce:	429c      	cmp	r4, r3
 800d9d0:	dab6      	bge.n	800d940 <_dtoa_r+0xb3c>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	220a      	movs	r2, #10
 800d9d6:	9905      	ldr	r1, [sp, #20]
 800d9d8:	9803      	ldr	r0, [sp, #12]
 800d9da:	f000 f8b9 	bl	800db50 <__multadd>
 800d9de:	9005      	str	r0, [sp, #20]
 800d9e0:	e7eb      	b.n	800d9ba <_dtoa_r+0xbb6>
 800d9e2:	46c0      	nop			@ (mov r8, r8)
 800d9e4:	0801a332 	.word	0x0801a332
 800d9e8:	0801a33a 	.word	0x0801a33a

0800d9ec <_free_r>:
 800d9ec:	b570      	push	{r4, r5, r6, lr}
 800d9ee:	0005      	movs	r5, r0
 800d9f0:	1e0c      	subs	r4, r1, #0
 800d9f2:	d010      	beq.n	800da16 <_free_r+0x2a>
 800d9f4:	3c04      	subs	r4, #4
 800d9f6:	6823      	ldr	r3, [r4, #0]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	da00      	bge.n	800d9fe <_free_r+0x12>
 800d9fc:	18e4      	adds	r4, r4, r3
 800d9fe:	0028      	movs	r0, r5
 800da00:	f7fe fb26 	bl	800c050 <__malloc_lock>
 800da04:	4a1d      	ldr	r2, [pc, #116]	@ (800da7c <_free_r+0x90>)
 800da06:	6813      	ldr	r3, [r2, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d105      	bne.n	800da18 <_free_r+0x2c>
 800da0c:	6063      	str	r3, [r4, #4]
 800da0e:	6014      	str	r4, [r2, #0]
 800da10:	0028      	movs	r0, r5
 800da12:	f7fe fb25 	bl	800c060 <__malloc_unlock>
 800da16:	bd70      	pop	{r4, r5, r6, pc}
 800da18:	42a3      	cmp	r3, r4
 800da1a:	d908      	bls.n	800da2e <_free_r+0x42>
 800da1c:	6820      	ldr	r0, [r4, #0]
 800da1e:	1821      	adds	r1, r4, r0
 800da20:	428b      	cmp	r3, r1
 800da22:	d1f3      	bne.n	800da0c <_free_r+0x20>
 800da24:	6819      	ldr	r1, [r3, #0]
 800da26:	685b      	ldr	r3, [r3, #4]
 800da28:	1809      	adds	r1, r1, r0
 800da2a:	6021      	str	r1, [r4, #0]
 800da2c:	e7ee      	b.n	800da0c <_free_r+0x20>
 800da2e:	001a      	movs	r2, r3
 800da30:	685b      	ldr	r3, [r3, #4]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d001      	beq.n	800da3a <_free_r+0x4e>
 800da36:	42a3      	cmp	r3, r4
 800da38:	d9f9      	bls.n	800da2e <_free_r+0x42>
 800da3a:	6811      	ldr	r1, [r2, #0]
 800da3c:	1850      	adds	r0, r2, r1
 800da3e:	42a0      	cmp	r0, r4
 800da40:	d10b      	bne.n	800da5a <_free_r+0x6e>
 800da42:	6820      	ldr	r0, [r4, #0]
 800da44:	1809      	adds	r1, r1, r0
 800da46:	1850      	adds	r0, r2, r1
 800da48:	6011      	str	r1, [r2, #0]
 800da4a:	4283      	cmp	r3, r0
 800da4c:	d1e0      	bne.n	800da10 <_free_r+0x24>
 800da4e:	6818      	ldr	r0, [r3, #0]
 800da50:	685b      	ldr	r3, [r3, #4]
 800da52:	1841      	adds	r1, r0, r1
 800da54:	6011      	str	r1, [r2, #0]
 800da56:	6053      	str	r3, [r2, #4]
 800da58:	e7da      	b.n	800da10 <_free_r+0x24>
 800da5a:	42a0      	cmp	r0, r4
 800da5c:	d902      	bls.n	800da64 <_free_r+0x78>
 800da5e:	230c      	movs	r3, #12
 800da60:	602b      	str	r3, [r5, #0]
 800da62:	e7d5      	b.n	800da10 <_free_r+0x24>
 800da64:	6820      	ldr	r0, [r4, #0]
 800da66:	1821      	adds	r1, r4, r0
 800da68:	428b      	cmp	r3, r1
 800da6a:	d103      	bne.n	800da74 <_free_r+0x88>
 800da6c:	6819      	ldr	r1, [r3, #0]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	1809      	adds	r1, r1, r0
 800da72:	6021      	str	r1, [r4, #0]
 800da74:	6063      	str	r3, [r4, #4]
 800da76:	6054      	str	r4, [r2, #4]
 800da78:	e7ca      	b.n	800da10 <_free_r+0x24>
 800da7a:	46c0      	nop			@ (mov r8, r8)
 800da7c:	200005ac 	.word	0x200005ac

0800da80 <_Balloc>:
 800da80:	b570      	push	{r4, r5, r6, lr}
 800da82:	69c5      	ldr	r5, [r0, #28]
 800da84:	0006      	movs	r6, r0
 800da86:	000c      	movs	r4, r1
 800da88:	2d00      	cmp	r5, #0
 800da8a:	d10e      	bne.n	800daaa <_Balloc+0x2a>
 800da8c:	2010      	movs	r0, #16
 800da8e:	f7fe fa33 	bl	800bef8 <malloc>
 800da92:	1e02      	subs	r2, r0, #0
 800da94:	61f0      	str	r0, [r6, #28]
 800da96:	d104      	bne.n	800daa2 <_Balloc+0x22>
 800da98:	216b      	movs	r1, #107	@ 0x6b
 800da9a:	4b19      	ldr	r3, [pc, #100]	@ (800db00 <_Balloc+0x80>)
 800da9c:	4819      	ldr	r0, [pc, #100]	@ (800db04 <_Balloc+0x84>)
 800da9e:	f000 fe33 	bl	800e708 <__assert_func>
 800daa2:	6045      	str	r5, [r0, #4]
 800daa4:	6085      	str	r5, [r0, #8]
 800daa6:	6005      	str	r5, [r0, #0]
 800daa8:	60c5      	str	r5, [r0, #12]
 800daaa:	69f5      	ldr	r5, [r6, #28]
 800daac:	68eb      	ldr	r3, [r5, #12]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d013      	beq.n	800dada <_Balloc+0x5a>
 800dab2:	69f3      	ldr	r3, [r6, #28]
 800dab4:	00a2      	lsls	r2, r4, #2
 800dab6:	68db      	ldr	r3, [r3, #12]
 800dab8:	189b      	adds	r3, r3, r2
 800daba:	6818      	ldr	r0, [r3, #0]
 800dabc:	2800      	cmp	r0, #0
 800dabe:	d118      	bne.n	800daf2 <_Balloc+0x72>
 800dac0:	2101      	movs	r1, #1
 800dac2:	000d      	movs	r5, r1
 800dac4:	40a5      	lsls	r5, r4
 800dac6:	1d6a      	adds	r2, r5, #5
 800dac8:	0030      	movs	r0, r6
 800daca:	0092      	lsls	r2, r2, #2
 800dacc:	f000 fe3a 	bl	800e744 <_calloc_r>
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d00c      	beq.n	800daee <_Balloc+0x6e>
 800dad4:	6044      	str	r4, [r0, #4]
 800dad6:	6085      	str	r5, [r0, #8]
 800dad8:	e00d      	b.n	800daf6 <_Balloc+0x76>
 800dada:	2221      	movs	r2, #33	@ 0x21
 800dadc:	2104      	movs	r1, #4
 800dade:	0030      	movs	r0, r6
 800dae0:	f000 fe30 	bl	800e744 <_calloc_r>
 800dae4:	69f3      	ldr	r3, [r6, #28]
 800dae6:	60e8      	str	r0, [r5, #12]
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d1e1      	bne.n	800dab2 <_Balloc+0x32>
 800daee:	2000      	movs	r0, #0
 800daf0:	bd70      	pop	{r4, r5, r6, pc}
 800daf2:	6802      	ldr	r2, [r0, #0]
 800daf4:	601a      	str	r2, [r3, #0]
 800daf6:	2300      	movs	r3, #0
 800daf8:	6103      	str	r3, [r0, #16]
 800dafa:	60c3      	str	r3, [r0, #12]
 800dafc:	e7f8      	b.n	800daf0 <_Balloc+0x70>
 800dafe:	46c0      	nop			@ (mov r8, r8)
 800db00:	0801a33f 	.word	0x0801a33f
 800db04:	0801a3bf 	.word	0x0801a3bf

0800db08 <_Bfree>:
 800db08:	b570      	push	{r4, r5, r6, lr}
 800db0a:	69c6      	ldr	r6, [r0, #28]
 800db0c:	0005      	movs	r5, r0
 800db0e:	000c      	movs	r4, r1
 800db10:	2e00      	cmp	r6, #0
 800db12:	d10e      	bne.n	800db32 <_Bfree+0x2a>
 800db14:	2010      	movs	r0, #16
 800db16:	f7fe f9ef 	bl	800bef8 <malloc>
 800db1a:	1e02      	subs	r2, r0, #0
 800db1c:	61e8      	str	r0, [r5, #28]
 800db1e:	d104      	bne.n	800db2a <_Bfree+0x22>
 800db20:	218f      	movs	r1, #143	@ 0x8f
 800db22:	4b09      	ldr	r3, [pc, #36]	@ (800db48 <_Bfree+0x40>)
 800db24:	4809      	ldr	r0, [pc, #36]	@ (800db4c <_Bfree+0x44>)
 800db26:	f000 fdef 	bl	800e708 <__assert_func>
 800db2a:	6046      	str	r6, [r0, #4]
 800db2c:	6086      	str	r6, [r0, #8]
 800db2e:	6006      	str	r6, [r0, #0]
 800db30:	60c6      	str	r6, [r0, #12]
 800db32:	2c00      	cmp	r4, #0
 800db34:	d007      	beq.n	800db46 <_Bfree+0x3e>
 800db36:	69eb      	ldr	r3, [r5, #28]
 800db38:	6862      	ldr	r2, [r4, #4]
 800db3a:	68db      	ldr	r3, [r3, #12]
 800db3c:	0092      	lsls	r2, r2, #2
 800db3e:	189b      	adds	r3, r3, r2
 800db40:	681a      	ldr	r2, [r3, #0]
 800db42:	6022      	str	r2, [r4, #0]
 800db44:	601c      	str	r4, [r3, #0]
 800db46:	bd70      	pop	{r4, r5, r6, pc}
 800db48:	0801a33f 	.word	0x0801a33f
 800db4c:	0801a3bf 	.word	0x0801a3bf

0800db50 <__multadd>:
 800db50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db52:	000f      	movs	r7, r1
 800db54:	9001      	str	r0, [sp, #4]
 800db56:	000c      	movs	r4, r1
 800db58:	001e      	movs	r6, r3
 800db5a:	2000      	movs	r0, #0
 800db5c:	690d      	ldr	r5, [r1, #16]
 800db5e:	3714      	adds	r7, #20
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	3001      	adds	r0, #1
 800db64:	b299      	uxth	r1, r3
 800db66:	4351      	muls	r1, r2
 800db68:	0c1b      	lsrs	r3, r3, #16
 800db6a:	4353      	muls	r3, r2
 800db6c:	1989      	adds	r1, r1, r6
 800db6e:	0c0e      	lsrs	r6, r1, #16
 800db70:	199b      	adds	r3, r3, r6
 800db72:	0c1e      	lsrs	r6, r3, #16
 800db74:	b289      	uxth	r1, r1
 800db76:	041b      	lsls	r3, r3, #16
 800db78:	185b      	adds	r3, r3, r1
 800db7a:	c708      	stmia	r7!, {r3}
 800db7c:	4285      	cmp	r5, r0
 800db7e:	dcef      	bgt.n	800db60 <__multadd+0x10>
 800db80:	2e00      	cmp	r6, #0
 800db82:	d022      	beq.n	800dbca <__multadd+0x7a>
 800db84:	68a3      	ldr	r3, [r4, #8]
 800db86:	42ab      	cmp	r3, r5
 800db88:	dc19      	bgt.n	800dbbe <__multadd+0x6e>
 800db8a:	6861      	ldr	r1, [r4, #4]
 800db8c:	9801      	ldr	r0, [sp, #4]
 800db8e:	3101      	adds	r1, #1
 800db90:	f7ff ff76 	bl	800da80 <_Balloc>
 800db94:	1e07      	subs	r7, r0, #0
 800db96:	d105      	bne.n	800dba4 <__multadd+0x54>
 800db98:	003a      	movs	r2, r7
 800db9a:	21ba      	movs	r1, #186	@ 0xba
 800db9c:	4b0c      	ldr	r3, [pc, #48]	@ (800dbd0 <__multadd+0x80>)
 800db9e:	480d      	ldr	r0, [pc, #52]	@ (800dbd4 <__multadd+0x84>)
 800dba0:	f000 fdb2 	bl	800e708 <__assert_func>
 800dba4:	0021      	movs	r1, r4
 800dba6:	6922      	ldr	r2, [r4, #16]
 800dba8:	310c      	adds	r1, #12
 800dbaa:	3202      	adds	r2, #2
 800dbac:	0092      	lsls	r2, r2, #2
 800dbae:	300c      	adds	r0, #12
 800dbb0:	f000 fda0 	bl	800e6f4 <memcpy>
 800dbb4:	0021      	movs	r1, r4
 800dbb6:	9801      	ldr	r0, [sp, #4]
 800dbb8:	f7ff ffa6 	bl	800db08 <_Bfree>
 800dbbc:	003c      	movs	r4, r7
 800dbbe:	1d2b      	adds	r3, r5, #4
 800dbc0:	009b      	lsls	r3, r3, #2
 800dbc2:	18e3      	adds	r3, r4, r3
 800dbc4:	3501      	adds	r5, #1
 800dbc6:	605e      	str	r6, [r3, #4]
 800dbc8:	6125      	str	r5, [r4, #16]
 800dbca:	0020      	movs	r0, r4
 800dbcc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dbce:	46c0      	nop			@ (mov r8, r8)
 800dbd0:	0801a3ae 	.word	0x0801a3ae
 800dbd4:	0801a3bf 	.word	0x0801a3bf

0800dbd8 <__hi0bits>:
 800dbd8:	2280      	movs	r2, #128	@ 0x80
 800dbda:	0003      	movs	r3, r0
 800dbdc:	0252      	lsls	r2, r2, #9
 800dbde:	2000      	movs	r0, #0
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	d201      	bcs.n	800dbe8 <__hi0bits+0x10>
 800dbe4:	041b      	lsls	r3, r3, #16
 800dbe6:	3010      	adds	r0, #16
 800dbe8:	2280      	movs	r2, #128	@ 0x80
 800dbea:	0452      	lsls	r2, r2, #17
 800dbec:	4293      	cmp	r3, r2
 800dbee:	d201      	bcs.n	800dbf4 <__hi0bits+0x1c>
 800dbf0:	3008      	adds	r0, #8
 800dbf2:	021b      	lsls	r3, r3, #8
 800dbf4:	2280      	movs	r2, #128	@ 0x80
 800dbf6:	0552      	lsls	r2, r2, #21
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d201      	bcs.n	800dc00 <__hi0bits+0x28>
 800dbfc:	3004      	adds	r0, #4
 800dbfe:	011b      	lsls	r3, r3, #4
 800dc00:	2280      	movs	r2, #128	@ 0x80
 800dc02:	05d2      	lsls	r2, r2, #23
 800dc04:	4293      	cmp	r3, r2
 800dc06:	d201      	bcs.n	800dc0c <__hi0bits+0x34>
 800dc08:	3002      	adds	r0, #2
 800dc0a:	009b      	lsls	r3, r3, #2
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	db03      	blt.n	800dc18 <__hi0bits+0x40>
 800dc10:	3001      	adds	r0, #1
 800dc12:	4213      	tst	r3, r2
 800dc14:	d100      	bne.n	800dc18 <__hi0bits+0x40>
 800dc16:	2020      	movs	r0, #32
 800dc18:	4770      	bx	lr

0800dc1a <__lo0bits>:
 800dc1a:	6803      	ldr	r3, [r0, #0]
 800dc1c:	0001      	movs	r1, r0
 800dc1e:	2207      	movs	r2, #7
 800dc20:	0018      	movs	r0, r3
 800dc22:	4010      	ands	r0, r2
 800dc24:	4213      	tst	r3, r2
 800dc26:	d00d      	beq.n	800dc44 <__lo0bits+0x2a>
 800dc28:	3a06      	subs	r2, #6
 800dc2a:	2000      	movs	r0, #0
 800dc2c:	4213      	tst	r3, r2
 800dc2e:	d105      	bne.n	800dc3c <__lo0bits+0x22>
 800dc30:	3002      	adds	r0, #2
 800dc32:	4203      	tst	r3, r0
 800dc34:	d003      	beq.n	800dc3e <__lo0bits+0x24>
 800dc36:	40d3      	lsrs	r3, r2
 800dc38:	0010      	movs	r0, r2
 800dc3a:	600b      	str	r3, [r1, #0]
 800dc3c:	4770      	bx	lr
 800dc3e:	089b      	lsrs	r3, r3, #2
 800dc40:	600b      	str	r3, [r1, #0]
 800dc42:	e7fb      	b.n	800dc3c <__lo0bits+0x22>
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	2a00      	cmp	r2, #0
 800dc48:	d101      	bne.n	800dc4e <__lo0bits+0x34>
 800dc4a:	2010      	movs	r0, #16
 800dc4c:	0c1b      	lsrs	r3, r3, #16
 800dc4e:	b2da      	uxtb	r2, r3
 800dc50:	2a00      	cmp	r2, #0
 800dc52:	d101      	bne.n	800dc58 <__lo0bits+0x3e>
 800dc54:	3008      	adds	r0, #8
 800dc56:	0a1b      	lsrs	r3, r3, #8
 800dc58:	071a      	lsls	r2, r3, #28
 800dc5a:	d101      	bne.n	800dc60 <__lo0bits+0x46>
 800dc5c:	3004      	adds	r0, #4
 800dc5e:	091b      	lsrs	r3, r3, #4
 800dc60:	079a      	lsls	r2, r3, #30
 800dc62:	d101      	bne.n	800dc68 <__lo0bits+0x4e>
 800dc64:	3002      	adds	r0, #2
 800dc66:	089b      	lsrs	r3, r3, #2
 800dc68:	07da      	lsls	r2, r3, #31
 800dc6a:	d4e9      	bmi.n	800dc40 <__lo0bits+0x26>
 800dc6c:	3001      	adds	r0, #1
 800dc6e:	085b      	lsrs	r3, r3, #1
 800dc70:	d1e6      	bne.n	800dc40 <__lo0bits+0x26>
 800dc72:	2020      	movs	r0, #32
 800dc74:	e7e2      	b.n	800dc3c <__lo0bits+0x22>
	...

0800dc78 <__i2b>:
 800dc78:	b510      	push	{r4, lr}
 800dc7a:	000c      	movs	r4, r1
 800dc7c:	2101      	movs	r1, #1
 800dc7e:	f7ff feff 	bl	800da80 <_Balloc>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d107      	bne.n	800dc96 <__i2b+0x1e>
 800dc86:	2146      	movs	r1, #70	@ 0x46
 800dc88:	4c05      	ldr	r4, [pc, #20]	@ (800dca0 <__i2b+0x28>)
 800dc8a:	0002      	movs	r2, r0
 800dc8c:	4b05      	ldr	r3, [pc, #20]	@ (800dca4 <__i2b+0x2c>)
 800dc8e:	0020      	movs	r0, r4
 800dc90:	31ff      	adds	r1, #255	@ 0xff
 800dc92:	f000 fd39 	bl	800e708 <__assert_func>
 800dc96:	2301      	movs	r3, #1
 800dc98:	6144      	str	r4, [r0, #20]
 800dc9a:	6103      	str	r3, [r0, #16]
 800dc9c:	bd10      	pop	{r4, pc}
 800dc9e:	46c0      	nop			@ (mov r8, r8)
 800dca0:	0801a3bf 	.word	0x0801a3bf
 800dca4:	0801a3ae 	.word	0x0801a3ae

0800dca8 <__multiply>:
 800dca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dcaa:	0014      	movs	r4, r2
 800dcac:	690a      	ldr	r2, [r1, #16]
 800dcae:	6923      	ldr	r3, [r4, #16]
 800dcb0:	000d      	movs	r5, r1
 800dcb2:	b08b      	sub	sp, #44	@ 0x2c
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	db02      	blt.n	800dcbe <__multiply+0x16>
 800dcb8:	0023      	movs	r3, r4
 800dcba:	000c      	movs	r4, r1
 800dcbc:	001d      	movs	r5, r3
 800dcbe:	6927      	ldr	r7, [r4, #16]
 800dcc0:	692e      	ldr	r6, [r5, #16]
 800dcc2:	6861      	ldr	r1, [r4, #4]
 800dcc4:	19bb      	adds	r3, r7, r6
 800dcc6:	9303      	str	r3, [sp, #12]
 800dcc8:	68a3      	ldr	r3, [r4, #8]
 800dcca:	19ba      	adds	r2, r7, r6
 800dccc:	4293      	cmp	r3, r2
 800dcce:	da00      	bge.n	800dcd2 <__multiply+0x2a>
 800dcd0:	3101      	adds	r1, #1
 800dcd2:	f7ff fed5 	bl	800da80 <_Balloc>
 800dcd6:	9002      	str	r0, [sp, #8]
 800dcd8:	2800      	cmp	r0, #0
 800dcda:	d106      	bne.n	800dcea <__multiply+0x42>
 800dcdc:	21b1      	movs	r1, #177	@ 0xb1
 800dcde:	4b49      	ldr	r3, [pc, #292]	@ (800de04 <__multiply+0x15c>)
 800dce0:	4849      	ldr	r0, [pc, #292]	@ (800de08 <__multiply+0x160>)
 800dce2:	9a02      	ldr	r2, [sp, #8]
 800dce4:	0049      	lsls	r1, r1, #1
 800dce6:	f000 fd0f 	bl	800e708 <__assert_func>
 800dcea:	9b02      	ldr	r3, [sp, #8]
 800dcec:	2200      	movs	r2, #0
 800dcee:	3314      	adds	r3, #20
 800dcf0:	469c      	mov	ip, r3
 800dcf2:	19bb      	adds	r3, r7, r6
 800dcf4:	009b      	lsls	r3, r3, #2
 800dcf6:	4463      	add	r3, ip
 800dcf8:	9304      	str	r3, [sp, #16]
 800dcfa:	4663      	mov	r3, ip
 800dcfc:	9904      	ldr	r1, [sp, #16]
 800dcfe:	428b      	cmp	r3, r1
 800dd00:	d32a      	bcc.n	800dd58 <__multiply+0xb0>
 800dd02:	0023      	movs	r3, r4
 800dd04:	00bf      	lsls	r7, r7, #2
 800dd06:	3314      	adds	r3, #20
 800dd08:	3514      	adds	r5, #20
 800dd0a:	9308      	str	r3, [sp, #32]
 800dd0c:	00b6      	lsls	r6, r6, #2
 800dd0e:	19db      	adds	r3, r3, r7
 800dd10:	9305      	str	r3, [sp, #20]
 800dd12:	19ab      	adds	r3, r5, r6
 800dd14:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd16:	2304      	movs	r3, #4
 800dd18:	9306      	str	r3, [sp, #24]
 800dd1a:	0023      	movs	r3, r4
 800dd1c:	9a05      	ldr	r2, [sp, #20]
 800dd1e:	3315      	adds	r3, #21
 800dd20:	9501      	str	r5, [sp, #4]
 800dd22:	429a      	cmp	r2, r3
 800dd24:	d305      	bcc.n	800dd32 <__multiply+0x8a>
 800dd26:	1b13      	subs	r3, r2, r4
 800dd28:	3b15      	subs	r3, #21
 800dd2a:	089b      	lsrs	r3, r3, #2
 800dd2c:	3301      	adds	r3, #1
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	9306      	str	r3, [sp, #24]
 800dd32:	9b01      	ldr	r3, [sp, #4]
 800dd34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd36:	4293      	cmp	r3, r2
 800dd38:	d310      	bcc.n	800dd5c <__multiply+0xb4>
 800dd3a:	9b03      	ldr	r3, [sp, #12]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	dd05      	ble.n	800dd4c <__multiply+0xa4>
 800dd40:	9b04      	ldr	r3, [sp, #16]
 800dd42:	3b04      	subs	r3, #4
 800dd44:	9304      	str	r3, [sp, #16]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d056      	beq.n	800ddfa <__multiply+0x152>
 800dd4c:	9b02      	ldr	r3, [sp, #8]
 800dd4e:	9a03      	ldr	r2, [sp, #12]
 800dd50:	0018      	movs	r0, r3
 800dd52:	611a      	str	r2, [r3, #16]
 800dd54:	b00b      	add	sp, #44	@ 0x2c
 800dd56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd58:	c304      	stmia	r3!, {r2}
 800dd5a:	e7cf      	b.n	800dcfc <__multiply+0x54>
 800dd5c:	9b01      	ldr	r3, [sp, #4]
 800dd5e:	6818      	ldr	r0, [r3, #0]
 800dd60:	b280      	uxth	r0, r0
 800dd62:	2800      	cmp	r0, #0
 800dd64:	d01e      	beq.n	800dda4 <__multiply+0xfc>
 800dd66:	4667      	mov	r7, ip
 800dd68:	2500      	movs	r5, #0
 800dd6a:	9e08      	ldr	r6, [sp, #32]
 800dd6c:	ce02      	ldmia	r6!, {r1}
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	9307      	str	r3, [sp, #28]
 800dd72:	b28b      	uxth	r3, r1
 800dd74:	4343      	muls	r3, r0
 800dd76:	001a      	movs	r2, r3
 800dd78:	466b      	mov	r3, sp
 800dd7a:	0c09      	lsrs	r1, r1, #16
 800dd7c:	8b9b      	ldrh	r3, [r3, #28]
 800dd7e:	4341      	muls	r1, r0
 800dd80:	18d3      	adds	r3, r2, r3
 800dd82:	9a07      	ldr	r2, [sp, #28]
 800dd84:	195b      	adds	r3, r3, r5
 800dd86:	0c12      	lsrs	r2, r2, #16
 800dd88:	1889      	adds	r1, r1, r2
 800dd8a:	0c1a      	lsrs	r2, r3, #16
 800dd8c:	188a      	adds	r2, r1, r2
 800dd8e:	b29b      	uxth	r3, r3
 800dd90:	0c15      	lsrs	r5, r2, #16
 800dd92:	0412      	lsls	r2, r2, #16
 800dd94:	431a      	orrs	r2, r3
 800dd96:	9b05      	ldr	r3, [sp, #20]
 800dd98:	c704      	stmia	r7!, {r2}
 800dd9a:	42b3      	cmp	r3, r6
 800dd9c:	d8e6      	bhi.n	800dd6c <__multiply+0xc4>
 800dd9e:	4663      	mov	r3, ip
 800dda0:	9a06      	ldr	r2, [sp, #24]
 800dda2:	509d      	str	r5, [r3, r2]
 800dda4:	9b01      	ldr	r3, [sp, #4]
 800dda6:	6818      	ldr	r0, [r3, #0]
 800dda8:	0c00      	lsrs	r0, r0, #16
 800ddaa:	d020      	beq.n	800ddee <__multiply+0x146>
 800ddac:	4663      	mov	r3, ip
 800ddae:	0025      	movs	r5, r4
 800ddb0:	4661      	mov	r1, ip
 800ddb2:	2700      	movs	r7, #0
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	3514      	adds	r5, #20
 800ddb8:	682a      	ldr	r2, [r5, #0]
 800ddba:	680e      	ldr	r6, [r1, #0]
 800ddbc:	b292      	uxth	r2, r2
 800ddbe:	4342      	muls	r2, r0
 800ddc0:	0c36      	lsrs	r6, r6, #16
 800ddc2:	1992      	adds	r2, r2, r6
 800ddc4:	19d2      	adds	r2, r2, r7
 800ddc6:	0416      	lsls	r6, r2, #16
 800ddc8:	b29b      	uxth	r3, r3
 800ddca:	431e      	orrs	r6, r3
 800ddcc:	600e      	str	r6, [r1, #0]
 800ddce:	cd40      	ldmia	r5!, {r6}
 800ddd0:	684b      	ldr	r3, [r1, #4]
 800ddd2:	0c36      	lsrs	r6, r6, #16
 800ddd4:	4346      	muls	r6, r0
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	0c12      	lsrs	r2, r2, #16
 800ddda:	18f3      	adds	r3, r6, r3
 800dddc:	189b      	adds	r3, r3, r2
 800ddde:	9a05      	ldr	r2, [sp, #20]
 800dde0:	0c1f      	lsrs	r7, r3, #16
 800dde2:	3104      	adds	r1, #4
 800dde4:	42aa      	cmp	r2, r5
 800dde6:	d8e7      	bhi.n	800ddb8 <__multiply+0x110>
 800dde8:	4662      	mov	r2, ip
 800ddea:	9906      	ldr	r1, [sp, #24]
 800ddec:	5053      	str	r3, [r2, r1]
 800ddee:	9b01      	ldr	r3, [sp, #4]
 800ddf0:	3304      	adds	r3, #4
 800ddf2:	9301      	str	r3, [sp, #4]
 800ddf4:	2304      	movs	r3, #4
 800ddf6:	449c      	add	ip, r3
 800ddf8:	e79b      	b.n	800dd32 <__multiply+0x8a>
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	3b01      	subs	r3, #1
 800ddfe:	9303      	str	r3, [sp, #12]
 800de00:	e79b      	b.n	800dd3a <__multiply+0x92>
 800de02:	46c0      	nop			@ (mov r8, r8)
 800de04:	0801a3ae 	.word	0x0801a3ae
 800de08:	0801a3bf 	.word	0x0801a3bf

0800de0c <__pow5mult>:
 800de0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de0e:	2303      	movs	r3, #3
 800de10:	0015      	movs	r5, r2
 800de12:	0007      	movs	r7, r0
 800de14:	000e      	movs	r6, r1
 800de16:	401a      	ands	r2, r3
 800de18:	421d      	tst	r5, r3
 800de1a:	d008      	beq.n	800de2e <__pow5mult+0x22>
 800de1c:	4925      	ldr	r1, [pc, #148]	@ (800deb4 <__pow5mult+0xa8>)
 800de1e:	3a01      	subs	r2, #1
 800de20:	0092      	lsls	r2, r2, #2
 800de22:	5852      	ldr	r2, [r2, r1]
 800de24:	2300      	movs	r3, #0
 800de26:	0031      	movs	r1, r6
 800de28:	f7ff fe92 	bl	800db50 <__multadd>
 800de2c:	0006      	movs	r6, r0
 800de2e:	10ad      	asrs	r5, r5, #2
 800de30:	d03d      	beq.n	800deae <__pow5mult+0xa2>
 800de32:	69fc      	ldr	r4, [r7, #28]
 800de34:	2c00      	cmp	r4, #0
 800de36:	d10f      	bne.n	800de58 <__pow5mult+0x4c>
 800de38:	2010      	movs	r0, #16
 800de3a:	f7fe f85d 	bl	800bef8 <malloc>
 800de3e:	1e02      	subs	r2, r0, #0
 800de40:	61f8      	str	r0, [r7, #28]
 800de42:	d105      	bne.n	800de50 <__pow5mult+0x44>
 800de44:	21b4      	movs	r1, #180	@ 0xb4
 800de46:	4b1c      	ldr	r3, [pc, #112]	@ (800deb8 <__pow5mult+0xac>)
 800de48:	481c      	ldr	r0, [pc, #112]	@ (800debc <__pow5mult+0xb0>)
 800de4a:	31ff      	adds	r1, #255	@ 0xff
 800de4c:	f000 fc5c 	bl	800e708 <__assert_func>
 800de50:	6044      	str	r4, [r0, #4]
 800de52:	6084      	str	r4, [r0, #8]
 800de54:	6004      	str	r4, [r0, #0]
 800de56:	60c4      	str	r4, [r0, #12]
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	689c      	ldr	r4, [r3, #8]
 800de5c:	9301      	str	r3, [sp, #4]
 800de5e:	2c00      	cmp	r4, #0
 800de60:	d108      	bne.n	800de74 <__pow5mult+0x68>
 800de62:	0038      	movs	r0, r7
 800de64:	4916      	ldr	r1, [pc, #88]	@ (800dec0 <__pow5mult+0xb4>)
 800de66:	f7ff ff07 	bl	800dc78 <__i2b>
 800de6a:	9b01      	ldr	r3, [sp, #4]
 800de6c:	0004      	movs	r4, r0
 800de6e:	6098      	str	r0, [r3, #8]
 800de70:	2300      	movs	r3, #0
 800de72:	6003      	str	r3, [r0, #0]
 800de74:	2301      	movs	r3, #1
 800de76:	421d      	tst	r5, r3
 800de78:	d00a      	beq.n	800de90 <__pow5mult+0x84>
 800de7a:	0031      	movs	r1, r6
 800de7c:	0022      	movs	r2, r4
 800de7e:	0038      	movs	r0, r7
 800de80:	f7ff ff12 	bl	800dca8 <__multiply>
 800de84:	0031      	movs	r1, r6
 800de86:	9001      	str	r0, [sp, #4]
 800de88:	0038      	movs	r0, r7
 800de8a:	f7ff fe3d 	bl	800db08 <_Bfree>
 800de8e:	9e01      	ldr	r6, [sp, #4]
 800de90:	106d      	asrs	r5, r5, #1
 800de92:	d00c      	beq.n	800deae <__pow5mult+0xa2>
 800de94:	6820      	ldr	r0, [r4, #0]
 800de96:	2800      	cmp	r0, #0
 800de98:	d107      	bne.n	800deaa <__pow5mult+0x9e>
 800de9a:	0022      	movs	r2, r4
 800de9c:	0021      	movs	r1, r4
 800de9e:	0038      	movs	r0, r7
 800dea0:	f7ff ff02 	bl	800dca8 <__multiply>
 800dea4:	2300      	movs	r3, #0
 800dea6:	6020      	str	r0, [r4, #0]
 800dea8:	6003      	str	r3, [r0, #0]
 800deaa:	0004      	movs	r4, r0
 800deac:	e7e2      	b.n	800de74 <__pow5mult+0x68>
 800deae:	0030      	movs	r0, r6
 800deb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800deb2:	46c0      	nop			@ (mov r8, r8)
 800deb4:	0801a418 	.word	0x0801a418
 800deb8:	0801a33f 	.word	0x0801a33f
 800debc:	0801a3bf 	.word	0x0801a3bf
 800dec0:	00000271 	.word	0x00000271

0800dec4 <__lshift>:
 800dec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dec6:	000c      	movs	r4, r1
 800dec8:	0016      	movs	r6, r2
 800deca:	6923      	ldr	r3, [r4, #16]
 800decc:	1157      	asrs	r7, r2, #5
 800dece:	b085      	sub	sp, #20
 800ded0:	18fb      	adds	r3, r7, r3
 800ded2:	9301      	str	r3, [sp, #4]
 800ded4:	3301      	adds	r3, #1
 800ded6:	9300      	str	r3, [sp, #0]
 800ded8:	6849      	ldr	r1, [r1, #4]
 800deda:	68a3      	ldr	r3, [r4, #8]
 800dedc:	9002      	str	r0, [sp, #8]
 800dede:	9a00      	ldr	r2, [sp, #0]
 800dee0:	4293      	cmp	r3, r2
 800dee2:	db10      	blt.n	800df06 <__lshift+0x42>
 800dee4:	9802      	ldr	r0, [sp, #8]
 800dee6:	f7ff fdcb 	bl	800da80 <_Balloc>
 800deea:	2300      	movs	r3, #0
 800deec:	0001      	movs	r1, r0
 800deee:	0005      	movs	r5, r0
 800def0:	001a      	movs	r2, r3
 800def2:	3114      	adds	r1, #20
 800def4:	4298      	cmp	r0, r3
 800def6:	d10c      	bne.n	800df12 <__lshift+0x4e>
 800def8:	21ef      	movs	r1, #239	@ 0xef
 800defa:	002a      	movs	r2, r5
 800defc:	4b25      	ldr	r3, [pc, #148]	@ (800df94 <__lshift+0xd0>)
 800defe:	4826      	ldr	r0, [pc, #152]	@ (800df98 <__lshift+0xd4>)
 800df00:	0049      	lsls	r1, r1, #1
 800df02:	f000 fc01 	bl	800e708 <__assert_func>
 800df06:	3101      	adds	r1, #1
 800df08:	005b      	lsls	r3, r3, #1
 800df0a:	e7e8      	b.n	800dede <__lshift+0x1a>
 800df0c:	0098      	lsls	r0, r3, #2
 800df0e:	500a      	str	r2, [r1, r0]
 800df10:	3301      	adds	r3, #1
 800df12:	42bb      	cmp	r3, r7
 800df14:	dbfa      	blt.n	800df0c <__lshift+0x48>
 800df16:	43fb      	mvns	r3, r7
 800df18:	17db      	asrs	r3, r3, #31
 800df1a:	401f      	ands	r7, r3
 800df1c:	00bf      	lsls	r7, r7, #2
 800df1e:	0023      	movs	r3, r4
 800df20:	201f      	movs	r0, #31
 800df22:	19c9      	adds	r1, r1, r7
 800df24:	0037      	movs	r7, r6
 800df26:	6922      	ldr	r2, [r4, #16]
 800df28:	3314      	adds	r3, #20
 800df2a:	0092      	lsls	r2, r2, #2
 800df2c:	189a      	adds	r2, r3, r2
 800df2e:	4007      	ands	r7, r0
 800df30:	4206      	tst	r6, r0
 800df32:	d029      	beq.n	800df88 <__lshift+0xc4>
 800df34:	3001      	adds	r0, #1
 800df36:	1bc0      	subs	r0, r0, r7
 800df38:	9003      	str	r0, [sp, #12]
 800df3a:	468c      	mov	ip, r1
 800df3c:	2000      	movs	r0, #0
 800df3e:	681e      	ldr	r6, [r3, #0]
 800df40:	40be      	lsls	r6, r7
 800df42:	4306      	orrs	r6, r0
 800df44:	4660      	mov	r0, ip
 800df46:	c040      	stmia	r0!, {r6}
 800df48:	4684      	mov	ip, r0
 800df4a:	9e03      	ldr	r6, [sp, #12]
 800df4c:	cb01      	ldmia	r3!, {r0}
 800df4e:	40f0      	lsrs	r0, r6
 800df50:	429a      	cmp	r2, r3
 800df52:	d8f4      	bhi.n	800df3e <__lshift+0x7a>
 800df54:	0026      	movs	r6, r4
 800df56:	3615      	adds	r6, #21
 800df58:	2304      	movs	r3, #4
 800df5a:	42b2      	cmp	r2, r6
 800df5c:	d304      	bcc.n	800df68 <__lshift+0xa4>
 800df5e:	1b13      	subs	r3, r2, r4
 800df60:	3b15      	subs	r3, #21
 800df62:	089b      	lsrs	r3, r3, #2
 800df64:	3301      	adds	r3, #1
 800df66:	009b      	lsls	r3, r3, #2
 800df68:	50c8      	str	r0, [r1, r3]
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d002      	beq.n	800df74 <__lshift+0xb0>
 800df6e:	9b01      	ldr	r3, [sp, #4]
 800df70:	3302      	adds	r3, #2
 800df72:	9300      	str	r3, [sp, #0]
 800df74:	9b00      	ldr	r3, [sp, #0]
 800df76:	9802      	ldr	r0, [sp, #8]
 800df78:	3b01      	subs	r3, #1
 800df7a:	0021      	movs	r1, r4
 800df7c:	612b      	str	r3, [r5, #16]
 800df7e:	f7ff fdc3 	bl	800db08 <_Bfree>
 800df82:	0028      	movs	r0, r5
 800df84:	b005      	add	sp, #20
 800df86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df88:	cb01      	ldmia	r3!, {r0}
 800df8a:	c101      	stmia	r1!, {r0}
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d8fb      	bhi.n	800df88 <__lshift+0xc4>
 800df90:	e7f0      	b.n	800df74 <__lshift+0xb0>
 800df92:	46c0      	nop			@ (mov r8, r8)
 800df94:	0801a3ae 	.word	0x0801a3ae
 800df98:	0801a3bf 	.word	0x0801a3bf

0800df9c <__mcmp>:
 800df9c:	b530      	push	{r4, r5, lr}
 800df9e:	690b      	ldr	r3, [r1, #16]
 800dfa0:	6904      	ldr	r4, [r0, #16]
 800dfa2:	0002      	movs	r2, r0
 800dfa4:	1ae0      	subs	r0, r4, r3
 800dfa6:	429c      	cmp	r4, r3
 800dfa8:	d10f      	bne.n	800dfca <__mcmp+0x2e>
 800dfaa:	3214      	adds	r2, #20
 800dfac:	009b      	lsls	r3, r3, #2
 800dfae:	3114      	adds	r1, #20
 800dfb0:	0014      	movs	r4, r2
 800dfb2:	18c9      	adds	r1, r1, r3
 800dfb4:	18d2      	adds	r2, r2, r3
 800dfb6:	3a04      	subs	r2, #4
 800dfb8:	3904      	subs	r1, #4
 800dfba:	6815      	ldr	r5, [r2, #0]
 800dfbc:	680b      	ldr	r3, [r1, #0]
 800dfbe:	429d      	cmp	r5, r3
 800dfc0:	d004      	beq.n	800dfcc <__mcmp+0x30>
 800dfc2:	2001      	movs	r0, #1
 800dfc4:	429d      	cmp	r5, r3
 800dfc6:	d200      	bcs.n	800dfca <__mcmp+0x2e>
 800dfc8:	3802      	subs	r0, #2
 800dfca:	bd30      	pop	{r4, r5, pc}
 800dfcc:	4294      	cmp	r4, r2
 800dfce:	d3f2      	bcc.n	800dfb6 <__mcmp+0x1a>
 800dfd0:	e7fb      	b.n	800dfca <__mcmp+0x2e>
	...

0800dfd4 <__mdiff>:
 800dfd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfd6:	000c      	movs	r4, r1
 800dfd8:	b087      	sub	sp, #28
 800dfda:	9000      	str	r0, [sp, #0]
 800dfdc:	0011      	movs	r1, r2
 800dfde:	0020      	movs	r0, r4
 800dfe0:	0017      	movs	r7, r2
 800dfe2:	f7ff ffdb 	bl	800df9c <__mcmp>
 800dfe6:	1e05      	subs	r5, r0, #0
 800dfe8:	d110      	bne.n	800e00c <__mdiff+0x38>
 800dfea:	0001      	movs	r1, r0
 800dfec:	9800      	ldr	r0, [sp, #0]
 800dfee:	f7ff fd47 	bl	800da80 <_Balloc>
 800dff2:	1e02      	subs	r2, r0, #0
 800dff4:	d104      	bne.n	800e000 <__mdiff+0x2c>
 800dff6:	4b40      	ldr	r3, [pc, #256]	@ (800e0f8 <__mdiff+0x124>)
 800dff8:	4840      	ldr	r0, [pc, #256]	@ (800e0fc <__mdiff+0x128>)
 800dffa:	4941      	ldr	r1, [pc, #260]	@ (800e100 <__mdiff+0x12c>)
 800dffc:	f000 fb84 	bl	800e708 <__assert_func>
 800e000:	2301      	movs	r3, #1
 800e002:	6145      	str	r5, [r0, #20]
 800e004:	6103      	str	r3, [r0, #16]
 800e006:	0010      	movs	r0, r2
 800e008:	b007      	add	sp, #28
 800e00a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e00c:	2600      	movs	r6, #0
 800e00e:	42b0      	cmp	r0, r6
 800e010:	da03      	bge.n	800e01a <__mdiff+0x46>
 800e012:	0023      	movs	r3, r4
 800e014:	003c      	movs	r4, r7
 800e016:	001f      	movs	r7, r3
 800e018:	3601      	adds	r6, #1
 800e01a:	6861      	ldr	r1, [r4, #4]
 800e01c:	9800      	ldr	r0, [sp, #0]
 800e01e:	f7ff fd2f 	bl	800da80 <_Balloc>
 800e022:	1e02      	subs	r2, r0, #0
 800e024:	d103      	bne.n	800e02e <__mdiff+0x5a>
 800e026:	4b34      	ldr	r3, [pc, #208]	@ (800e0f8 <__mdiff+0x124>)
 800e028:	4834      	ldr	r0, [pc, #208]	@ (800e0fc <__mdiff+0x128>)
 800e02a:	4936      	ldr	r1, [pc, #216]	@ (800e104 <__mdiff+0x130>)
 800e02c:	e7e6      	b.n	800dffc <__mdiff+0x28>
 800e02e:	6923      	ldr	r3, [r4, #16]
 800e030:	3414      	adds	r4, #20
 800e032:	9300      	str	r3, [sp, #0]
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	18e3      	adds	r3, r4, r3
 800e038:	0021      	movs	r1, r4
 800e03a:	9401      	str	r4, [sp, #4]
 800e03c:	003c      	movs	r4, r7
 800e03e:	9302      	str	r3, [sp, #8]
 800e040:	693b      	ldr	r3, [r7, #16]
 800e042:	3414      	adds	r4, #20
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	18e3      	adds	r3, r4, r3
 800e048:	9303      	str	r3, [sp, #12]
 800e04a:	0003      	movs	r3, r0
 800e04c:	60c6      	str	r6, [r0, #12]
 800e04e:	468c      	mov	ip, r1
 800e050:	2000      	movs	r0, #0
 800e052:	3314      	adds	r3, #20
 800e054:	9304      	str	r3, [sp, #16]
 800e056:	9305      	str	r3, [sp, #20]
 800e058:	4663      	mov	r3, ip
 800e05a:	cb20      	ldmia	r3!, {r5}
 800e05c:	b2a9      	uxth	r1, r5
 800e05e:	000e      	movs	r6, r1
 800e060:	469c      	mov	ip, r3
 800e062:	cc08      	ldmia	r4!, {r3}
 800e064:	0c2d      	lsrs	r5, r5, #16
 800e066:	b299      	uxth	r1, r3
 800e068:	1a71      	subs	r1, r6, r1
 800e06a:	1809      	adds	r1, r1, r0
 800e06c:	0c1b      	lsrs	r3, r3, #16
 800e06e:	1408      	asrs	r0, r1, #16
 800e070:	1aeb      	subs	r3, r5, r3
 800e072:	181b      	adds	r3, r3, r0
 800e074:	1418      	asrs	r0, r3, #16
 800e076:	b289      	uxth	r1, r1
 800e078:	041b      	lsls	r3, r3, #16
 800e07a:	4319      	orrs	r1, r3
 800e07c:	9b05      	ldr	r3, [sp, #20]
 800e07e:	c302      	stmia	r3!, {r1}
 800e080:	9305      	str	r3, [sp, #20]
 800e082:	9b03      	ldr	r3, [sp, #12]
 800e084:	42a3      	cmp	r3, r4
 800e086:	d8e7      	bhi.n	800e058 <__mdiff+0x84>
 800e088:	0039      	movs	r1, r7
 800e08a:	9c03      	ldr	r4, [sp, #12]
 800e08c:	3115      	adds	r1, #21
 800e08e:	2304      	movs	r3, #4
 800e090:	428c      	cmp	r4, r1
 800e092:	d304      	bcc.n	800e09e <__mdiff+0xca>
 800e094:	1be3      	subs	r3, r4, r7
 800e096:	3b15      	subs	r3, #21
 800e098:	089b      	lsrs	r3, r3, #2
 800e09a:	3301      	adds	r3, #1
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	9901      	ldr	r1, [sp, #4]
 800e0a0:	18cd      	adds	r5, r1, r3
 800e0a2:	9904      	ldr	r1, [sp, #16]
 800e0a4:	002e      	movs	r6, r5
 800e0a6:	18cb      	adds	r3, r1, r3
 800e0a8:	001f      	movs	r7, r3
 800e0aa:	9902      	ldr	r1, [sp, #8]
 800e0ac:	428e      	cmp	r6, r1
 800e0ae:	d311      	bcc.n	800e0d4 <__mdiff+0x100>
 800e0b0:	9c02      	ldr	r4, [sp, #8]
 800e0b2:	1ee9      	subs	r1, r5, #3
 800e0b4:	2000      	movs	r0, #0
 800e0b6:	428c      	cmp	r4, r1
 800e0b8:	d304      	bcc.n	800e0c4 <__mdiff+0xf0>
 800e0ba:	0021      	movs	r1, r4
 800e0bc:	3103      	adds	r1, #3
 800e0be:	1b49      	subs	r1, r1, r5
 800e0c0:	0889      	lsrs	r1, r1, #2
 800e0c2:	0088      	lsls	r0, r1, #2
 800e0c4:	181b      	adds	r3, r3, r0
 800e0c6:	3b04      	subs	r3, #4
 800e0c8:	6819      	ldr	r1, [r3, #0]
 800e0ca:	2900      	cmp	r1, #0
 800e0cc:	d010      	beq.n	800e0f0 <__mdiff+0x11c>
 800e0ce:	9b00      	ldr	r3, [sp, #0]
 800e0d0:	6113      	str	r3, [r2, #16]
 800e0d2:	e798      	b.n	800e006 <__mdiff+0x32>
 800e0d4:	4684      	mov	ip, r0
 800e0d6:	ce02      	ldmia	r6!, {r1}
 800e0d8:	b288      	uxth	r0, r1
 800e0da:	4460      	add	r0, ip
 800e0dc:	1400      	asrs	r0, r0, #16
 800e0de:	0c0c      	lsrs	r4, r1, #16
 800e0e0:	1904      	adds	r4, r0, r4
 800e0e2:	4461      	add	r1, ip
 800e0e4:	1420      	asrs	r0, r4, #16
 800e0e6:	b289      	uxth	r1, r1
 800e0e8:	0424      	lsls	r4, r4, #16
 800e0ea:	4321      	orrs	r1, r4
 800e0ec:	c702      	stmia	r7!, {r1}
 800e0ee:	e7dc      	b.n	800e0aa <__mdiff+0xd6>
 800e0f0:	9900      	ldr	r1, [sp, #0]
 800e0f2:	3901      	subs	r1, #1
 800e0f4:	9100      	str	r1, [sp, #0]
 800e0f6:	e7e6      	b.n	800e0c6 <__mdiff+0xf2>
 800e0f8:	0801a3ae 	.word	0x0801a3ae
 800e0fc:	0801a3bf 	.word	0x0801a3bf
 800e100:	00000237 	.word	0x00000237
 800e104:	00000245 	.word	0x00000245

0800e108 <__d2b>:
 800e108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e10a:	2101      	movs	r1, #1
 800e10c:	0016      	movs	r6, r2
 800e10e:	001f      	movs	r7, r3
 800e110:	f7ff fcb6 	bl	800da80 <_Balloc>
 800e114:	1e04      	subs	r4, r0, #0
 800e116:	d105      	bne.n	800e124 <__d2b+0x1c>
 800e118:	0022      	movs	r2, r4
 800e11a:	4b25      	ldr	r3, [pc, #148]	@ (800e1b0 <__d2b+0xa8>)
 800e11c:	4825      	ldr	r0, [pc, #148]	@ (800e1b4 <__d2b+0xac>)
 800e11e:	4926      	ldr	r1, [pc, #152]	@ (800e1b8 <__d2b+0xb0>)
 800e120:	f000 faf2 	bl	800e708 <__assert_func>
 800e124:	033b      	lsls	r3, r7, #12
 800e126:	007d      	lsls	r5, r7, #1
 800e128:	0b1b      	lsrs	r3, r3, #12
 800e12a:	0d6d      	lsrs	r5, r5, #21
 800e12c:	d002      	beq.n	800e134 <__d2b+0x2c>
 800e12e:	2280      	movs	r2, #128	@ 0x80
 800e130:	0352      	lsls	r2, r2, #13
 800e132:	4313      	orrs	r3, r2
 800e134:	9301      	str	r3, [sp, #4]
 800e136:	2e00      	cmp	r6, #0
 800e138:	d025      	beq.n	800e186 <__d2b+0x7e>
 800e13a:	4668      	mov	r0, sp
 800e13c:	9600      	str	r6, [sp, #0]
 800e13e:	f7ff fd6c 	bl	800dc1a <__lo0bits>
 800e142:	9b01      	ldr	r3, [sp, #4]
 800e144:	9900      	ldr	r1, [sp, #0]
 800e146:	2800      	cmp	r0, #0
 800e148:	d01b      	beq.n	800e182 <__d2b+0x7a>
 800e14a:	2220      	movs	r2, #32
 800e14c:	001e      	movs	r6, r3
 800e14e:	1a12      	subs	r2, r2, r0
 800e150:	4096      	lsls	r6, r2
 800e152:	0032      	movs	r2, r6
 800e154:	40c3      	lsrs	r3, r0
 800e156:	430a      	orrs	r2, r1
 800e158:	6162      	str	r2, [r4, #20]
 800e15a:	9301      	str	r3, [sp, #4]
 800e15c:	9e01      	ldr	r6, [sp, #4]
 800e15e:	61a6      	str	r6, [r4, #24]
 800e160:	1e73      	subs	r3, r6, #1
 800e162:	419e      	sbcs	r6, r3
 800e164:	3601      	adds	r6, #1
 800e166:	6126      	str	r6, [r4, #16]
 800e168:	2d00      	cmp	r5, #0
 800e16a:	d014      	beq.n	800e196 <__d2b+0x8e>
 800e16c:	2635      	movs	r6, #53	@ 0x35
 800e16e:	4b13      	ldr	r3, [pc, #76]	@ (800e1bc <__d2b+0xb4>)
 800e170:	18ed      	adds	r5, r5, r3
 800e172:	9b08      	ldr	r3, [sp, #32]
 800e174:	182d      	adds	r5, r5, r0
 800e176:	601d      	str	r5, [r3, #0]
 800e178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e17a:	1a36      	subs	r6, r6, r0
 800e17c:	601e      	str	r6, [r3, #0]
 800e17e:	0020      	movs	r0, r4
 800e180:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e182:	6161      	str	r1, [r4, #20]
 800e184:	e7ea      	b.n	800e15c <__d2b+0x54>
 800e186:	a801      	add	r0, sp, #4
 800e188:	f7ff fd47 	bl	800dc1a <__lo0bits>
 800e18c:	9b01      	ldr	r3, [sp, #4]
 800e18e:	2601      	movs	r6, #1
 800e190:	6163      	str	r3, [r4, #20]
 800e192:	3020      	adds	r0, #32
 800e194:	e7e7      	b.n	800e166 <__d2b+0x5e>
 800e196:	4b0a      	ldr	r3, [pc, #40]	@ (800e1c0 <__d2b+0xb8>)
 800e198:	18c0      	adds	r0, r0, r3
 800e19a:	9b08      	ldr	r3, [sp, #32]
 800e19c:	6018      	str	r0, [r3, #0]
 800e19e:	4b09      	ldr	r3, [pc, #36]	@ (800e1c4 <__d2b+0xbc>)
 800e1a0:	18f3      	adds	r3, r6, r3
 800e1a2:	009b      	lsls	r3, r3, #2
 800e1a4:	18e3      	adds	r3, r4, r3
 800e1a6:	6958      	ldr	r0, [r3, #20]
 800e1a8:	f7ff fd16 	bl	800dbd8 <__hi0bits>
 800e1ac:	0176      	lsls	r6, r6, #5
 800e1ae:	e7e3      	b.n	800e178 <__d2b+0x70>
 800e1b0:	0801a3ae 	.word	0x0801a3ae
 800e1b4:	0801a3bf 	.word	0x0801a3bf
 800e1b8:	0000030f 	.word	0x0000030f
 800e1bc:	fffffbcd 	.word	0xfffffbcd
 800e1c0:	fffffbce 	.word	0xfffffbce
 800e1c4:	3fffffff 	.word	0x3fffffff

0800e1c8 <__sfputc_r>:
 800e1c8:	6893      	ldr	r3, [r2, #8]
 800e1ca:	b510      	push	{r4, lr}
 800e1cc:	3b01      	subs	r3, #1
 800e1ce:	6093      	str	r3, [r2, #8]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	da04      	bge.n	800e1de <__sfputc_r+0x16>
 800e1d4:	6994      	ldr	r4, [r2, #24]
 800e1d6:	42a3      	cmp	r3, r4
 800e1d8:	db07      	blt.n	800e1ea <__sfputc_r+0x22>
 800e1da:	290a      	cmp	r1, #10
 800e1dc:	d005      	beq.n	800e1ea <__sfputc_r+0x22>
 800e1de:	6813      	ldr	r3, [r2, #0]
 800e1e0:	1c58      	adds	r0, r3, #1
 800e1e2:	6010      	str	r0, [r2, #0]
 800e1e4:	7019      	strb	r1, [r3, #0]
 800e1e6:	0008      	movs	r0, r1
 800e1e8:	bd10      	pop	{r4, pc}
 800e1ea:	f000 f9e2 	bl	800e5b2 <__swbuf_r>
 800e1ee:	0001      	movs	r1, r0
 800e1f0:	e7f9      	b.n	800e1e6 <__sfputc_r+0x1e>

0800e1f2 <__sfputs_r>:
 800e1f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1f4:	0006      	movs	r6, r0
 800e1f6:	000f      	movs	r7, r1
 800e1f8:	0014      	movs	r4, r2
 800e1fa:	18d5      	adds	r5, r2, r3
 800e1fc:	42ac      	cmp	r4, r5
 800e1fe:	d101      	bne.n	800e204 <__sfputs_r+0x12>
 800e200:	2000      	movs	r0, #0
 800e202:	e007      	b.n	800e214 <__sfputs_r+0x22>
 800e204:	7821      	ldrb	r1, [r4, #0]
 800e206:	003a      	movs	r2, r7
 800e208:	0030      	movs	r0, r6
 800e20a:	f7ff ffdd 	bl	800e1c8 <__sfputc_r>
 800e20e:	3401      	adds	r4, #1
 800e210:	1c43      	adds	r3, r0, #1
 800e212:	d1f3      	bne.n	800e1fc <__sfputs_r+0xa>
 800e214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e218 <_vfiprintf_r>:
 800e218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e21a:	b0a1      	sub	sp, #132	@ 0x84
 800e21c:	000f      	movs	r7, r1
 800e21e:	0015      	movs	r5, r2
 800e220:	001e      	movs	r6, r3
 800e222:	9003      	str	r0, [sp, #12]
 800e224:	2800      	cmp	r0, #0
 800e226:	d004      	beq.n	800e232 <_vfiprintf_r+0x1a>
 800e228:	6a03      	ldr	r3, [r0, #32]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d101      	bne.n	800e232 <_vfiprintf_r+0x1a>
 800e22e:	f7fe fc11 	bl	800ca54 <__sinit>
 800e232:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e234:	07db      	lsls	r3, r3, #31
 800e236:	d405      	bmi.n	800e244 <_vfiprintf_r+0x2c>
 800e238:	89bb      	ldrh	r3, [r7, #12]
 800e23a:	059b      	lsls	r3, r3, #22
 800e23c:	d402      	bmi.n	800e244 <_vfiprintf_r+0x2c>
 800e23e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e240:	f7fe fd45 	bl	800ccce <__retarget_lock_acquire_recursive>
 800e244:	89bb      	ldrh	r3, [r7, #12]
 800e246:	071b      	lsls	r3, r3, #28
 800e248:	d502      	bpl.n	800e250 <_vfiprintf_r+0x38>
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d113      	bne.n	800e278 <_vfiprintf_r+0x60>
 800e250:	0039      	movs	r1, r7
 800e252:	9803      	ldr	r0, [sp, #12]
 800e254:	f000 f9f0 	bl	800e638 <__swsetup_r>
 800e258:	2800      	cmp	r0, #0
 800e25a:	d00d      	beq.n	800e278 <_vfiprintf_r+0x60>
 800e25c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e25e:	07db      	lsls	r3, r3, #31
 800e260:	d503      	bpl.n	800e26a <_vfiprintf_r+0x52>
 800e262:	2001      	movs	r0, #1
 800e264:	4240      	negs	r0, r0
 800e266:	b021      	add	sp, #132	@ 0x84
 800e268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e26a:	89bb      	ldrh	r3, [r7, #12]
 800e26c:	059b      	lsls	r3, r3, #22
 800e26e:	d4f8      	bmi.n	800e262 <_vfiprintf_r+0x4a>
 800e270:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e272:	f7fe fd2d 	bl	800ccd0 <__retarget_lock_release_recursive>
 800e276:	e7f4      	b.n	800e262 <_vfiprintf_r+0x4a>
 800e278:	2300      	movs	r3, #0
 800e27a:	ac08      	add	r4, sp, #32
 800e27c:	6163      	str	r3, [r4, #20]
 800e27e:	3320      	adds	r3, #32
 800e280:	7663      	strb	r3, [r4, #25]
 800e282:	3310      	adds	r3, #16
 800e284:	76a3      	strb	r3, [r4, #26]
 800e286:	9607      	str	r6, [sp, #28]
 800e288:	002e      	movs	r6, r5
 800e28a:	7833      	ldrb	r3, [r6, #0]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d001      	beq.n	800e294 <_vfiprintf_r+0x7c>
 800e290:	2b25      	cmp	r3, #37	@ 0x25
 800e292:	d148      	bne.n	800e326 <_vfiprintf_r+0x10e>
 800e294:	1b73      	subs	r3, r6, r5
 800e296:	9305      	str	r3, [sp, #20]
 800e298:	42ae      	cmp	r6, r5
 800e29a:	d00b      	beq.n	800e2b4 <_vfiprintf_r+0x9c>
 800e29c:	002a      	movs	r2, r5
 800e29e:	0039      	movs	r1, r7
 800e2a0:	9803      	ldr	r0, [sp, #12]
 800e2a2:	f7ff ffa6 	bl	800e1f2 <__sfputs_r>
 800e2a6:	3001      	adds	r0, #1
 800e2a8:	d100      	bne.n	800e2ac <_vfiprintf_r+0x94>
 800e2aa:	e0ae      	b.n	800e40a <_vfiprintf_r+0x1f2>
 800e2ac:	6963      	ldr	r3, [r4, #20]
 800e2ae:	9a05      	ldr	r2, [sp, #20]
 800e2b0:	189b      	adds	r3, r3, r2
 800e2b2:	6163      	str	r3, [r4, #20]
 800e2b4:	7833      	ldrb	r3, [r6, #0]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d100      	bne.n	800e2bc <_vfiprintf_r+0xa4>
 800e2ba:	e0a6      	b.n	800e40a <_vfiprintf_r+0x1f2>
 800e2bc:	2201      	movs	r2, #1
 800e2be:	2300      	movs	r3, #0
 800e2c0:	4252      	negs	r2, r2
 800e2c2:	6062      	str	r2, [r4, #4]
 800e2c4:	a904      	add	r1, sp, #16
 800e2c6:	3254      	adds	r2, #84	@ 0x54
 800e2c8:	1852      	adds	r2, r2, r1
 800e2ca:	1c75      	adds	r5, r6, #1
 800e2cc:	6023      	str	r3, [r4, #0]
 800e2ce:	60e3      	str	r3, [r4, #12]
 800e2d0:	60a3      	str	r3, [r4, #8]
 800e2d2:	7013      	strb	r3, [r2, #0]
 800e2d4:	65a3      	str	r3, [r4, #88]	@ 0x58
 800e2d6:	4b59      	ldr	r3, [pc, #356]	@ (800e43c <_vfiprintf_r+0x224>)
 800e2d8:	2205      	movs	r2, #5
 800e2da:	0018      	movs	r0, r3
 800e2dc:	7829      	ldrb	r1, [r5, #0]
 800e2de:	9305      	str	r3, [sp, #20]
 800e2e0:	f7fe fcf7 	bl	800ccd2 <memchr>
 800e2e4:	1c6e      	adds	r6, r5, #1
 800e2e6:	2800      	cmp	r0, #0
 800e2e8:	d11f      	bne.n	800e32a <_vfiprintf_r+0x112>
 800e2ea:	6822      	ldr	r2, [r4, #0]
 800e2ec:	06d3      	lsls	r3, r2, #27
 800e2ee:	d504      	bpl.n	800e2fa <_vfiprintf_r+0xe2>
 800e2f0:	2353      	movs	r3, #83	@ 0x53
 800e2f2:	a904      	add	r1, sp, #16
 800e2f4:	185b      	adds	r3, r3, r1
 800e2f6:	2120      	movs	r1, #32
 800e2f8:	7019      	strb	r1, [r3, #0]
 800e2fa:	0713      	lsls	r3, r2, #28
 800e2fc:	d504      	bpl.n	800e308 <_vfiprintf_r+0xf0>
 800e2fe:	2353      	movs	r3, #83	@ 0x53
 800e300:	a904      	add	r1, sp, #16
 800e302:	185b      	adds	r3, r3, r1
 800e304:	212b      	movs	r1, #43	@ 0x2b
 800e306:	7019      	strb	r1, [r3, #0]
 800e308:	782b      	ldrb	r3, [r5, #0]
 800e30a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e30c:	d016      	beq.n	800e33c <_vfiprintf_r+0x124>
 800e30e:	002e      	movs	r6, r5
 800e310:	2100      	movs	r1, #0
 800e312:	200a      	movs	r0, #10
 800e314:	68e3      	ldr	r3, [r4, #12]
 800e316:	7832      	ldrb	r2, [r6, #0]
 800e318:	1c75      	adds	r5, r6, #1
 800e31a:	3a30      	subs	r2, #48	@ 0x30
 800e31c:	2a09      	cmp	r2, #9
 800e31e:	d950      	bls.n	800e3c2 <_vfiprintf_r+0x1aa>
 800e320:	2900      	cmp	r1, #0
 800e322:	d111      	bne.n	800e348 <_vfiprintf_r+0x130>
 800e324:	e017      	b.n	800e356 <_vfiprintf_r+0x13e>
 800e326:	3601      	adds	r6, #1
 800e328:	e7af      	b.n	800e28a <_vfiprintf_r+0x72>
 800e32a:	9b05      	ldr	r3, [sp, #20]
 800e32c:	6822      	ldr	r2, [r4, #0]
 800e32e:	1ac0      	subs	r0, r0, r3
 800e330:	2301      	movs	r3, #1
 800e332:	4083      	lsls	r3, r0
 800e334:	4313      	orrs	r3, r2
 800e336:	0035      	movs	r5, r6
 800e338:	6023      	str	r3, [r4, #0]
 800e33a:	e7cc      	b.n	800e2d6 <_vfiprintf_r+0xbe>
 800e33c:	9b07      	ldr	r3, [sp, #28]
 800e33e:	1d19      	adds	r1, r3, #4
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	9107      	str	r1, [sp, #28]
 800e344:	2b00      	cmp	r3, #0
 800e346:	db01      	blt.n	800e34c <_vfiprintf_r+0x134>
 800e348:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e34a:	e004      	b.n	800e356 <_vfiprintf_r+0x13e>
 800e34c:	425b      	negs	r3, r3
 800e34e:	60e3      	str	r3, [r4, #12]
 800e350:	2302      	movs	r3, #2
 800e352:	4313      	orrs	r3, r2
 800e354:	6023      	str	r3, [r4, #0]
 800e356:	7833      	ldrb	r3, [r6, #0]
 800e358:	2b2e      	cmp	r3, #46	@ 0x2e
 800e35a:	d10c      	bne.n	800e376 <_vfiprintf_r+0x15e>
 800e35c:	7873      	ldrb	r3, [r6, #1]
 800e35e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e360:	d134      	bne.n	800e3cc <_vfiprintf_r+0x1b4>
 800e362:	9b07      	ldr	r3, [sp, #28]
 800e364:	3602      	adds	r6, #2
 800e366:	1d1a      	adds	r2, r3, #4
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	9207      	str	r2, [sp, #28]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	da01      	bge.n	800e374 <_vfiprintf_r+0x15c>
 800e370:	2301      	movs	r3, #1
 800e372:	425b      	negs	r3, r3
 800e374:	9309      	str	r3, [sp, #36]	@ 0x24
 800e376:	4d32      	ldr	r5, [pc, #200]	@ (800e440 <_vfiprintf_r+0x228>)
 800e378:	2203      	movs	r2, #3
 800e37a:	0028      	movs	r0, r5
 800e37c:	7831      	ldrb	r1, [r6, #0]
 800e37e:	f7fe fca8 	bl	800ccd2 <memchr>
 800e382:	2800      	cmp	r0, #0
 800e384:	d006      	beq.n	800e394 <_vfiprintf_r+0x17c>
 800e386:	2340      	movs	r3, #64	@ 0x40
 800e388:	1b40      	subs	r0, r0, r5
 800e38a:	4083      	lsls	r3, r0
 800e38c:	6822      	ldr	r2, [r4, #0]
 800e38e:	3601      	adds	r6, #1
 800e390:	4313      	orrs	r3, r2
 800e392:	6023      	str	r3, [r4, #0]
 800e394:	7831      	ldrb	r1, [r6, #0]
 800e396:	2206      	movs	r2, #6
 800e398:	482a      	ldr	r0, [pc, #168]	@ (800e444 <_vfiprintf_r+0x22c>)
 800e39a:	1c75      	adds	r5, r6, #1
 800e39c:	7621      	strb	r1, [r4, #24]
 800e39e:	f7fe fc98 	bl	800ccd2 <memchr>
 800e3a2:	2800      	cmp	r0, #0
 800e3a4:	d040      	beq.n	800e428 <_vfiprintf_r+0x210>
 800e3a6:	4b28      	ldr	r3, [pc, #160]	@ (800e448 <_vfiprintf_r+0x230>)
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d122      	bne.n	800e3f2 <_vfiprintf_r+0x1da>
 800e3ac:	2207      	movs	r2, #7
 800e3ae:	9b07      	ldr	r3, [sp, #28]
 800e3b0:	3307      	adds	r3, #7
 800e3b2:	4393      	bics	r3, r2
 800e3b4:	3308      	adds	r3, #8
 800e3b6:	9307      	str	r3, [sp, #28]
 800e3b8:	6963      	ldr	r3, [r4, #20]
 800e3ba:	9a04      	ldr	r2, [sp, #16]
 800e3bc:	189b      	adds	r3, r3, r2
 800e3be:	6163      	str	r3, [r4, #20]
 800e3c0:	e762      	b.n	800e288 <_vfiprintf_r+0x70>
 800e3c2:	4343      	muls	r3, r0
 800e3c4:	002e      	movs	r6, r5
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	189b      	adds	r3, r3, r2
 800e3ca:	e7a4      	b.n	800e316 <_vfiprintf_r+0xfe>
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	200a      	movs	r0, #10
 800e3d0:	0019      	movs	r1, r3
 800e3d2:	3601      	adds	r6, #1
 800e3d4:	6063      	str	r3, [r4, #4]
 800e3d6:	7832      	ldrb	r2, [r6, #0]
 800e3d8:	1c75      	adds	r5, r6, #1
 800e3da:	3a30      	subs	r2, #48	@ 0x30
 800e3dc:	2a09      	cmp	r2, #9
 800e3de:	d903      	bls.n	800e3e8 <_vfiprintf_r+0x1d0>
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d0c8      	beq.n	800e376 <_vfiprintf_r+0x15e>
 800e3e4:	9109      	str	r1, [sp, #36]	@ 0x24
 800e3e6:	e7c6      	b.n	800e376 <_vfiprintf_r+0x15e>
 800e3e8:	4341      	muls	r1, r0
 800e3ea:	002e      	movs	r6, r5
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	1889      	adds	r1, r1, r2
 800e3f0:	e7f1      	b.n	800e3d6 <_vfiprintf_r+0x1be>
 800e3f2:	aa07      	add	r2, sp, #28
 800e3f4:	9200      	str	r2, [sp, #0]
 800e3f6:	0021      	movs	r1, r4
 800e3f8:	003a      	movs	r2, r7
 800e3fa:	4b14      	ldr	r3, [pc, #80]	@ (800e44c <_vfiprintf_r+0x234>)
 800e3fc:	9803      	ldr	r0, [sp, #12]
 800e3fe:	f7fd fedd 	bl	800c1bc <_printf_float>
 800e402:	9004      	str	r0, [sp, #16]
 800e404:	9b04      	ldr	r3, [sp, #16]
 800e406:	3301      	adds	r3, #1
 800e408:	d1d6      	bne.n	800e3b8 <_vfiprintf_r+0x1a0>
 800e40a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e40c:	07db      	lsls	r3, r3, #31
 800e40e:	d405      	bmi.n	800e41c <_vfiprintf_r+0x204>
 800e410:	89bb      	ldrh	r3, [r7, #12]
 800e412:	059b      	lsls	r3, r3, #22
 800e414:	d402      	bmi.n	800e41c <_vfiprintf_r+0x204>
 800e416:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e418:	f7fe fc5a 	bl	800ccd0 <__retarget_lock_release_recursive>
 800e41c:	89bb      	ldrh	r3, [r7, #12]
 800e41e:	065b      	lsls	r3, r3, #25
 800e420:	d500      	bpl.n	800e424 <_vfiprintf_r+0x20c>
 800e422:	e71e      	b.n	800e262 <_vfiprintf_r+0x4a>
 800e424:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800e426:	e71e      	b.n	800e266 <_vfiprintf_r+0x4e>
 800e428:	aa07      	add	r2, sp, #28
 800e42a:	9200      	str	r2, [sp, #0]
 800e42c:	0021      	movs	r1, r4
 800e42e:	003a      	movs	r2, r7
 800e430:	4b06      	ldr	r3, [pc, #24]	@ (800e44c <_vfiprintf_r+0x234>)
 800e432:	9803      	ldr	r0, [sp, #12]
 800e434:	f7fe f970 	bl	800c718 <_printf_i>
 800e438:	e7e3      	b.n	800e402 <_vfiprintf_r+0x1ea>
 800e43a:	46c0      	nop			@ (mov r8, r8)
 800e43c:	0801a518 	.word	0x0801a518
 800e440:	0801a51e 	.word	0x0801a51e
 800e444:	0801a522 	.word	0x0801a522
 800e448:	0800c1bd 	.word	0x0800c1bd
 800e44c:	0800e1f3 	.word	0x0800e1f3

0800e450 <__sflush_r>:
 800e450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e452:	220c      	movs	r2, #12
 800e454:	5e8b      	ldrsh	r3, [r1, r2]
 800e456:	0005      	movs	r5, r0
 800e458:	000c      	movs	r4, r1
 800e45a:	071a      	lsls	r2, r3, #28
 800e45c:	d456      	bmi.n	800e50c <__sflush_r+0xbc>
 800e45e:	684a      	ldr	r2, [r1, #4]
 800e460:	2a00      	cmp	r2, #0
 800e462:	dc02      	bgt.n	800e46a <__sflush_r+0x1a>
 800e464:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800e466:	2a00      	cmp	r2, #0
 800e468:	dd4e      	ble.n	800e508 <__sflush_r+0xb8>
 800e46a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800e46c:	2f00      	cmp	r7, #0
 800e46e:	d04b      	beq.n	800e508 <__sflush_r+0xb8>
 800e470:	2200      	movs	r2, #0
 800e472:	2080      	movs	r0, #128	@ 0x80
 800e474:	682e      	ldr	r6, [r5, #0]
 800e476:	602a      	str	r2, [r5, #0]
 800e478:	001a      	movs	r2, r3
 800e47a:	0140      	lsls	r0, r0, #5
 800e47c:	6a21      	ldr	r1, [r4, #32]
 800e47e:	4002      	ands	r2, r0
 800e480:	4203      	tst	r3, r0
 800e482:	d033      	beq.n	800e4ec <__sflush_r+0x9c>
 800e484:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e486:	89a3      	ldrh	r3, [r4, #12]
 800e488:	075b      	lsls	r3, r3, #29
 800e48a:	d506      	bpl.n	800e49a <__sflush_r+0x4a>
 800e48c:	6863      	ldr	r3, [r4, #4]
 800e48e:	1ad2      	subs	r2, r2, r3
 800e490:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e492:	2b00      	cmp	r3, #0
 800e494:	d001      	beq.n	800e49a <__sflush_r+0x4a>
 800e496:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e498:	1ad2      	subs	r2, r2, r3
 800e49a:	2300      	movs	r3, #0
 800e49c:	0028      	movs	r0, r5
 800e49e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800e4a0:	6a21      	ldr	r1, [r4, #32]
 800e4a2:	47b8      	blx	r7
 800e4a4:	89a2      	ldrh	r2, [r4, #12]
 800e4a6:	1c43      	adds	r3, r0, #1
 800e4a8:	d106      	bne.n	800e4b8 <__sflush_r+0x68>
 800e4aa:	6829      	ldr	r1, [r5, #0]
 800e4ac:	291d      	cmp	r1, #29
 800e4ae:	d846      	bhi.n	800e53e <__sflush_r+0xee>
 800e4b0:	4b29      	ldr	r3, [pc, #164]	@ (800e558 <__sflush_r+0x108>)
 800e4b2:	410b      	asrs	r3, r1
 800e4b4:	07db      	lsls	r3, r3, #31
 800e4b6:	d442      	bmi.n	800e53e <__sflush_r+0xee>
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	6063      	str	r3, [r4, #4]
 800e4bc:	6923      	ldr	r3, [r4, #16]
 800e4be:	6023      	str	r3, [r4, #0]
 800e4c0:	04d2      	lsls	r2, r2, #19
 800e4c2:	d505      	bpl.n	800e4d0 <__sflush_r+0x80>
 800e4c4:	1c43      	adds	r3, r0, #1
 800e4c6:	d102      	bne.n	800e4ce <__sflush_r+0x7e>
 800e4c8:	682b      	ldr	r3, [r5, #0]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d100      	bne.n	800e4d0 <__sflush_r+0x80>
 800e4ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800e4d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4d2:	602e      	str	r6, [r5, #0]
 800e4d4:	2900      	cmp	r1, #0
 800e4d6:	d017      	beq.n	800e508 <__sflush_r+0xb8>
 800e4d8:	0023      	movs	r3, r4
 800e4da:	3344      	adds	r3, #68	@ 0x44
 800e4dc:	4299      	cmp	r1, r3
 800e4de:	d002      	beq.n	800e4e6 <__sflush_r+0x96>
 800e4e0:	0028      	movs	r0, r5
 800e4e2:	f7ff fa83 	bl	800d9ec <_free_r>
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4ea:	e00d      	b.n	800e508 <__sflush_r+0xb8>
 800e4ec:	2301      	movs	r3, #1
 800e4ee:	0028      	movs	r0, r5
 800e4f0:	47b8      	blx	r7
 800e4f2:	0002      	movs	r2, r0
 800e4f4:	1c43      	adds	r3, r0, #1
 800e4f6:	d1c6      	bne.n	800e486 <__sflush_r+0x36>
 800e4f8:	682b      	ldr	r3, [r5, #0]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d0c3      	beq.n	800e486 <__sflush_r+0x36>
 800e4fe:	2b1d      	cmp	r3, #29
 800e500:	d001      	beq.n	800e506 <__sflush_r+0xb6>
 800e502:	2b16      	cmp	r3, #22
 800e504:	d11a      	bne.n	800e53c <__sflush_r+0xec>
 800e506:	602e      	str	r6, [r5, #0]
 800e508:	2000      	movs	r0, #0
 800e50a:	e01e      	b.n	800e54a <__sflush_r+0xfa>
 800e50c:	690e      	ldr	r6, [r1, #16]
 800e50e:	2e00      	cmp	r6, #0
 800e510:	d0fa      	beq.n	800e508 <__sflush_r+0xb8>
 800e512:	680f      	ldr	r7, [r1, #0]
 800e514:	600e      	str	r6, [r1, #0]
 800e516:	1bba      	subs	r2, r7, r6
 800e518:	9201      	str	r2, [sp, #4]
 800e51a:	2200      	movs	r2, #0
 800e51c:	079b      	lsls	r3, r3, #30
 800e51e:	d100      	bne.n	800e522 <__sflush_r+0xd2>
 800e520:	694a      	ldr	r2, [r1, #20]
 800e522:	60a2      	str	r2, [r4, #8]
 800e524:	9b01      	ldr	r3, [sp, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	ddee      	ble.n	800e508 <__sflush_r+0xb8>
 800e52a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800e52c:	0032      	movs	r2, r6
 800e52e:	001f      	movs	r7, r3
 800e530:	0028      	movs	r0, r5
 800e532:	9b01      	ldr	r3, [sp, #4]
 800e534:	6a21      	ldr	r1, [r4, #32]
 800e536:	47b8      	blx	r7
 800e538:	2800      	cmp	r0, #0
 800e53a:	dc07      	bgt.n	800e54c <__sflush_r+0xfc>
 800e53c:	89a2      	ldrh	r2, [r4, #12]
 800e53e:	2340      	movs	r3, #64	@ 0x40
 800e540:	2001      	movs	r0, #1
 800e542:	4313      	orrs	r3, r2
 800e544:	b21b      	sxth	r3, r3
 800e546:	81a3      	strh	r3, [r4, #12]
 800e548:	4240      	negs	r0, r0
 800e54a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e54c:	9b01      	ldr	r3, [sp, #4]
 800e54e:	1836      	adds	r6, r6, r0
 800e550:	1a1b      	subs	r3, r3, r0
 800e552:	9301      	str	r3, [sp, #4]
 800e554:	e7e6      	b.n	800e524 <__sflush_r+0xd4>
 800e556:	46c0      	nop			@ (mov r8, r8)
 800e558:	dfbffffe 	.word	0xdfbffffe

0800e55c <_fflush_r>:
 800e55c:	690b      	ldr	r3, [r1, #16]
 800e55e:	b570      	push	{r4, r5, r6, lr}
 800e560:	0005      	movs	r5, r0
 800e562:	000c      	movs	r4, r1
 800e564:	2b00      	cmp	r3, #0
 800e566:	d102      	bne.n	800e56e <_fflush_r+0x12>
 800e568:	2500      	movs	r5, #0
 800e56a:	0028      	movs	r0, r5
 800e56c:	bd70      	pop	{r4, r5, r6, pc}
 800e56e:	2800      	cmp	r0, #0
 800e570:	d004      	beq.n	800e57c <_fflush_r+0x20>
 800e572:	6a03      	ldr	r3, [r0, #32]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d101      	bne.n	800e57c <_fflush_r+0x20>
 800e578:	f7fe fa6c 	bl	800ca54 <__sinit>
 800e57c:	220c      	movs	r2, #12
 800e57e:	5ea3      	ldrsh	r3, [r4, r2]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d0f1      	beq.n	800e568 <_fflush_r+0xc>
 800e584:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e586:	07d2      	lsls	r2, r2, #31
 800e588:	d404      	bmi.n	800e594 <_fflush_r+0x38>
 800e58a:	059b      	lsls	r3, r3, #22
 800e58c:	d402      	bmi.n	800e594 <_fflush_r+0x38>
 800e58e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e590:	f7fe fb9d 	bl	800ccce <__retarget_lock_acquire_recursive>
 800e594:	0028      	movs	r0, r5
 800e596:	0021      	movs	r1, r4
 800e598:	f7ff ff5a 	bl	800e450 <__sflush_r>
 800e59c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e59e:	0005      	movs	r5, r0
 800e5a0:	07db      	lsls	r3, r3, #31
 800e5a2:	d4e2      	bmi.n	800e56a <_fflush_r+0xe>
 800e5a4:	89a3      	ldrh	r3, [r4, #12]
 800e5a6:	059b      	lsls	r3, r3, #22
 800e5a8:	d4df      	bmi.n	800e56a <_fflush_r+0xe>
 800e5aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5ac:	f7fe fb90 	bl	800ccd0 <__retarget_lock_release_recursive>
 800e5b0:	e7db      	b.n	800e56a <_fflush_r+0xe>

0800e5b2 <__swbuf_r>:
 800e5b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5b4:	0006      	movs	r6, r0
 800e5b6:	000d      	movs	r5, r1
 800e5b8:	0014      	movs	r4, r2
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d004      	beq.n	800e5c8 <__swbuf_r+0x16>
 800e5be:	6a03      	ldr	r3, [r0, #32]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d101      	bne.n	800e5c8 <__swbuf_r+0x16>
 800e5c4:	f7fe fa46 	bl	800ca54 <__sinit>
 800e5c8:	69a3      	ldr	r3, [r4, #24]
 800e5ca:	60a3      	str	r3, [r4, #8]
 800e5cc:	89a3      	ldrh	r3, [r4, #12]
 800e5ce:	071b      	lsls	r3, r3, #28
 800e5d0:	d502      	bpl.n	800e5d8 <__swbuf_r+0x26>
 800e5d2:	6923      	ldr	r3, [r4, #16]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d109      	bne.n	800e5ec <__swbuf_r+0x3a>
 800e5d8:	0021      	movs	r1, r4
 800e5da:	0030      	movs	r0, r6
 800e5dc:	f000 f82c 	bl	800e638 <__swsetup_r>
 800e5e0:	2800      	cmp	r0, #0
 800e5e2:	d003      	beq.n	800e5ec <__swbuf_r+0x3a>
 800e5e4:	2501      	movs	r5, #1
 800e5e6:	426d      	negs	r5, r5
 800e5e8:	0028      	movs	r0, r5
 800e5ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5ec:	6923      	ldr	r3, [r4, #16]
 800e5ee:	6820      	ldr	r0, [r4, #0]
 800e5f0:	b2ef      	uxtb	r7, r5
 800e5f2:	1ac0      	subs	r0, r0, r3
 800e5f4:	6963      	ldr	r3, [r4, #20]
 800e5f6:	b2ed      	uxtb	r5, r5
 800e5f8:	4283      	cmp	r3, r0
 800e5fa:	dc05      	bgt.n	800e608 <__swbuf_r+0x56>
 800e5fc:	0021      	movs	r1, r4
 800e5fe:	0030      	movs	r0, r6
 800e600:	f7ff ffac 	bl	800e55c <_fflush_r>
 800e604:	2800      	cmp	r0, #0
 800e606:	d1ed      	bne.n	800e5e4 <__swbuf_r+0x32>
 800e608:	68a3      	ldr	r3, [r4, #8]
 800e60a:	3001      	adds	r0, #1
 800e60c:	3b01      	subs	r3, #1
 800e60e:	60a3      	str	r3, [r4, #8]
 800e610:	6823      	ldr	r3, [r4, #0]
 800e612:	1c5a      	adds	r2, r3, #1
 800e614:	6022      	str	r2, [r4, #0]
 800e616:	701f      	strb	r7, [r3, #0]
 800e618:	6963      	ldr	r3, [r4, #20]
 800e61a:	4283      	cmp	r3, r0
 800e61c:	d004      	beq.n	800e628 <__swbuf_r+0x76>
 800e61e:	89a3      	ldrh	r3, [r4, #12]
 800e620:	07db      	lsls	r3, r3, #31
 800e622:	d5e1      	bpl.n	800e5e8 <__swbuf_r+0x36>
 800e624:	2d0a      	cmp	r5, #10
 800e626:	d1df      	bne.n	800e5e8 <__swbuf_r+0x36>
 800e628:	0021      	movs	r1, r4
 800e62a:	0030      	movs	r0, r6
 800e62c:	f7ff ff96 	bl	800e55c <_fflush_r>
 800e630:	2800      	cmp	r0, #0
 800e632:	d0d9      	beq.n	800e5e8 <__swbuf_r+0x36>
 800e634:	e7d6      	b.n	800e5e4 <__swbuf_r+0x32>
	...

0800e638 <__swsetup_r>:
 800e638:	4b2d      	ldr	r3, [pc, #180]	@ (800e6f0 <__swsetup_r+0xb8>)
 800e63a:	b570      	push	{r4, r5, r6, lr}
 800e63c:	0005      	movs	r5, r0
 800e63e:	6818      	ldr	r0, [r3, #0]
 800e640:	000c      	movs	r4, r1
 800e642:	2800      	cmp	r0, #0
 800e644:	d004      	beq.n	800e650 <__swsetup_r+0x18>
 800e646:	6a03      	ldr	r3, [r0, #32]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d101      	bne.n	800e650 <__swsetup_r+0x18>
 800e64c:	f7fe fa02 	bl	800ca54 <__sinit>
 800e650:	230c      	movs	r3, #12
 800e652:	5ee2      	ldrsh	r2, [r4, r3]
 800e654:	0713      	lsls	r3, r2, #28
 800e656:	d423      	bmi.n	800e6a0 <__swsetup_r+0x68>
 800e658:	06d3      	lsls	r3, r2, #27
 800e65a:	d407      	bmi.n	800e66c <__swsetup_r+0x34>
 800e65c:	2309      	movs	r3, #9
 800e65e:	602b      	str	r3, [r5, #0]
 800e660:	2340      	movs	r3, #64	@ 0x40
 800e662:	2001      	movs	r0, #1
 800e664:	4313      	orrs	r3, r2
 800e666:	81a3      	strh	r3, [r4, #12]
 800e668:	4240      	negs	r0, r0
 800e66a:	e03a      	b.n	800e6e2 <__swsetup_r+0xaa>
 800e66c:	0752      	lsls	r2, r2, #29
 800e66e:	d513      	bpl.n	800e698 <__swsetup_r+0x60>
 800e670:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e672:	2900      	cmp	r1, #0
 800e674:	d008      	beq.n	800e688 <__swsetup_r+0x50>
 800e676:	0023      	movs	r3, r4
 800e678:	3344      	adds	r3, #68	@ 0x44
 800e67a:	4299      	cmp	r1, r3
 800e67c:	d002      	beq.n	800e684 <__swsetup_r+0x4c>
 800e67e:	0028      	movs	r0, r5
 800e680:	f7ff f9b4 	bl	800d9ec <_free_r>
 800e684:	2300      	movs	r3, #0
 800e686:	6363      	str	r3, [r4, #52]	@ 0x34
 800e688:	2224      	movs	r2, #36	@ 0x24
 800e68a:	89a3      	ldrh	r3, [r4, #12]
 800e68c:	4393      	bics	r3, r2
 800e68e:	81a3      	strh	r3, [r4, #12]
 800e690:	2300      	movs	r3, #0
 800e692:	6063      	str	r3, [r4, #4]
 800e694:	6923      	ldr	r3, [r4, #16]
 800e696:	6023      	str	r3, [r4, #0]
 800e698:	2308      	movs	r3, #8
 800e69a:	89a2      	ldrh	r2, [r4, #12]
 800e69c:	4313      	orrs	r3, r2
 800e69e:	81a3      	strh	r3, [r4, #12]
 800e6a0:	6923      	ldr	r3, [r4, #16]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d10b      	bne.n	800e6be <__swsetup_r+0x86>
 800e6a6:	21a0      	movs	r1, #160	@ 0xa0
 800e6a8:	2280      	movs	r2, #128	@ 0x80
 800e6aa:	89a3      	ldrh	r3, [r4, #12]
 800e6ac:	0089      	lsls	r1, r1, #2
 800e6ae:	0092      	lsls	r2, r2, #2
 800e6b0:	400b      	ands	r3, r1
 800e6b2:	4293      	cmp	r3, r2
 800e6b4:	d003      	beq.n	800e6be <__swsetup_r+0x86>
 800e6b6:	0021      	movs	r1, r4
 800e6b8:	0028      	movs	r0, r5
 800e6ba:	f000 f8b9 	bl	800e830 <__smakebuf_r>
 800e6be:	230c      	movs	r3, #12
 800e6c0:	5ee2      	ldrsh	r2, [r4, r3]
 800e6c2:	2101      	movs	r1, #1
 800e6c4:	0013      	movs	r3, r2
 800e6c6:	400b      	ands	r3, r1
 800e6c8:	420a      	tst	r2, r1
 800e6ca:	d00b      	beq.n	800e6e4 <__swsetup_r+0xac>
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	60a3      	str	r3, [r4, #8]
 800e6d0:	6963      	ldr	r3, [r4, #20]
 800e6d2:	425b      	negs	r3, r3
 800e6d4:	61a3      	str	r3, [r4, #24]
 800e6d6:	2000      	movs	r0, #0
 800e6d8:	6923      	ldr	r3, [r4, #16]
 800e6da:	4283      	cmp	r3, r0
 800e6dc:	d101      	bne.n	800e6e2 <__swsetup_r+0xaa>
 800e6de:	0613      	lsls	r3, r2, #24
 800e6e0:	d4be      	bmi.n	800e660 <__swsetup_r+0x28>
 800e6e2:	bd70      	pop	{r4, r5, r6, pc}
 800e6e4:	0791      	lsls	r1, r2, #30
 800e6e6:	d400      	bmi.n	800e6ea <__swsetup_r+0xb2>
 800e6e8:	6963      	ldr	r3, [r4, #20]
 800e6ea:	60a3      	str	r3, [r4, #8]
 800e6ec:	e7f3      	b.n	800e6d6 <__swsetup_r+0x9e>
 800e6ee:	46c0      	nop			@ (mov r8, r8)
 800e6f0:	20000184 	.word	0x20000184

0800e6f4 <memcpy>:
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	b510      	push	{r4, lr}
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d100      	bne.n	800e6fe <memcpy+0xa>
 800e6fc:	bd10      	pop	{r4, pc}
 800e6fe:	5ccc      	ldrb	r4, [r1, r3]
 800e700:	54c4      	strb	r4, [r0, r3]
 800e702:	3301      	adds	r3, #1
 800e704:	e7f8      	b.n	800e6f8 <memcpy+0x4>
	...

0800e708 <__assert_func>:
 800e708:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800e70a:	0014      	movs	r4, r2
 800e70c:	001a      	movs	r2, r3
 800e70e:	4b09      	ldr	r3, [pc, #36]	@ (800e734 <__assert_func+0x2c>)
 800e710:	0005      	movs	r5, r0
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	000e      	movs	r6, r1
 800e716:	68d8      	ldr	r0, [r3, #12]
 800e718:	4b07      	ldr	r3, [pc, #28]	@ (800e738 <__assert_func+0x30>)
 800e71a:	2c00      	cmp	r4, #0
 800e71c:	d101      	bne.n	800e722 <__assert_func+0x1a>
 800e71e:	4b07      	ldr	r3, [pc, #28]	@ (800e73c <__assert_func+0x34>)
 800e720:	001c      	movs	r4, r3
 800e722:	4907      	ldr	r1, [pc, #28]	@ (800e740 <__assert_func+0x38>)
 800e724:	9301      	str	r3, [sp, #4]
 800e726:	9402      	str	r4, [sp, #8]
 800e728:	002b      	movs	r3, r5
 800e72a:	9600      	str	r6, [sp, #0]
 800e72c:	f7fe f9aa 	bl	800ca84 <fiprintf>
 800e730:	f000 f8e4 	bl	800e8fc <abort>
 800e734:	20000184 	.word	0x20000184
 800e738:	0801a533 	.word	0x0801a533
 800e73c:	0801a56e 	.word	0x0801a56e
 800e740:	0801a540 	.word	0x0801a540

0800e744 <_calloc_r>:
 800e744:	b570      	push	{r4, r5, r6, lr}
 800e746:	0c0b      	lsrs	r3, r1, #16
 800e748:	0c15      	lsrs	r5, r2, #16
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d11e      	bne.n	800e78c <_calloc_r+0x48>
 800e74e:	2d00      	cmp	r5, #0
 800e750:	d10c      	bne.n	800e76c <_calloc_r+0x28>
 800e752:	b289      	uxth	r1, r1
 800e754:	b294      	uxth	r4, r2
 800e756:	434c      	muls	r4, r1
 800e758:	0021      	movs	r1, r4
 800e75a:	f7fd fbf9 	bl	800bf50 <_malloc_r>
 800e75e:	1e05      	subs	r5, r0, #0
 800e760:	d01a      	beq.n	800e798 <_calloc_r+0x54>
 800e762:	0022      	movs	r2, r4
 800e764:	2100      	movs	r1, #0
 800e766:	f7fe fa05 	bl	800cb74 <memset>
 800e76a:	e016      	b.n	800e79a <_calloc_r+0x56>
 800e76c:	1c2b      	adds	r3, r5, #0
 800e76e:	1c0c      	adds	r4, r1, #0
 800e770:	b289      	uxth	r1, r1
 800e772:	b292      	uxth	r2, r2
 800e774:	434a      	muls	r2, r1
 800e776:	b29b      	uxth	r3, r3
 800e778:	b2a1      	uxth	r1, r4
 800e77a:	4359      	muls	r1, r3
 800e77c:	0c14      	lsrs	r4, r2, #16
 800e77e:	190c      	adds	r4, r1, r4
 800e780:	0c23      	lsrs	r3, r4, #16
 800e782:	d107      	bne.n	800e794 <_calloc_r+0x50>
 800e784:	0424      	lsls	r4, r4, #16
 800e786:	b292      	uxth	r2, r2
 800e788:	4314      	orrs	r4, r2
 800e78a:	e7e5      	b.n	800e758 <_calloc_r+0x14>
 800e78c:	2d00      	cmp	r5, #0
 800e78e:	d101      	bne.n	800e794 <_calloc_r+0x50>
 800e790:	1c14      	adds	r4, r2, #0
 800e792:	e7ed      	b.n	800e770 <_calloc_r+0x2c>
 800e794:	230c      	movs	r3, #12
 800e796:	6003      	str	r3, [r0, #0]
 800e798:	2500      	movs	r5, #0
 800e79a:	0028      	movs	r0, r5
 800e79c:	bd70      	pop	{r4, r5, r6, pc}

0800e79e <__ascii_mbtowc>:
 800e79e:	b082      	sub	sp, #8
 800e7a0:	2900      	cmp	r1, #0
 800e7a2:	d100      	bne.n	800e7a6 <__ascii_mbtowc+0x8>
 800e7a4:	a901      	add	r1, sp, #4
 800e7a6:	1e10      	subs	r0, r2, #0
 800e7a8:	d006      	beq.n	800e7b8 <__ascii_mbtowc+0x1a>
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d006      	beq.n	800e7bc <__ascii_mbtowc+0x1e>
 800e7ae:	7813      	ldrb	r3, [r2, #0]
 800e7b0:	600b      	str	r3, [r1, #0]
 800e7b2:	7810      	ldrb	r0, [r2, #0]
 800e7b4:	1e43      	subs	r3, r0, #1
 800e7b6:	4198      	sbcs	r0, r3
 800e7b8:	b002      	add	sp, #8
 800e7ba:	4770      	bx	lr
 800e7bc:	2002      	movs	r0, #2
 800e7be:	4240      	negs	r0, r0
 800e7c0:	e7fa      	b.n	800e7b8 <__ascii_mbtowc+0x1a>

0800e7c2 <__ascii_wctomb>:
 800e7c2:	0003      	movs	r3, r0
 800e7c4:	1e08      	subs	r0, r1, #0
 800e7c6:	d005      	beq.n	800e7d4 <__ascii_wctomb+0x12>
 800e7c8:	2aff      	cmp	r2, #255	@ 0xff
 800e7ca:	d904      	bls.n	800e7d6 <__ascii_wctomb+0x14>
 800e7cc:	228a      	movs	r2, #138	@ 0x8a
 800e7ce:	2001      	movs	r0, #1
 800e7d0:	601a      	str	r2, [r3, #0]
 800e7d2:	4240      	negs	r0, r0
 800e7d4:	4770      	bx	lr
 800e7d6:	2001      	movs	r0, #1
 800e7d8:	700a      	strb	r2, [r1, #0]
 800e7da:	e7fb      	b.n	800e7d4 <__ascii_wctomb+0x12>

0800e7dc <__swhatbuf_r>:
 800e7dc:	b570      	push	{r4, r5, r6, lr}
 800e7de:	000e      	movs	r6, r1
 800e7e0:	001d      	movs	r5, r3
 800e7e2:	230e      	movs	r3, #14
 800e7e4:	5ec9      	ldrsh	r1, [r1, r3]
 800e7e6:	0014      	movs	r4, r2
 800e7e8:	b096      	sub	sp, #88	@ 0x58
 800e7ea:	2900      	cmp	r1, #0
 800e7ec:	da0c      	bge.n	800e808 <__swhatbuf_r+0x2c>
 800e7ee:	89b2      	ldrh	r2, [r6, #12]
 800e7f0:	2380      	movs	r3, #128	@ 0x80
 800e7f2:	0011      	movs	r1, r2
 800e7f4:	4019      	ands	r1, r3
 800e7f6:	421a      	tst	r2, r3
 800e7f8:	d114      	bne.n	800e824 <__swhatbuf_r+0x48>
 800e7fa:	2380      	movs	r3, #128	@ 0x80
 800e7fc:	00db      	lsls	r3, r3, #3
 800e7fe:	2000      	movs	r0, #0
 800e800:	6029      	str	r1, [r5, #0]
 800e802:	6023      	str	r3, [r4, #0]
 800e804:	b016      	add	sp, #88	@ 0x58
 800e806:	bd70      	pop	{r4, r5, r6, pc}
 800e808:	466a      	mov	r2, sp
 800e80a:	f000 f853 	bl	800e8b4 <_fstat_r>
 800e80e:	2800      	cmp	r0, #0
 800e810:	dbed      	blt.n	800e7ee <__swhatbuf_r+0x12>
 800e812:	23f0      	movs	r3, #240	@ 0xf0
 800e814:	9901      	ldr	r1, [sp, #4]
 800e816:	021b      	lsls	r3, r3, #8
 800e818:	4019      	ands	r1, r3
 800e81a:	4b04      	ldr	r3, [pc, #16]	@ (800e82c <__swhatbuf_r+0x50>)
 800e81c:	18c9      	adds	r1, r1, r3
 800e81e:	424b      	negs	r3, r1
 800e820:	4159      	adcs	r1, r3
 800e822:	e7ea      	b.n	800e7fa <__swhatbuf_r+0x1e>
 800e824:	2100      	movs	r1, #0
 800e826:	2340      	movs	r3, #64	@ 0x40
 800e828:	e7e9      	b.n	800e7fe <__swhatbuf_r+0x22>
 800e82a:	46c0      	nop			@ (mov r8, r8)
 800e82c:	ffffe000 	.word	0xffffe000

0800e830 <__smakebuf_r>:
 800e830:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e832:	2602      	movs	r6, #2
 800e834:	898b      	ldrh	r3, [r1, #12]
 800e836:	0005      	movs	r5, r0
 800e838:	000c      	movs	r4, r1
 800e83a:	b085      	sub	sp, #20
 800e83c:	4233      	tst	r3, r6
 800e83e:	d007      	beq.n	800e850 <__smakebuf_r+0x20>
 800e840:	0023      	movs	r3, r4
 800e842:	3347      	adds	r3, #71	@ 0x47
 800e844:	6023      	str	r3, [r4, #0]
 800e846:	6123      	str	r3, [r4, #16]
 800e848:	2301      	movs	r3, #1
 800e84a:	6163      	str	r3, [r4, #20]
 800e84c:	b005      	add	sp, #20
 800e84e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e850:	ab03      	add	r3, sp, #12
 800e852:	aa02      	add	r2, sp, #8
 800e854:	f7ff ffc2 	bl	800e7dc <__swhatbuf_r>
 800e858:	9f02      	ldr	r7, [sp, #8]
 800e85a:	9001      	str	r0, [sp, #4]
 800e85c:	0039      	movs	r1, r7
 800e85e:	0028      	movs	r0, r5
 800e860:	f7fd fb76 	bl	800bf50 <_malloc_r>
 800e864:	2800      	cmp	r0, #0
 800e866:	d108      	bne.n	800e87a <__smakebuf_r+0x4a>
 800e868:	220c      	movs	r2, #12
 800e86a:	5ea3      	ldrsh	r3, [r4, r2]
 800e86c:	059a      	lsls	r2, r3, #22
 800e86e:	d4ed      	bmi.n	800e84c <__smakebuf_r+0x1c>
 800e870:	2203      	movs	r2, #3
 800e872:	4393      	bics	r3, r2
 800e874:	431e      	orrs	r6, r3
 800e876:	81a6      	strh	r6, [r4, #12]
 800e878:	e7e2      	b.n	800e840 <__smakebuf_r+0x10>
 800e87a:	2380      	movs	r3, #128	@ 0x80
 800e87c:	89a2      	ldrh	r2, [r4, #12]
 800e87e:	6020      	str	r0, [r4, #0]
 800e880:	4313      	orrs	r3, r2
 800e882:	81a3      	strh	r3, [r4, #12]
 800e884:	9b03      	ldr	r3, [sp, #12]
 800e886:	6120      	str	r0, [r4, #16]
 800e888:	6167      	str	r7, [r4, #20]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d00c      	beq.n	800e8a8 <__smakebuf_r+0x78>
 800e88e:	0028      	movs	r0, r5
 800e890:	230e      	movs	r3, #14
 800e892:	5ee1      	ldrsh	r1, [r4, r3]
 800e894:	f000 f820 	bl	800e8d8 <_isatty_r>
 800e898:	2800      	cmp	r0, #0
 800e89a:	d005      	beq.n	800e8a8 <__smakebuf_r+0x78>
 800e89c:	2303      	movs	r3, #3
 800e89e:	89a2      	ldrh	r2, [r4, #12]
 800e8a0:	439a      	bics	r2, r3
 800e8a2:	3b02      	subs	r3, #2
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	89a3      	ldrh	r3, [r4, #12]
 800e8aa:	9a01      	ldr	r2, [sp, #4]
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	81a3      	strh	r3, [r4, #12]
 800e8b0:	e7cc      	b.n	800e84c <__smakebuf_r+0x1c>
	...

0800e8b4 <_fstat_r>:
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	b570      	push	{r4, r5, r6, lr}
 800e8b8:	4d06      	ldr	r5, [pc, #24]	@ (800e8d4 <_fstat_r+0x20>)
 800e8ba:	0004      	movs	r4, r0
 800e8bc:	0008      	movs	r0, r1
 800e8be:	0011      	movs	r1, r2
 800e8c0:	602b      	str	r3, [r5, #0]
 800e8c2:	f7f8 fc01 	bl	80070c8 <_fstat>
 800e8c6:	1c43      	adds	r3, r0, #1
 800e8c8:	d103      	bne.n	800e8d2 <_fstat_r+0x1e>
 800e8ca:	682b      	ldr	r3, [r5, #0]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d000      	beq.n	800e8d2 <_fstat_r+0x1e>
 800e8d0:	6023      	str	r3, [r4, #0]
 800e8d2:	bd70      	pop	{r4, r5, r6, pc}
 800e8d4:	200006ec 	.word	0x200006ec

0800e8d8 <_isatty_r>:
 800e8d8:	2300      	movs	r3, #0
 800e8da:	b570      	push	{r4, r5, r6, lr}
 800e8dc:	4d06      	ldr	r5, [pc, #24]	@ (800e8f8 <_isatty_r+0x20>)
 800e8de:	0004      	movs	r4, r0
 800e8e0:	0008      	movs	r0, r1
 800e8e2:	602b      	str	r3, [r5, #0]
 800e8e4:	f7f8 fbf6 	bl	80070d4 <_isatty>
 800e8e8:	1c43      	adds	r3, r0, #1
 800e8ea:	d103      	bne.n	800e8f4 <_isatty_r+0x1c>
 800e8ec:	682b      	ldr	r3, [r5, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d000      	beq.n	800e8f4 <_isatty_r+0x1c>
 800e8f2:	6023      	str	r3, [r4, #0]
 800e8f4:	bd70      	pop	{r4, r5, r6, pc}
 800e8f6:	46c0      	nop			@ (mov r8, r8)
 800e8f8:	200006ec 	.word	0x200006ec

0800e8fc <abort>:
 800e8fc:	2006      	movs	r0, #6
 800e8fe:	b510      	push	{r4, lr}
 800e900:	f000 f82c 	bl	800e95c <raise>
 800e904:	2001      	movs	r0, #1
 800e906:	f7f8 fbb9 	bl	800707c <_exit>

0800e90a <_raise_r>:
 800e90a:	b570      	push	{r4, r5, r6, lr}
 800e90c:	0004      	movs	r4, r0
 800e90e:	000d      	movs	r5, r1
 800e910:	291f      	cmp	r1, #31
 800e912:	d904      	bls.n	800e91e <_raise_r+0x14>
 800e914:	2316      	movs	r3, #22
 800e916:	6003      	str	r3, [r0, #0]
 800e918:	2001      	movs	r0, #1
 800e91a:	4240      	negs	r0, r0
 800e91c:	bd70      	pop	{r4, r5, r6, pc}
 800e91e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800e920:	2b00      	cmp	r3, #0
 800e922:	d004      	beq.n	800e92e <_raise_r+0x24>
 800e924:	008a      	lsls	r2, r1, #2
 800e926:	189b      	adds	r3, r3, r2
 800e928:	681a      	ldr	r2, [r3, #0]
 800e92a:	2a00      	cmp	r2, #0
 800e92c:	d108      	bne.n	800e940 <_raise_r+0x36>
 800e92e:	0020      	movs	r0, r4
 800e930:	f000 f830 	bl	800e994 <_getpid_r>
 800e934:	002a      	movs	r2, r5
 800e936:	0001      	movs	r1, r0
 800e938:	0020      	movs	r0, r4
 800e93a:	f000 f819 	bl	800e970 <_kill_r>
 800e93e:	e7ed      	b.n	800e91c <_raise_r+0x12>
 800e940:	2a01      	cmp	r2, #1
 800e942:	d009      	beq.n	800e958 <_raise_r+0x4e>
 800e944:	1c51      	adds	r1, r2, #1
 800e946:	d103      	bne.n	800e950 <_raise_r+0x46>
 800e948:	2316      	movs	r3, #22
 800e94a:	6003      	str	r3, [r0, #0]
 800e94c:	2001      	movs	r0, #1
 800e94e:	e7e5      	b.n	800e91c <_raise_r+0x12>
 800e950:	2100      	movs	r1, #0
 800e952:	0028      	movs	r0, r5
 800e954:	6019      	str	r1, [r3, #0]
 800e956:	4790      	blx	r2
 800e958:	2000      	movs	r0, #0
 800e95a:	e7df      	b.n	800e91c <_raise_r+0x12>

0800e95c <raise>:
 800e95c:	b510      	push	{r4, lr}
 800e95e:	4b03      	ldr	r3, [pc, #12]	@ (800e96c <raise+0x10>)
 800e960:	0001      	movs	r1, r0
 800e962:	6818      	ldr	r0, [r3, #0]
 800e964:	f7ff ffd1 	bl	800e90a <_raise_r>
 800e968:	bd10      	pop	{r4, pc}
 800e96a:	46c0      	nop			@ (mov r8, r8)
 800e96c:	20000184 	.word	0x20000184

0800e970 <_kill_r>:
 800e970:	2300      	movs	r3, #0
 800e972:	b570      	push	{r4, r5, r6, lr}
 800e974:	4d06      	ldr	r5, [pc, #24]	@ (800e990 <_kill_r+0x20>)
 800e976:	0004      	movs	r4, r0
 800e978:	0008      	movs	r0, r1
 800e97a:	0011      	movs	r1, r2
 800e97c:	602b      	str	r3, [r5, #0]
 800e97e:	f7f8 fb75 	bl	800706c <_kill>
 800e982:	1c43      	adds	r3, r0, #1
 800e984:	d103      	bne.n	800e98e <_kill_r+0x1e>
 800e986:	682b      	ldr	r3, [r5, #0]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d000      	beq.n	800e98e <_kill_r+0x1e>
 800e98c:	6023      	str	r3, [r4, #0]
 800e98e:	bd70      	pop	{r4, r5, r6, pc}
 800e990:	200006ec 	.word	0x200006ec

0800e994 <_getpid_r>:
 800e994:	b510      	push	{r4, lr}
 800e996:	f7f8 fb67 	bl	8007068 <_getpid>
 800e99a:	bd10      	pop	{r4, pc}

0800e99c <_init>:
 800e99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e99e:	46c0      	nop			@ (mov r8, r8)
 800e9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9a2:	bc08      	pop	{r3}
 800e9a4:	469e      	mov	lr, r3
 800e9a6:	4770      	bx	lr

0800e9a8 <_fini>:
 800e9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9aa:	46c0      	nop			@ (mov r8, r8)
 800e9ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ae:	bc08      	pop	{r3}
 800e9b0:	469e      	mov	lr, r3
 800e9b2:	4770      	bx	lr
