Classic Timing Analyzer report for EX5
Fri Dec 18 13:44:47 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.459 ns   ; A[1] ; seg7_out1[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To           ;
+-------+-------------------+-----------------+------+--------------+
; N/A   ; None              ; 16.459 ns       ; A[1] ; seg7_out1[0] ;
; N/A   ; None              ; 15.633 ns       ; A[1] ; seg7_out1[1] ;
; N/A   ; None              ; 15.390 ns       ; A[1] ; seg7_out1[4] ;
; N/A   ; None              ; 15.388 ns       ; A[3] ; seg7_out1[0] ;
; N/A   ; None              ; 15.307 ns       ; B[0] ; seg7_out1[0] ;
; N/A   ; None              ; 15.216 ns       ; B[1] ; seg7_out1[0] ;
; N/A   ; None              ; 15.148 ns       ; B[2] ; seg7_out1[0] ;
; N/A   ; None              ; 15.068 ns       ; A[2] ; seg7_out1[0] ;
; N/A   ; None              ; 14.519 ns       ; B[3] ; seg7_out1[0] ;
; N/A   ; None              ; 14.322 ns       ; B[2] ; seg7_out1[1] ;
; N/A   ; None              ; 14.226 ns       ; B[1] ; seg7_out1[1] ;
; N/A   ; None              ; 14.224 ns       ; A[3] ; seg7_out1[1] ;
; N/A   ; None              ; 14.143 ns       ; B[0] ; seg7_out1[1] ;
; N/A   ; None              ; 14.138 ns       ; A[2] ; seg7_out1[1] ;
; N/A   ; None              ; 14.079 ns       ; B[2] ; seg7_out1[4] ;
; N/A   ; None              ; 13.983 ns       ; B[1] ; seg7_out1[4] ;
; N/A   ; None              ; 13.980 ns       ; A[3] ; seg7_out1[4] ;
; N/A   ; None              ; 13.899 ns       ; B[0] ; seg7_out1[4] ;
; N/A   ; None              ; 13.895 ns       ; A[2] ; seg7_out1[4] ;
; N/A   ; None              ; 13.804 ns       ; A[1] ; seg7_out1[2] ;
; N/A   ; None              ; 13.355 ns       ; B[3] ; seg7_out1[1] ;
; N/A   ; None              ; 13.111 ns       ; B[3] ; seg7_out1[4] ;
; N/A   ; None              ; 12.892 ns       ; A[1] ; seg7_out1[6] ;
; N/A   ; None              ; 12.863 ns       ; A[1] ; seg7_out1[5] ;
; N/A   ; None              ; 12.858 ns       ; A[1] ; seg7_out1[3] ;
; N/A   ; None              ; 12.798 ns       ; A[1] ; seg7_out2[4] ;
; N/A   ; None              ; 12.595 ns       ; A[1] ; seg7_out2[5] ;
; N/A   ; None              ; 12.595 ns       ; A[1] ; seg7_out2[3] ;
; N/A   ; None              ; 12.583 ns       ; A[1] ; seg7_out2[0] ;
; N/A   ; None              ; 12.493 ns       ; B[2] ; seg7_out1[2] ;
; N/A   ; None              ; 12.397 ns       ; B[1] ; seg7_out1[2] ;
; N/A   ; None              ; 12.393 ns       ; A[3] ; seg7_out1[2] ;
; N/A   ; None              ; 12.312 ns       ; B[0] ; seg7_out1[2] ;
; N/A   ; None              ; 12.309 ns       ; A[2] ; seg7_out1[2] ;
; N/A   ; None              ; 11.730 ns       ; B[0] ; seg7_out2[4] ;
; N/A   ; None              ; 11.645 ns       ; B[1] ; seg7_out2[4] ;
; N/A   ; None              ; 11.581 ns       ; B[2] ; seg7_out1[6] ;
; N/A   ; None              ; 11.552 ns       ; B[2] ; seg7_out1[5] ;
; N/A   ; None              ; 11.549 ns       ; B[2] ; seg7_out2[4] ;
; N/A   ; None              ; 11.547 ns       ; B[2] ; seg7_out1[3] ;
; N/A   ; None              ; 11.527 ns       ; B[0] ; seg7_out2[5] ;
; N/A   ; None              ; 11.527 ns       ; B[0] ; seg7_out2[3] ;
; N/A   ; None              ; 11.524 ns       ; B[3] ; seg7_out1[2] ;
; N/A   ; None              ; 11.515 ns       ; B[0] ; seg7_out2[0] ;
; N/A   ; None              ; 11.497 ns       ; A[2] ; seg7_out2[4] ;
; N/A   ; None              ; 11.485 ns       ; B[1] ; seg7_out1[6] ;
; N/A   ; None              ; 11.483 ns       ; A[3] ; seg7_out1[6] ;
; N/A   ; None              ; 11.482 ns       ; A[3] ; seg7_out1[5] ;
; N/A   ; None              ; 11.456 ns       ; B[1] ; seg7_out1[5] ;
; N/A   ; None              ; 11.451 ns       ; B[1] ; seg7_out1[3] ;
; N/A   ; None              ; 11.451 ns       ; A[3] ; seg7_out1[3] ;
; N/A   ; None              ; 11.442 ns       ; B[1] ; seg7_out2[5] ;
; N/A   ; None              ; 11.442 ns       ; B[1] ; seg7_out2[3] ;
; N/A   ; None              ; 11.430 ns       ; B[1] ; seg7_out2[0] ;
; N/A   ; None              ; 11.417 ns       ; A[3] ; seg7_out2[4] ;
; N/A   ; None              ; 11.402 ns       ; B[0] ; seg7_out1[6] ;
; N/A   ; None              ; 11.401 ns       ; B[0] ; seg7_out1[5] ;
; N/A   ; None              ; 11.397 ns       ; A[2] ; seg7_out1[6] ;
; N/A   ; None              ; 11.370 ns       ; B[0] ; seg7_out1[3] ;
; N/A   ; None              ; 11.368 ns       ; A[2] ; seg7_out1[5] ;
; N/A   ; None              ; 11.363 ns       ; A[2] ; seg7_out1[3] ;
; N/A   ; None              ; 11.346 ns       ; B[2] ; seg7_out2[5] ;
; N/A   ; None              ; 11.346 ns       ; B[2] ; seg7_out2[3] ;
; N/A   ; None              ; 11.334 ns       ; B[2] ; seg7_out2[0] ;
; N/A   ; None              ; 11.294 ns       ; A[2] ; seg7_out2[5] ;
; N/A   ; None              ; 11.294 ns       ; A[2] ; seg7_out2[3] ;
; N/A   ; None              ; 11.282 ns       ; A[2] ; seg7_out2[0] ;
; N/A   ; None              ; 11.219 ns       ; A[0] ; seg7_out1[0] ;
; N/A   ; None              ; 11.214 ns       ; A[3] ; seg7_out2[5] ;
; N/A   ; None              ; 11.214 ns       ; A[3] ; seg7_out2[3] ;
; N/A   ; None              ; 11.202 ns       ; A[3] ; seg7_out2[0] ;
; N/A   ; None              ; 11.007 ns       ; c0   ; seg7_out1[0] ;
; N/A   ; None              ; 10.614 ns       ; B[3] ; seg7_out1[6] ;
; N/A   ; None              ; 10.613 ns       ; B[3] ; seg7_out1[5] ;
; N/A   ; None              ; 10.582 ns       ; B[3] ; seg7_out1[3] ;
; N/A   ; None              ; 10.547 ns       ; B[3] ; seg7_out2[4] ;
; N/A   ; None              ; 10.344 ns       ; B[3] ; seg7_out2[5] ;
; N/A   ; None              ; 10.344 ns       ; B[3] ; seg7_out2[3] ;
; N/A   ; None              ; 10.332 ns       ; B[3] ; seg7_out2[0] ;
; N/A   ; None              ; 10.055 ns       ; A[0] ; seg7_out1[1] ;
; N/A   ; None              ; 9.843 ns        ; c0   ; seg7_out1[1] ;
; N/A   ; None              ; 9.811 ns        ; A[0] ; seg7_out1[4] ;
; N/A   ; None              ; 9.599 ns        ; c0   ; seg7_out1[4] ;
; N/A   ; None              ; 8.224 ns        ; A[0] ; seg7_out1[2] ;
; N/A   ; None              ; 8.012 ns        ; c0   ; seg7_out1[2] ;
; N/A   ; None              ; 7.642 ns        ; A[0] ; seg7_out2[4] ;
; N/A   ; None              ; 7.439 ns        ; A[0] ; seg7_out2[5] ;
; N/A   ; None              ; 7.439 ns        ; A[0] ; seg7_out2[3] ;
; N/A   ; None              ; 7.430 ns        ; c0   ; seg7_out2[4] ;
; N/A   ; None              ; 7.427 ns        ; A[0] ; seg7_out2[0] ;
; N/A   ; None              ; 7.314 ns        ; A[0] ; seg7_out1[6] ;
; N/A   ; None              ; 7.313 ns        ; A[0] ; seg7_out1[5] ;
; N/A   ; None              ; 7.282 ns        ; A[0] ; seg7_out1[3] ;
; N/A   ; None              ; 7.227 ns        ; c0   ; seg7_out2[5] ;
; N/A   ; None              ; 7.227 ns        ; c0   ; seg7_out2[3] ;
; N/A   ; None              ; 7.215 ns        ; c0   ; seg7_out2[0] ;
; N/A   ; None              ; 7.102 ns        ; c0   ; seg7_out1[6] ;
; N/A   ; None              ; 7.101 ns        ; c0   ; seg7_out1[5] ;
; N/A   ; None              ; 7.070 ns        ; c0   ; seg7_out1[3] ;
+-------+-------------------+-----------------+------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 18 13:44:47 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EX5 -c EX5 --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "seg7_out1[0]" is 16.459 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 5; PIN Node = 'A[1]'
    Info: 2: + IC(6.371 ns) + CELL(0.420 ns) = 7.641 ns; Loc. = LCCOMB_X33_Y35_N26; Fanout = 2; COMB Node = 'cla4:test1|p[1]'
    Info: 3: + IC(0.266 ns) + CELL(0.420 ns) = 8.327 ns; Loc. = LCCOMB_X33_Y35_N4; Fanout = 7; COMB Node = 'cla4:test1|s[2]'
    Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 8.854 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; COMB Node = 'binary_to_7seg:test3|WideOr6~0'
    Info: 5: + IC(4.807 ns) + CELL(2.798 ns) = 16.459 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'seg7_out1[0]'
    Info: Total cell delay = 4.763 ns ( 28.94 % )
    Info: Total interconnect delay = 11.696 ns ( 71.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Fri Dec 18 13:44:47 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


