git clone --depth 1 --no-tags https://github.com/jyk2498/SOC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576203538
git clone --depth 1 --no-tags https://github.com/amiteshkr63/SV_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576401961
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576412018
git clone --depth 1 --no-tags https://github.com/Xiao1Ma/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576865850
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-ngaertne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574657568
git clone --depth 1 --no-tags https://github.com/ishraqtashdid/axi_memory_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574404180
git clone --depth 1 --no-tags https://github.com/shariethernet/formal_axi_lite_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574189893
git clone --depth 1 --no-tags https://github.com/flaviens/veriskewsmall-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576233194
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575602643
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-stroucki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577110185
git clone --depth 1 --no-tags https://github.com/Destinedone12/fault_tolerant_DC_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577868279
git clone --depth 1 --no-tags https://github.com/Leonte-Tudor/Verification-Environment-101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578104754
git clone --depth 1 --no-tags https://github.com/AlexrAlves/counter_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587855952
git clone --depth 1 --no-tags https://github.com/preetambasti97/Pre-Silicon-City.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591601764
git clone --depth 1 --no-tags https://github.com/ChillMonk21/uvmTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591766934
git clone --depth 1 --no-tags https://github.com/tukshetty/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592062539
git clone --depth 1 --no-tags https://github.com/OrenSarShalom/Verilog-coding-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590408761
git clone --depth 1 --no-tags https://github.com/Nrusinga/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587117591
git clone --depth 1 --no-tags https://github.com/pgfarley/snow-globe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587512388
git clone --depth 1 --no-tags https://github.com/ibrahimhakkicandan/Implementing-Blitter-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597535551
git clone --depth 1 --no-tags https://github.com/luanbalbino/UVM_tb_external_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590163566
git clone --depth 1 --no-tags https://github.com/Paink64/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594185538
git clone --depth 1 --no-tags https://github.com/tannerleise/FullResolutionFrameBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594855554
git clone --depth 1 --no-tags https://github.com/lvdund/btl_thong_tin_vo_tuyen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594065634
git clone --depth 1 --no-tags https://github.com/mohira/cpubook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597679207
git clone --depth 1 --no-tags https://github.com/teobiton/cva6-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594042099
git clone --depth 1 --no-tags https://github.com/akliluaron/Waveshine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578388837
git clone --depth 1 --no-tags https://github.com/thomabir/SvLibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578652026
git clone --depth 1 --no-tags https://github.com/naftali10/UVM-Testbench-for-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579616083
git clone --depth 1 --no-tags https://github.com/talshamira/Simulation_1-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579487675
git clone --depth 1 --no-tags https://github.com/arskell/bcd_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582106972
git clone --depth 1 --no-tags https://github.com/Lasdnaym/Overall-EE271-EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583824496
git clone --depth 1 --no-tags https://github.com/sam10486/TCAS_NWC_implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577309418
git clone --depth 1 --no-tags https://github.com/augustinjk/ALU---Design-Verification---with-Assertion-checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577243002
git clone --depth 1 --no-tags https://github.com/sasatree/exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576832520
git clone --depth 1 --no-tags https://github.com/usmank11/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586654762
git clone --depth 1 --no-tags https://github.com/Rakesh-Gourani/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586122708
git clone --depth 1 --no-tags https://github.com/gn223/tessaiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581420493
git clone --depth 1 --no-tags https://github.com/blayney/MISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581401633
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline-with-Uart-configuration-and-verification-with-xilin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581545819
git clone --depth 1 --no-tags https://github.com/garrettvt/EE-469-Computer-Architecture-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587076130
git clone --depth 1 --no-tags https://github.com/namansehgal95/ECE_111_TA_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592385227
git clone --depth 1 --no-tags https://github.com/Anihilat0r/CentralPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592952973
git clone --depth 1 --no-tags https://github.com/jamesstocktonj1/BitstreamNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597379408
git clone --depth 1 --no-tags https://github.com/KLVA1217/CORDIC_Algorithim_Imp_KLVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597945498
git clone --depth 1 --no-tags https://github.com/BrianDxd/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574724053
git clone --depth 1 --no-tags https://github.com/vborchsh/sv-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592368856
git clone --depth 1 --no-tags https://github.com/ndhulipala1/comparch_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574180100
git clone --depth 1 --no-tags https://github.com/KAMOME-code/Elliptic-curve-cryptography-ECDSA-Secp256k1-signature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574358963
git clone --depth 1 --no-tags https://github.com/Boulder1999/Verification-Using-SystemVerilog-From-Lab09-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575745919
git clone --depth 1 --no-tags https://github.com/Haz99/param_decoder_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577272101
git clone --depth 1 --no-tags https://github.com/Arwa-Ibrahim/Digital_Verification_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576668037
git clone --depth 1 --no-tags https://github.com/sg05060/Project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576182176
git clone --depth 1 --no-tags https://github.com/lehar303/100daysofrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593724837
git clone --depth 1 --no-tags https://github.com/AhmedAsim-69/Three-Stage-Pipeline-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593587081
git clone --depth 1 --no-tags https://github.com/rpatel747/8BitCalc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593636965
git clone --depth 1 --no-tags https://github.com/diegob94/mini_i_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585797953
git clone --depth 1 --no-tags https://github.com/masood4y/PotatoMachine_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581928218
git clone --depth 1 --no-tags https://github.com/anson2191/VSD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582578827
git clone --depth 1 --no-tags https://github.com/Argentum11/DE0_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580088773
git clone --depth 1 --no-tags https://github.com/shubhampatel2610/Elevator-system-implementation-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577837368
git clone --depth 1 --no-tags https://github.com/Its-Masoom/cheetah_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578359473
git clone --depth 1 --no-tags https://github.com/aris134/COMPSCI550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579537038
git clone --depth 1 --no-tags https://github.com/thiagomslv/veririsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577925451
git clone --depth 1 --no-tags https://github.com/amiteshkr63/AXI4_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592329751
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585597469
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Adding-a-Decode-Environment-B-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585593227
git clone --depth 1 --no-tags https://github.com/AbelliSimone/ES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587807060
git clone --depth 1 --no-tags https://github.com/glkclass/dutb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596979354
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/Lab2_Starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595956974
git clone --depth 1 --no-tags https://github.com/embedded-explorer/UART-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583410431
git clone --depth 1 --no-tags https://github.com/OmerRastgar/computer-architecture-pipelined-arm-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586470981
git clone --depth 1 --no-tags https://github.com/99swetha/Simulation-of-Last-Level-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590173797
git clone --depth 1 --no-tags https://github.com/Lvwings/QAM-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590762116
git clone --depth 1 --no-tags https://github.com/ozguregesire/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589673151
git clone --depth 1 --no-tags https://github.com/Ahmed0100/square_wave_display_vga_v1_0_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591699161
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591804387
git clone --depth 1 --no-tags https://github.com/Iskunion/unisys-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597620976
git clone --depth 1 --no-tags https://github.com/Ernest0o/FPGAmaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578010782
git clone --depth 1 --no-tags https://github.com/namansehgal95/ECE-111-HW-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598337555
git clone --depth 1 --no-tags https://github.com/aeshes/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594323052
git clone --depth 1 --no-tags https://github.com/ruly-rudel/leve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587258996
git clone --depth 1 --no-tags https://github.com/LevyMatan/Synchronous-FIFO-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580045164
git clone --depth 1 --no-tags https://github.com/mauriya0202/RISC_V_R_type_RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584266532
git clone --depth 1 --no-tags https://github.com/scalable-arch/DRAMController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585105613
git clone --depth 1 --no-tags https://github.com/charkster/button_press_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589361287
git clone --depth 1 --no-tags https://github.com/lichye/TWRK_R10K_Style_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575211376
git clone --depth 1 --no-tags https://github.com/kairotronix/dual_clk_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582507547
git clone --depth 1 --no-tags https://github.com/HepoH3/SV4DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582632272
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Sequential-Tail-Lights-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587972349
git clone --depth 1 --no-tags https://github.com/inkeliz/verilog-tb-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588083991
git clone --depth 1 --no-tags https://github.com/matthew-lowe/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591802695
git clone --depth 1 --no-tags https://github.com/vvgulyaev/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591877464
git clone --depth 1 --no-tags https://github.com/Nagarjun444/inside-constraint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579574849
git clone --depth 1 --no-tags https://github.com/meenalpannase/Ral_model4_T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580484603
git clone --depth 1 --no-tags https://github.com/MarcEftimie/pipelined-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578871302
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/Verification_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594306128
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593415029
git clone --depth 1 --no-tags https://github.com/lebro991/user_ip_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593937155
