# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:37 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:00:37 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:37 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:00:37 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:37 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:00:38 on Jan 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:38 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:00:38 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:38 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:00:38 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:00:38 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Error: Cannot open macro file: FIFO_Control_wave.do
# Error in macro ./runlab.do line 21
# Cannot open macro file: FIFO_Control_wave.do
#     while executing
# "do FIFO_Control_wave.do"
add wave -position end  sim:/FIFO_Control_testbench/clk
add wave -position end  sim:/FIFO_Control_testbench/reset
add wave -position end  sim:/FIFO_Control_testbench/read
add wave -position end  sim:/FIFO_Control_testbench/write
add wave -position end  sim:/FIFO_Control_testbench/frontValue
add wave -position end  sim:/FIFO_Control_testbench/readValue
add wave -position end  sim:/FIFO_Control_testbench/wr_en
add wave -position end  sim:/FIFO_Control_testbench/empty
add wave -position end  sim:/FIFO_Control_testbench/full
add wave -position end  sim:/FIFO_Control_testbench/readAddr
add wave -position end  sim:/FIFO_Control_testbench/writeAddr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlftewxezi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftewxezi
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 3/FIFO_Control_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:09 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:01:09 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:09 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:01:09 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:09 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:01:09 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:09 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:01:09 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:09 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:01:09 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:01:10 on Jan 23,2024, Elapsed time: 0:00:32
# Errors: 3, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:01:10 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlft54ssdq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft54ssdq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/FIFO_Control_testbench/dut/fifo_count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 3/FIFO_Control_wave.do}
# Break key hit
# Simulation stop requested.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:48 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:02:48 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:48 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:02:48 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:48 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:02:48 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:48 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:02:48 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:48 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:02:48 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:02:50 on Jan 23,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:02:50 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlftb43e8r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb43e8r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module FIFO_Control_testbench at ./FIFO_Control.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:59 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:05:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:59 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:05:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:59 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:05:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:59 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:05:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:00 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:06:00 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:01 on Jan 23,2024, Elapsed time: 0:03:11
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:06:01 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlfti9n2vg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti9n2vg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/FIFO_Control_testbench/dut/fullCount
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 3/FIFO_Control_wave.do}
# Break key hit
# Break in Module FIFO_Control_testbench at ./FIFO_Control.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:55 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:06:55 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:55 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:06:55 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:55 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:06:55 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:55 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:06:55 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:55 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:06:55 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:57 on Jan 23,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:06:57 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlft0tng7t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0tng7t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module FIFO_Control_testbench at ./FIFO_Control.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:37 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:07:37 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:37 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:07:37 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:37 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:07:38 on Jan 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:38 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:07:38 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:38 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:07:38 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:07:39 on Jan 23,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:07:39 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ragha  Hostname: RAGHAV_M16  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlfty1d634".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty1d634
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module FIFO_Control_testbench at ./FIFO_Control.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:08:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Jan 23,2024
# vlog -reportprogress 300 ./DE1_SoC_FIFO.sv 
# -- Compiling module DE1_SoC_FIFO
# 
# Top level modules:
# 	DE1_SoC_FIFO
# End time: 19:08:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Jan 23,2024
# vlog -reportprogress 300 ./FIFO.sv 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:08:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Jan 23,2024
# vlog -reportprogress 300 ./display_num_on_hex.sv 
# -- Compiling module display_num_on_hex
# -- Compiling module display_num_on_hex_testbench
# 
# Top level modules:
# 	display_num_on_hex_testbench
# End time: 19:08:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Jan 23,2024
# vlog -reportprogress 300 ./ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:08:59 on Jan 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:01 on Jan 23,2024, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -voptargs=""+acc"" -t 1ps -lib work FIFO_Control_testbench 
# Start time: 19:09:01 on Jan 23,2024
# Loading sv_std.std
# Loading work.FIFO_Control_testbench
# Loading work.FIFO_Control
