
*** Running vivado
    with args -log PICtop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PICtop.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PICtop.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 413.145 ; gain = 124.629
Command: synth_design -top PICtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.352 ; gain = 238.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PICtop' [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:27]
INFO: [Synth 8-3491] module 'RS232top' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:6' bound to instance 'RS232_PHY' of component 'RS232top' [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:136]
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:27]
INFO: [Synth 8-3491] module 'TX_RS232' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:38' bound to instance 'Transmitter' of component 'TX_RS232' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'TX_RS232' [C:/Users/Engineer/Documents/master/lcse/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'TX_RS232' (1#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
INFO: [Synth 8-3491] module 'RX_RS232' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:36' bound to instance 'Receiver' of component 'RX_RS232' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'RX_RS232' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RX_RS232' (2#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:33' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/Engineer/Documents/master/lcse/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.runs/synth_1/.Xil/Vivado-1944-Engineer-PC/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.runs/synth_1/.Xil/Vivado-1944-Engineer-PC/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd:27]
INFO: [Synth 8-3491] module 'DMA' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/DMA.vhd:36' bound to instance 'DMA_ports' of component 'DMA' [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:154]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/Engineer/Documents/master/lcse/LCSEL/DMA.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element s_pulse_width_reg was removed.  [C:/Users/Engineer/Documents/master/lcse/LCSEL/DMA.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'DMA' (5#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/DMA.vhd:65]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/RAM.vhd:8' bound to instance 'RAM_PORTS' of component 'ram' [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:177]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/Engineer/Documents/master/lcse/LCSEL/RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ram' (6#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/RAM.vhd:21]
INFO: [Synth 8-3491] module 'Clk_PIC_TOP' declared at 'C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.runs/synth_1/.Xil/Vivado-1944-Engineer-PC/realtime/Clk_PIC_TOP_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_PIC_TOP' [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Clk_PIC_TOP' [C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.runs/synth_1/.Xil/Vivado-1944-Engineer-PC/realtime/Clk_PIC_TOP_stub.vhdl:14]
WARNING: [Synth 8-3848] Net Disp in module/entity PICtop does not have driver. [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PICtop' (7#1) [C:/Users/Engineer/Documents/master/lcse/LCSEL/PICtop.vhd:27]
WARNING: [Synth 8-3331] design DMA has unconnected port TX_RDY
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[1]
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.273 ; gain = 304.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.363 ; gain = 323.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.363 ; gain = 323.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1299.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'RS232_PHY/Internal_memory'
Finished Parsing XDC File [c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'RS232_PHY/Internal_memory'
Parsing XDC File [c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc] for cell 'Clock_generator'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1417.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1417.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  c:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for RS232_PHY/Internal_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_RX_current_state_reg' in module 'RX_RS232'
INFO: [Synth 8-802] inferred FSM for state register 's_DMA_current_state_reg' in module 'DMA'
INFO: [Synth 8-5544] ROM "Databus_OUT_from_DMA_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Address_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_en_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OE_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Valid_D_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_Data_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_Data_reg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_H" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
                 rcvdata |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_RX_current_state_reg' using encoding 'sequential' in module 'RX_RS232'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 |                             0000
              control_rx |                      00000000010 |                             0001
              rx_comando |                      00000000100 |                             0010
           rx_parametro1 |                      00000001000 |                             0011
           rx_parametro2 |                      00000010000 |                             0100
                  rx_fin |                      00000100000 |                             0101
              control_tx |                      00001000000 |                             0110
       transmision_byte1 |                      00010000000 |                             0111
      transmision_status |                      00100000000 |                             1000
       transmision_byte2 |                      01000000000 |                             1001
                  tx_fin |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_DMA_current_state_reg' using encoding 'one-hot' in module 'DMA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 260   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  23 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 264   
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module RX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DMA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  23 Input     11 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 9     
Module ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[1]
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[0]
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[30]' (FDCE) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[31]' (FDCE) to 'DMA_ports/contador_reg[29]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[29]' (FDCE) to 'DMA_ports/contador_reg[28]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[28]' (FDCE) to 'DMA_ports/contador_reg[27]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[27]' (FDCE) to 'DMA_ports/contador_reg[26]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[26]' (FDCE) to 'DMA_ports/contador_reg[25]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[25]' (FDCE) to 'DMA_ports/contador_reg[24]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[24]' (FDCE) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[23]' (FDCE) to 'DMA_ports/contador_reg[22]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[22]' (FDCE) to 'DMA_ports/contador_reg[21]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[21]' (FDCE) to 'DMA_ports/contador_reg[20]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[20]' (FDCE) to 'DMA_ports/contador_reg[19]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[19]' (FDCE) to 'DMA_ports/contador_reg[18]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[18]' (FDCE) to 'DMA_ports/contador_reg[17]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[17]' (FDCE) to 'DMA_ports/contador_reg[16]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[16]' (FDCE) to 'DMA_ports/contador_reg[15]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[15]' (FDCE) to 'DMA_ports/contador_reg[14]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[14]' (FDCE) to 'DMA_ports/contador_reg[13]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[13]' (FDCE) to 'DMA_ports/contador_reg[12]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[12]' (FDCE) to 'DMA_ports/contador_reg[11]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[11]' (FDCE) to 'DMA_ports/contador_reg[10]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[10]' (FDCE) to 'DMA_ports/contador_reg[9]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[9]' (FDCE) to 'DMA_ports/contador_reg[8]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[8]' (FDCE) to 'DMA_ports/contador_reg[7]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[7]' (FDCE) to 'DMA_ports/contador_reg[6]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[6]' (FDCE) to 'DMA_ports/contador_reg[5]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[5]' (FDCE) to 'DMA_ports/contador_reg[4]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[4]' (FDCE) to 'DMA_ports/contador_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DMA_ports/contador_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1417.656 ; gain = 441.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 1561.477 ; gain = 585.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_PIC_TOP   |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Clk_PIC_TOP_bbox_1 |     1|
|2     |fifo_bbox_0        |     1|
|3     |CARRY4             |    14|
|4     |LUT1               |     4|
|5     |LUT2               |   146|
|6     |LUT3               |    21|
|7     |LUT4               |    82|
|8     |LUT5               |    63|
|9     |LUT6               |   856|
|10    |MUXF7              |   272|
|11    |MUXF8              |   136|
|12    |FDCE               |   589|
|13    |FDPE               |    12|
|14    |FDRE               |  1536|
|15    |IBUF               |     4|
|16    |OBUF               |    18|
|17    |OBUFT              |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  3766|
|2     |  DMA_ports     |DMA           |   491|
|3     |  RAM_PORTS     |ram           |  3008|
|4     |  RS232_PHY     |RS232top      |   242|
|5     |    Receiver    |RX_RS232      |    45|
|6     |    Shift       |ShiftRegister |    38|
|7     |    Transmitter |TX_RS232      |   148|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:52 . Memory (MB): peak = 1562.492 ; gain = 468.355
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 1562.492 ; gain = 586.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1574.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 1574.367 ; gain = 879.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.runs/synth_1/PICtop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PICtop_utilization_synth.rpt -pb PICtop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 01:41:54 2020...
