verilog xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_sys_ps7_0/sim/system_sys_ps7_0.v" \
"../../../bd/system/ip/system_sys_concat_intc_0/sim/system_sys_concat_intc_0.v" \
"../../../bd/system/ip/system_sys_logic_inv_0/sim/system_sys_logic_inv_0.v" \
"../../../bd/system/ipshared/4420/axi_sysid.v" \
"../../../bd/system/ipshared/common/up_axi.v" \
"../../../bd/system/ip/system_axi_sysid_0_0/sim/system_axi_sysid_0_0.v" \
"../../../bd/system/ipshared/2ee7/sysid_rom.v" \
"../../../bd/system/ip/system_rom_sys_0_0/sim/system_rom_sys_0_0.v" \
"../../../bd/system/ip/system_GND_1_0/sim/system_GND_1_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/common/ad_addsub.v" \
"../../../bd/system/ipshared/xilinx/common/ad_data_clk.v" \
"../../../bd/system/ipshared/xilinx/common/ad_data_in.v" \
"../../../bd/system/ipshared/xilinx/common/ad_data_out.v" \
"../../../bd/system/ipshared/common/ad_datafmt.v" \
"../../../bd/system/ipshared/xilinx/common/ad_dcfilter.v" \
"../../../bd/system/ipshared/common/ad_dds.v" \
"../../../bd/system/ipshared/common/ad_dds_1.v" \
"../../../bd/system/ipshared/common/ad_dds_2.v" \
"../../../bd/system/ipshared/common/ad_dds_cordic_pipe.v" \
"../../../bd/system/ipshared/common/ad_dds_sine.v" \
"../../../bd/system/ipshared/common/ad_dds_sine_cordic.v" \
"../../../bd/system/ipshared/common/ad_iqcor.v" \
"../../../bd/system/ipshared/xilinx/common/ad_mul.v" \
"../../../bd/system/ipshared/common/ad_pnmon.v" \
"../../../bd/system/ipshared/common/ad_pps_receiver.v" \
"../../../bd/system/ipshared/common/ad_rst.v" \
"../../../bd/system/ipshared/common/ad_tdd_control.v" \
"../../../bd/system/ipshared/dc36/xilinx/axi_ad9361_cmos_if.v" \
"../../../bd/system/ipshared/dc36/xilinx/axi_ad9361_lvds_if.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_rx.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_rx_channel.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_rx_pnmon.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_tdd.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_tdd_if.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_tx.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361_tx_channel.v" \
"../../../bd/system/ipshared/common/up_adc_channel.v" \
"../../../bd/system/ipshared/common/up_adc_common.v" \
"../../../bd/system/ipshared/common/up_clock_mon.v" \
"../../../bd/system/ipshared/common/up_dac_channel.v" \
"../../../bd/system/ipshared/common/up_dac_common.v" \
"../../../bd/system/ipshared/common/up_delay_cntrl.v" \
"../../../bd/system/ipshared/common/up_tdd_cntrl.v" \
"../../../bd/system/ipshared/common/up_xfer_cntrl.v" \
"../../../bd/system/ipshared/common/up_xfer_status.v" \
"../../../bd/system/ipshared/dc36/axi_ad9361.v" \
"../../../bd/system/ip/system_axi_ad9361_0/sim/system_axi_ad9361_0.v" \
"../../../bd/system/ipshared/common/util_pulse_gen.v" \
"../../../bd/system/ipshared/bfea/util_tdd_sync.v" \
"../../../bd/system/ip/system_util_ad9361_tdd_sync_0/sim/system_util_ad9361_tdd_sync_0.v" \
"../../../bd/system/ip/system_util_ad9361_divclk_sel_concat_0/sim/system_util_ad9361_divclk_sel_concat_0.v" \
"../../../bd/system/ip/system_util_ad9361_divclk_sel_0/sim/system_util_ad9361_divclk_sel_0.v" \
"../../../bd/system/common/ad_perfect_shuffle.v" \
"../../../bd/system/ipshared/util_pack_common/pack_ctrl.v" \
"../../../bd/system/ipshared/util_pack_common/pack_interconnect.v" \
"../../../bd/system/ipshared/util_pack_common/pack_network.v" \
"../../../bd/system/ipshared/util_pack_common/pack_shell.v" \
"../../../bd/system/ipshared/1a0a/util_cpack2_impl.v" \
"../../../bd/system/ipshared/1a0a/util_cpack2.v" \
"../../../bd/system/ip/system_util_ad9361_adc_pack_0/sim/system_util_ad9361_adc_pack_0.v" \
"../../../bd/system/ipshared/2b57/sync_bits.v" \
"../../../bd/system/ipshared/2b57/sync_data.v" \
"../../../bd/system/ipshared/2b57/sync_event.v" \
"../../../bd/system/ipshared/2b57/sync_gray.v" \
"../../../bd/system/ipshared/common/ad_mem.v" \
"../../../bd/system/ipshared/d07d/address_gray_pipelined.v" \
"../../../bd/system/ipshared/d07d/address_sync.v" \
"../../../bd/system/ipshared/d07d/util_axis_fifo.v" \

sv xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_ad9361_adc_dma_0/sim/system_axi_ad9361_adc_dma_0_pkg.sv" \

verilog xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ipshared/a45c/2d_transfer.v" \
"../../../bd/system/ipshared/common/ad_mem_asym.v" \
"../../../bd/system/ipshared/a45c/address_generator.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_burst_memory.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_regmap.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_regmap_request.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_reset_manager.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_resize_dest.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_resize_src.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_response_manager.v" \
"../../../bd/system/ipshared/a45c/axi_dmac_transfer.v" \
"../../../bd/system/ipshared/a45c/axi_register_slice.v" \
"../../../bd/system/ipshared/a45c/data_mover.v" \
"../../../bd/system/ipshared/a45c/dest_axi_mm.v" \
"../../../bd/system/ipshared/a45c/dest_axi_stream.v" \
"../../../bd/system/ipshared/a45c/dest_fifo_inf.v" \
"../../../bd/system/ipshared/a45c/request_arb.v" \
"../../../bd/system/ipshared/a45c/request_generator.v" \
"../../../bd/system/ipshared/a45c/response_generator.v" \
"../../../bd/system/ipshared/a45c/response_handler.v" \
"../../../bd/system/ipshared/a45c/splitter.v" \
"../../../bd/system/ipshared/a45c/src_axi_mm.v" \
"../../../bd/system/ipshared/a45c/src_axi_stream.v" \
"../../../bd/system/ipshared/a45c/src_fifo_inf.v" \
"../../../bd/system/ipshared/a45c/axi_dmac.v" \
"../../../bd/system/ip/system_axi_ad9361_adc_dma_0/sim/system_axi_ad9361_adc_dma_0.v" \
"../../../bd/system/ipshared/50d4/util_upack2_impl.v" \
"../../../bd/system/ipshared/50d4/util_upack2.v" \
"../../../bd/system/ip/system_util_ad9361_dac_upack_0/sim/system_util_ad9361_dac_upack_0.v" \

sv xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_ad9361_dac_dma_0/sim/system_axi_ad9361_dac_dma_0_pkg.sv" \

verilog xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_ad9361_dac_dma_0/sim/system_axi_ad9361_dac_dma_0.v" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/sim/bd_31bd.v" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_0/sim/bd_31bd_one_0.v" \

sv xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_2/sim/bd_31bd_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_3/sim/bd_31bd_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_4/sim/bd_31bd_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_5/sim/bd_31bd_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_6/sim/bd_31bd_sawn_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_7/sim/bd_31bd_swn_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_8/sim/bd_31bd_sbn_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_9/sim/bd_31bd_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_10/sim/bd_31bd_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/sim/system_axi_hp1_interconnect_0.v" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/sim/bd_c0fd.v" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_0/sim/bd_c0fd_one_0.v" \

sv xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_2/sim/bd_c0fd_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_3/sim/bd_c0fd_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_4/sim/bd_c0fd_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_5/sim/bd_c0fd_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_6/sim/bd_c0fd_sarn_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_7/sim/bd_c0fd_srn_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_8/sim/bd_c0fd_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_9/sim/bd_c0fd_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ip/system_sys_ps7_0" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/a45c" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../antsdr_ccbob_lvds.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/sim/system_axi_hp2_interconnect_0.v" \
"../../../bd/system/ipshared/62cc/axi_gpreg_clock_mon.v" \
"../../../bd/system/ipshared/62cc/axi_gpreg_io.v" \
"../../../bd/system/ipshared/62cc/axi_gpreg.v" \
"../../../bd/system/ip/system_axi_gpreg_0/sim/system_axi_gpreg_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_sync_gen_0_0/sim/system_sync_gen_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" \
"../../../bd/system/ip/system_ila_0_1/sim/system_ila_0_1.v" \
"../../../bd/system/ipshared/469c/hdl/axi_delay_counter_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/469c/hdl/delay_counter.v" \
"../../../bd/system/ipshared/469c/hdl/axi_delay_counter_v1_0.v" \
"../../../bd/system/ip/system_axi_delay_counter_0_0/sim/system_axi_delay_counter_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
