<?xml version="1.0" encoding="utf-8"?>
<FitData version="9.83" sku="LBG No Emulation" >
    <BuildSettings label="Build Settings">
        <BuildResults label="Image Build Settings">
            <BuildOutputFilename value="outimage.bin" label="Output Path" />
            <GenIntermediateFiles value="Yes" value_list="No,,Yes" label="Generate Intermediate Files" />
            <BootGrdWrn value="Yes" value_list="No,,Yes" label="Enable Boot Guard warning message at build time" />
            <PTTWrn value="Yes" value_list="No,,Yes" label="Enable Intel (R) Platform Trust Technology warning message at build time" />
            <RegionOrder value="3245671" label="Region Order" />
        </BuildResults>
        <PathVars label="Environment Variables">
            <WorkingDir value="." label="$WorkingDir" help_text="Path for environment variable $WorkingDir" />
            <SourceDir value="." label="$SourceDir" help_text="Path for environment variable $SourceDir" />
            <DestDir value="." label="$DestDir" help_text="Path for environment variable $DestDir" />
            <UserVar1 value="." label="$UserVar1" help_text="Path for environment variable $UserVar1" />
            <UserVar2 value="." label="$UserVar2" help_text="Path for environment variable $UserVar2" />
            <UserVar3 value="." label="$UserVar3" help_text="Path for environment variable $UserVar3" />
        </PathVars>
    </BuildSettings>
    <FlashLayout label="Flash Layout">
        <Regions>
            <DescriptorRegion label="Descriptor Region">
                <Length value="0" />
                <OemBinary value="" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel (R) FIT tool." />
            </DescriptorRegion>
            <GbeRegion label="GbE Region">
                <Length value="0" />
                <InputFile value="" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="GbE Region Enable" help_text="This option allows the user to enable or disable the Gigabit Ethernet Region." />
            </GbeRegion>
            <MeRegion label="Intel(R) ME Region">
                <Length value="0" />
                <InputFile value="" label="Intel(R) ME Binary File" help_text="This loads the Intel (R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." />
                <ChipsetInitBinary value="" label="Chipset Initialization Binary" help_text="This loads the Chipset Initialization binary that will be merged into the output image generated by the Intel (R) FIT tool. If specified, this will override the version contained in the Intel (R) ME binary." />
                <IntelTrcHubBinary value="" label="Intel (R) Trace Hub Binary" help_text="This loads the Intel (R) Trace Hub binary that will be merged into the output image generated by the Intel(R) FIT tool." />
            </MeRegion>
            <PdrRegion label="PDR Region">
                <Length value="0" />
                <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." />
            </PdrRegion>
            <EcRegion label="EC Region">
                <Length value="0" />
                <InputFile value="" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." />
                <EcRegionPointer value="" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." />
            </EcRegion>
            <FortParkRegion label="Fort Park GbE Region">
                <Length value="0" />
                <InputFile value="" label="Fort Park GbE Binary File" help_text="This loads the Fort Park GbE binary that will be merged into the output image generated by the Intel(R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="Fort Park GbE Region Enable" help_text="This option allows the user to enable or disable the Fort Park GbE Region." />
            </FortParkRegion>
            <FrtPrkUIRegion label="Fort Park Uplink Initialization ROM Region">
                <Length value="0" />
                <InputFile value="" label="Fort Park Uplink Initialization ROM Binary File" help_text="This loads the Fort Park Uplink Initialization ROM binary that will be merged into the output image generated by the Intel(R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="Fort Park Uplink Initialization ROM Enable" help_text="This option allows the user to enable or disable the Fort Park Uplink Initialization ROM Region." />
            </FrtPrkUIRegion>
            <BiosRegion label="BIOS Region">
                <Length value="0" />
                <InputFile value="" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." />
                <Enabled value="Disabled" value_list="Disabled,,Enabled" label="BIOS Region Enable" help_text="This option allows the user to enable or disable the Bios Region." />
            </BiosRegion>
        </Regions>
    </FlashLayout>
    <FlashSettings label="Flash Settings">
        <FlashComponents label="Flash Components">
            <NumberOfSpiComponents value="1" value_list="0,,1,,2" label="Number of Flash Components" help_text="This setting configures the total number of flash components for the platform.  Note: Choosing a selection of '0' parts will cause the Intel (R) FIT tool to build an output image containing only the Intel (R) ME region." />
            <FlashComponent1Size value="32MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 1 Size" help_text="This setting determines the size of Flash component 1 for the platform image." />
            <FlashComponent2Size value="8MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB,,64MB" label="Flash component 2 Size" help_text="This setting determines the size of Flash component 2 for the platform image.  Note: This setting is only applicable when the Number of Flash Components option is set to '2'." />
            <SpiVoltageSelect value="3.3 Volts" value_list="3.3 Volts,,1.8 Volts" label="SPI Voltage Select" help_text="This strap sets the internal control signal on the pad for either 1.8 or 3.3 V operation.  See Skylake H / LP SPI Programming guide for further details." />
            <SpiResumehldOffDelay value="8us" value_list="0us,,2us,,4us,,6us,,8us,,10us,,12us,,14us" label="Resume Holdoff Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction.  If a new pri_op is eligible to be issued prior to the end of this delay time then the pri_op is issued and the timer is re-initialized  to tRHD. 3-bit field encodes count with range 0-7. tRHD = count * 2us." />
            <SpiResumeSuspend value="SFDP Values" value_list="128us,,256us,,512us,,SFDP Values" label="Maximum write and erase Resume to Suspend intervals" />
        </FlashComponents>
        <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
            <HostCpuWriteAccess value="0xFFF" value_list="0xFFF,,0x09A,,0x00A,,0x08A,,0x01A" label="Host CPU / BIOS Write Access" help_text="This setting determines write access control for the BIOS region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
            <HostCpuReadAccess value="0xFFF" value_list="0xFFF,,0x09B,,0x00B,,0x08B,,0x01B" label="Host CPU / BIOS Read Access" help_text="This setting determines read access control for the BIOS region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
        </HostCpuBiosMasterAccess>
        <IntelMeMasterAccess label="Intel(R) ME Master Access">
            <MeWriteAccess value="0xFFF" value_list="0xFFF,,0x00C" label="Intel(R) ME Write Access" help_text="This setting determines write access control for the ME region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
            <MeReadAccess value="0xFFF" value_list="0xFFF,,0x00D" label="Intel(R) ME Read Access" help_text="This setting determines read access control for the ME region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
        </IntelMeMasterAccess>
        <GbeMasterAccess label="GbE Master Access">
            <GbeWriteAccess value="0xFFF" value_list="0xFFF,,0x008" label="GbE Write Access" help_text="This setting determines write access control for the Gigabit Ethernet Region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
            <GbeReadAccess value="0xFFF" value_list="0xFFF,,0x009" label="GbE Read Access" help_text="This setting determines read access control for the Gigabit Ethernet Region.  For further details on Region Access Control see Skylake H / LP SPI Programming guide." />
        </GbeMasterAccess>
        <FlashConfiguration label="Flash Configuration">
            <SpiDualIoReadEnable value="Yes" value_list="No,,Yes" label="Dual I/O Read Enabled" help_text="This setting allows customers to enable support for Dual I/O Read capabilities for flash components.  See Skylake H / LP SPI Programming guide for further details." />
            <SpiDualOutReadEnable value="Yes" value_list="No,,Yes" label="Dual Output Read Enabled" help_text="This setting allows customers to enable support for Dual Output Read capabilities for flash components.  See the Skylake H / LP SPI Programming guide." />
            <FastReadClockFreq value="30MHz" value_list="48MHz,,30MHz,,17MHz" label="Fast Read clock frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read.  See Skylake H / LP SPI Programming guide for further details." />
            <FastReadSupport value="Yes" value_list="No,,Yes" label="Fast Read supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting needs to be enabled when using Dual / Quad enabled components." />
            <InvalidInstruction0 value="0x21" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction1 value="0x42" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction2 value="0x60" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction3 value="0xAD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction4 value="0xB7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction5 value="0xB9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction6 value="0xC4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <InvalidInstruction7 value="0xC7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase.  See Skylake H / LP SPI Programming guide for further details.  Note: This setting should be set to '0' if there are no Invalid instructions." />
            <QuadIoReadEnable value="No" value_list="No,,Yes" label="Quad I/O Read Enabled" help_text="This setting allows customers to enable support for Quad I/O Read capabilities for flash components.  See Skylake H / LP SPI Programming guide for further details." />
            <QuadOutReadEnable value="No" value_list="No,,Yes" label="Quad Output Read Enabled" help_text="This setting allows customers to enable support for Quad Output Read capabilities for flash components.  See Skylake H / LP SPI Programming guide for further details." />
            <ReadIdAndReadStatClkFreq value="17MHz" value_list="48MHz,,30MHz,,17MHz" label="Read ID and Read Status clock frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status.  See Skylake H / LP SPI Programming guide for further details." />
            <WriteEraseClockFreq value="48MHz" value_list="48MHz,,30MHz,,17MHz" label="Write and Erase clock frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase.  See Skylake H / LP SPI Programming guide for further details." />
        </FlashConfiguration>
        <VsccTable label="VSCC Table">
            <VsccEntries label="VSCC Entries">
                <VsccEntry label="VSCC Entry">
                    <VsccEntryName value="25Q256FVFG" label="Part Name" help_text="This setting allows the OEM input a name designation for each flash component being used.  Note: This is a free form entry field it does not affect actual flash component operation." />
                    <VsccEntryVendorId value="0xEF" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash Component.  See Skylake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId0 value="0x40" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component.  See Skylake H / LP SPI Programming guide for further details." />
                    <VsccEntryDeviceId1 value="0x19" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component.  See Skylake H / LP SPI Programming guide for further details." />
                </VsccEntry>
            </VsccEntries>
        </VsccTable>
        <BiosConfiguration label="Bios Configuration">
            <TopSwapOverride value="1MB" value_list="64KB,,128KB,,256KB,,512KB,,1MB" label="Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PrrTopSwapOverride value="Yes" value_list="Yes,,No" label="Protected Range and Top Swap Override" help_text="Enables SPI Top Swap capability for larger BIOS Boot Block sizes and BIOS Protected SPI Address Ranges capabilities." />
        </BiosConfiguration>
    </FlashSettings>
    <IntelMeKernel label="Intel(R) ME Kernel">
        <DownSku label="Down SKU Configuration">
            <DownSkuConfiguration value="No Downgrade" value_list="No Downgrade,,Downgrade to 1G,,Downgrade to 2G" label="Down SKU Configuration" />
        </DownSku>
        <Processor label="Processor">
            <ProcEmulation value="No Emulation" value_list="No Emulation,,EMULATE Intel (R) vPro (TM) capable Processor,,EMULATE Intel (R) Core (TM) branded Processor,,EMULATE Intel (R) Celeron (R) branded Processor,,EMULATE Intel (R) Pentium (R) branded Processor,,EMULATE Intel (R) Xeon (R) branded Processor,,EMULATE Intel (R) Xeon (R) Manageability capable Processor" label="Processor Emulation" help_text="This setting determines processor type to be emulated on pre-production silicon." />
            <ProcMissingDetect value="No" value_list="No,,Yes" label="Missing Processor Detection Alert" help_text="This setting determines if missing processor detection is enabled on Desktop / Workstation platforms.  Note: This feature will only work if the platform has the appropriate glue logic present." />
        </Processor>
        <IntelMeFirmwareUpdate label="Intel (R) ME Firmware Update">
            <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." />
            <HideMEBxFwUpdCtrl value="No" value_list="No,,Yes" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." />
            <HmrfpoEnable value="Yes" value_list="No,,Yes" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." />
        </IntelMeFirmwareUpdate>
        <IntelServicesConfiguration label="Intel (R) Services Configuration">
            <OdmIDIntelServices value="0x00000000" label="ODM ID used by Intel(R) Services" help_text="This setting is for entering the ODM ID for Intel(R) Services to identify the ODM Board builder.  Note: This ID is either generated by or registered with Intel(R) Services Web servers." />
            <SysIntIdIntelServices value="0x00000000" label="System Integrator ID used by Intel(R) Services" help_text="This setting is for entering the System Integrator ID for Intel(R) Services to identify the System Integrator.  Note: This ID is either generated by or registered with Intel(R) Services Web servers." />
            <ReservedIdIntelServices value="0x00000000" label="Reserved ID used by Intel(R) Services" help_text="This setting is for entering the Reserved ID for Intel(R) Services currently not used." />
        </IntelServicesConfiguration>
        <ImageIdentification label="Image Identification">
            <OemTag value="0x00000000" label="OEM Tag" help_text="This is a free form 32bit field that allows the OEM to configure their own unique identifier in the firmware image." />
        </ImageIdentification>
        <MctpConfiguration label="MCTP Configuration">
            <MctpStackConfig value="0x920030" label="MCTP Stack Configuration" help_text="Defines the ME's 8-bits MCTP Endpoint IDs for each SMBus physical interface (SMBus, SMLink0 and SMLink1). These values are needed for FW to communicate with MCTP end points. For each of these 3 bytes, a value of 0x00 means not used, and values 0xFF or 0x01 - 0x07 or 0x20 - 0x2F are not allowed." />
            <MctpEspiEnabled value="No" value_list="No,,Yes" />
            <MctpDevicePortEc value="0x00" />
            <MctpDevicePortSio value="0x00" />
            <MctpDevicePortIsh value="0x00" />
            <MctpDevicePortBmc value="0x00" />
        </MctpConfiguration>
        <FirmwareDiagnostics label="Firmware Diagnostics">
            <FwAutoBist value="Disabled" value_list="Disabled,,Enabled" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." />
        </FirmwareDiagnostics>
        <PostManufacturingLock label="Post Manufacturing Lock">
            <NvarPostManUnLckd value="Yes" value_list="Yes,,No" label="Post Manufacturing NVAR Configuration Enabled" help_text="This setting determines if modifications to Customer configuable NVARs is to be allowed after close of manufacturing." />
        </PostManufacturingLock>
        <Reserved label="Reserved">
            <Reserved value="No" value_list="No,,Yes" />
        </Reserved>
    </IntelMeKernel>
    <IntelAmt label="Intel(R) AMT">
        <IntelAmtConfiguration label="Intel(R) AMT Configuration">
            <AmtSupported value="Yes" value_list="No,,Yes" label="Intel(R) AMT Supported" help_text="This setting allows customers to disable Intel(R) AMT on the platform and force the platform into Standard Manageability mode.  Note: This setting is only applies to Desktop and Workstation platforms." />
            <NetServicesSupported value="Yes" value_list="Yes,,No" label="Intel(R) ME Network Services Supported" help_text="This setting allows customers to enable / disable Intel(R) ME Network Services on the platform.  Note: If this setting is disabled Intel(R) AMT will also be disabled." />
            <MngAppSupported value="Yes" value_list="No,,Yes" label="Manageability Application Supported" help_text="This setting allows customers to permenantly disable Intel(R) AMT and Standard Manageability mode on the platform." />
            <MngAppPowerUpState value="Enabled" value_list="Disabled,,Enabled" label="Manageability Application initial power-up state" help_text="This setting allows customers to determine the power up state for Intel(R) AMT or Standard Manageability.  Note: If this setting is disabled Intel(R) AMT or Standard Manageability can still be re-enabled through the MEBx interface." />
            <AmtIdleTimeout value="0xFFFF" label="Intel(R) AMT Idle Timeout" help_text="This setting configures the idle timeout value before Intel(R) AMT enters into an off state." />
            <AmtWdAutoReset value="No" value_list="No,,Yes" label="Intel(R) AMT Watchdog Automatic Reset Enabled" help_text="This setting allows customers to enable the Intel (R) ME firmware to trigger an automatic platform reset if either the MEI or Agent Presence are in a hung state.  Note: This feature only allows one reset at a time when the watchdog expires.  After this feature has triggered a reset it must be re-armed for re-use via management console." />
        </IntelAmtConfiguration>
        <KvmConfiguration label="KVM Configuration">
            <KvmScreenBlnkEnable value="No" value_list="No,,Yes" label="Firmware KVM Screen Blanking" help_text="This setting enables KVM Screen blanking capabilities in the firmware image.  Note: This feature is dependent on processor level support." />
            <KvmSupported value="Yes" value_list="No,,Yes" label="KVM Redirection Supported" help_text="This setting allows customers to enable / disable the KVM Redirection capabilities of the firmware.  Note: If this setting have been set to disabled it cannot be re-enabled once the descriptor has been locked." />
        </KvmConfiguration>
        <ProvisioningConfiguration label="Provisioning Configuration">
            <EhbcEnable value="No" value_list="No,,Yes" label="Embedded Host Based Configuration Enabled" help_text="This setting allows customers to enable / disable Embedded Host Based Configuration.  Important: EHBC is primarily intended for use in embedded systems as it offers less user privacy/security protection than may be appropriate for business client systems." />
            <PkiDomainSuffix value="" label="PKI Domain Name Suffix" help_text="This setting allows OEMs to pre-configure the Domain Name Suffix used for PKI provisioning in their firmware image.  Note: For normal out-of- box provisioning functionality this setting should be left empty." />
            <OemCustomCert1 label="OEM Customizable Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert1>
            <OemCustomCert2 label="OEM Customizable Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert2>
            <OemCustomCert3 label="OEM Customizable Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 3.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." />
            </OemCustomCert3>
            <OemDefaultCert1 label="OEM Default Certificate 1">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 1." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 1.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert1>
            <OemDefaultCert2 label="OEM Default Certificate 2">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 2." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 2.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 2.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert2>
            <OemDefaultCert3 label="OEM Default Certificate 3">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 3." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 3.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 3.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert3>
            <OemDefaultCert4 label="OEM Default Certificate 4">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 4." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 4.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 4.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert4>
            <OemDefaultCert5 label="OEM Default Certificate 5">
                <CertActive value="No" value_list="No,,Yes" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 5." />
                <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 5.  Maximum of 32 characters." />
                <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 5.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." />
            </OemDefaultCert5>
        </ProvisioningConfiguration>
        <RedirectionConfiguration label="Redirection Configuration">
            <RedirectionLanguage value="English" label="Redirection Localized Language" help_text="This setting allows customers to configure which localized language will be used initially by firmware for user consent output information (Examples: may be displayed before SOL / KVM session starts)." />
            <RedirectionPrivSecLevel value="Default" value_list="Default,,Enhanced,,Extreme" label="Redirection Privacy / Security Level" help_text="This setting allows customers to configure the Privacy and Security level for redirection operations.  Default enables all redirection ports (User consent is configurable).  Enhanced enables all redirection ports (User consent is required and cannot be disabled).  Extreme disables all redirection capabilities." />
        </RedirectionConfiguration>
        <TlsConfiguration label="TLS Configuration">
            <TlsSupported value="Yes" value_list="No,,Yes" label="Transport Layer Security Supported" help_text="This setting allows customers to enable / disable firmware Transport Layer Security support.  Note: If this is disabled TLS will be permanently disabled in the firmware image." />
        </TlsConfiguration>
    </IntelAmt>
    <PlatformProtection label="Platform Protection">
        <ContentProtection label="Content Protection">
            <PavpSupported value="No" value_list="No,,Yes" label="PAVP Supported" help_text="This setting determines if the Protected Audio Video Path (PAVP) feature will be permanently disabled in the firmware image." />
            <Lspcon4kdisp value="None" value_list="None,,PortB,,PortC,,PortD" label="LSPCON Internal Display Port 1 - LSPCON / 4K" help_text="This setting determines which port for LSPCON will be connected to the HDCP 2.2 bridge adapter Display 1." />
            <Hdcp5kedisp1 value="None" value_list="None,,PortA,,PortB,,PortC,,PortD" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port is connected for 5K output on Internal Display 1.  Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
            <Hdcp5kedisp2 value="None" value_list="None,,PortA,,PortB,,PortC,,PortD" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port is connected for 5K output on Internal Display 2.  Note: Both Display 1 &amp; 2 need to be configured for proper operation." />
        </ContentProtection>
        <GraphicsuController label="Graphics uController">
            <GucHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="GuC Encryption Key" help_text="This option is for entering the raw hash 256 bit string for the Graphics uController." />
        </GraphicsuController>
        <KeyConfiguration label="Hash Key Configuration for Bootguard / ISH">
            <OemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="OEM Public Key Hash" help_text="This option is for entering the raw hash string for Boot Guard or ISH.  This 256-bit field represents the SHA-256 hash of the OEM public key corresponding to the private key used to sign the BIOS-SM for Bootguard or ISH firmware." />
        </KeyConfiguration>
        <BootGuardConfiguration label="Boot Guard Configuration">
            <BtGuardKeyManifestId value="0x0" label="Key Manifest ID" help_text="This option is for entering the hash of another public key, used by the ACM to verify the Boot Policy Manifest." />
            <BtGuardProfileConfig value="Boot Guard Profile 0 - No_FVME" value_list="Boot Guard Profile 0 - No_FVME,,Boot Guard Profile 3 - VM,,Boot Guard Profile 4 - FVE,,Boot Guard Profile 5 - FVME" label="Boot Guard Profile Configuration" help_text="This option configures the which Boot Guard Policy Profile will be used." />
            <BtGuardCpuDebugEnable value="Enabled" value_list="Enabled,,Disabled" label="CPU Debugging" help_text="When set to Enabled the CPU debugging capability probe mode is enabled.  When this field is set to Disabled it indicates CPU debugging capability probe mode is disabled and locked." />
            <BtGuardBspInitEnable value="Enabled" value_list="Enabled,,Disabled" label="BSP Initialization" help_text="This setting determines BSP behavior when it receives an INIT signal.  When set to 'Enabled', when BSP receives an INIT, BSP will signal an error to the BSS register and enter unrecoverable shutdown." />
        </BootGuardConfiguration>
        <IntelPttConfiguration label="Intel (R) PTT Configuration">
            <PttPwrUpState value="Disabled" value_list="Disabled,,Enabled" label="Intel(R) PTT initial power-up state" help_text="This setting determines if Intel(R) PTT is enabled on platform power-up." />
            <PttSupportedHw value="Yes" value_list="No,,Yes" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs.  Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." />
            <PttRtcClearDetect value="Enabled" value_list="Enabled,,Disabled" label="Intel(R) PTT RTC Clear Detection" help_text="This setting determines how the Intel(R) PTT will behave when RTC (CMOS) clear is triggered on the platform.  When Disabled Intel(R) PTT will bypass normal RTC clear behavior. Note: For designs where there is no Physical Coin Cell Battery, for backing up data stored in the RTC well, this setting should be set to 'Disabled'." />
        </IntelPttConfiguration>
        <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
            <SpiOverTpmClkFreq value="17MHz" value_list="17MHz,,30MHz,,40MHz" label="TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." />
            <SpiOverTpmBusEnable value="Yes" value_list="No,,Yes" label="TPM Over SPI Bus Enabled" help_text="This setting determines if TPM over SPI bus is enabled on the platform." />
        </TpmOverSpiBusConfiguration>
    </PlatformProtection>
    <Icc label="Integrated Clock Controller">
        <IccPolicies label="Integrated Clock Controller Policies">
            <RegisterLockPolicy value="0:Default" value_list="0:Default,,1:All Locked,,2:All Unlocked" label="Register Lock Policy" help_text="Policy applied to ICC Registers at EOP." />
            <BootProfile value="Profile 0" value_list="Profile 0" label="Boot Profile" help_text="Profile applied during each boot." />
            <FailsafeBootProfile value="Profile 0" value_list="Profile 0" label="Failsafe Boot Profile" help_text="Boot profile used when system instability is detected." />
            <ProfileChangeable value="true" value_list="true,,false" label="Profile Changeable" help_text="True = Allows user to change boot profile via BIOS menu or 3rd party application False = Prevents user from changing boot profile via BIOS or 3rd party application.  Note: When false, Failsafe Boot Profile must be the same as Boot Profile." />
            <Profiles>
                <Profile label="Profile">
                    <ProfileName value="Profile 0" label="Profile Name" help_text="Editable text string stored with the profile for easy identification." />
                    <ProfileType value="Standard" value_list="Standard" label="Profile Type" help_text="Specifies the profile template used when creating the profile.  Intel (R) ME image has to be loaded to enable other ICC profile settings." />
                </Profile>
            </Profiles>
        </IccPolicies>
    </Icc>
    <NetworkingConnectivity label="Networking &amp; Connectivity">
        <WiredLanConfiguration label="Wired LAN Configuration">
            <AuxWellPwrPolicy value="Yes" value_list="Yes,,No" label="Aux Well Power Policy" help_text="This setting determines if the AUX Well is powered down prior to MBB_RST# deassertion.  Set to 'Yes'  if GbE Legacy MAC/PHY is enabled, otherwise set to 'No'." />
            <GbeLgcyNvmSizeConfig value="8KB" value_list="4KB,,8KB,,74KB,,124KB,,128KB" label="GbE Legacy NVM Size Configuration" help_text="GbE Legacy NVM Space size indicated in multiples of 4KB. GbE Legacy NVM size may vary from 4KB to 128KB while 0 value means 4KB." />
            <GbeLgcyLcdSmbPhyEn value="Yes" value_list="No,,Yes" label="GbE Legacy LCD SMBus PHY Address Enabled" help_text="Set to 'Yes' if GbE Legacy MAC/PHY is enabled, otherwise set to 'No'" />
            <GbelgcyLcSmbAddrsEn value="Yes" value_list="No,,Yes" label="GbE Legacy LC SMBus Address Enabled" help_text="Set to 'Yes' if GbE Legacy MAC/PHY is enabled, otherwise set to 'No'" />
            <GbeSMLink3SmbFreq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="GbE SMLINK3 SMBus Frequency" help_text="The value of these bits determine the physical bus speed supported by the SMLink3 HW" />
            <GbeLgcyPhySmbAddrs value="0x24" label="GbE Legacy PHY SMBus Address" help_text="GbE Legacy PHY SMBus Address (address bits 5:0)" />
            <GbeLgcyMacSmbAddrs value="0x70" label="GbE Legacy MAC SMBus Address" help_text="GbE Legacy MAC SMBus Address" />
            <GbePhyPcieEnable value="Yes" value_list="No,,Yes" label="Intel(R) PHY over PCIe Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." />
            <GbeLgcySmbFreq value="1 MHz" value_list="100 KHz,,400 KHz,,1 MHz" label="GbE Legacy SMBus Frequency" help_text="This should always match the frequency of SMBus setting" />
            <GbeLgcyPhySmbAddrsMsb value="0x1" label="GbE Legacy PHY SMBus Address MSB (address bit 6)" help_text="MSB of GbE Legacy PHY SMBus address" />
            <GbePCIePortSelect value="PORT4" value_list="PORT3,,PORT4,,PORT5,,PORT8,,PORT11" label="GbE PCIe Port Select" help_text="This setting allows customers to configure the PCIe Port that will Intel(R) Integrated LAN will operate on." />
            <GbePHYSmbAddrs value="0x00000000" label="GbE PHY SMBus Address" help_text="This setting configures Intel(R) Integrated Wired LAN SMBus address to accept SMBus cycles from the MAC.  Note: Recommended setting is 64h." />
            <MELanPowerWell value="SLP_LAN#" value_list="Core Well,,SUS Well,,ME Well,,SLP_LAN#" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." />
            <LanPhyPwrCtrlGpd11Config value="LANPHYPC" value_list="GPD11,,LANPHYPC" label="LAN PHY Power Control GPD11 Signal Configuration" help_text="This setting allows the user to assign the LAN PHY Power Control signal to GbE or as GPD11.  Note: If using Intel(R) Integrated LAN this setting should be set to 'LANPHYPC'." />
            <GbeNvmValid value="Valid" value_list="Invalid,,Valid" label="NVM Descriptor Signature Valid" help_text="The LAN controller may read its configuration from the NVM only if VM is valid. Invalid NVM has the same impact on the default setting of the LAN controller as the NVM signature in the LAN space." />
            <LanPhyPwrUpTime value="100ms" value_list="100ms,,50ms" label="LAN PHY Power Up Time" help_text="This bit determines how long the delay for LAN PHY to power up after de-assertion of SLP_LAN#." />
            <LanEnable value="Enabled" value_list="Enabled,,Disabled" label="Intel(R) Integrated Wired LAN Enable" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." />
            <PhyConnected value="PHY on SMLink0" value_list="No PHY Connected,,PHY on SMBus,,PHY on SMLink0,,PHY on SMLink1" label="PHY Connection" help_text="This selects which SMBus network is used to connect GbE Legacy PHY to MAC/PCH." />
            <GbeLgcySMLink2SmbFreq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="GBE Legacy SMLink2 SMBus Frequency" help_text="The value of these bits determine the physical bus speed supported by the SMLink2 HW" />
            <PhyVendorId value="0x0" label="PHY Vendor ID" help_text="This nibble is the LSB[3:0] of the 4Byte Vendor Specific ID in the SMBus UDID string of the PHY." />
            <PhySMBUSAddress value="0x64" label="PHY SMBUS Address (PHY_SMB_ADDR)" help_text="The [7:1] SMBus address of PHY." />
        </WiredLanConfiguration>
        <WirelessLanConfiguration label="Wireless LAN Configuration">
            <MeClinkEnable value="No" value_list="No,,Yes" label="Intel (R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel (R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to 'Yes'." />
            <WlanUcode value="0x24F3 SNOWFIELD" label="WLAN Microcode" help_text="This setting allows OEMs to configure which Intel(R) Wireless LAN card microcode to load into the firmware image." />
            <MEWlanPowerWell value="SLP_WLAN#" value_list="Disabled,,Core Well || SLP_S3#,,Primary Well || SLP_SUS#,,ME Well || SLP_A#,,SLP_WLAN#" label="WLAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Wireless LAN.  Note: Recommended setting is SLP_WLAN#." />
            <SlpWlanGpd9Config value="GPD9" value_list="SLP_WLAN#,,GPD9" label="SLP_WLAN# / GPD9 Signal Configuration" help_text="This setting allows the user to assign the WLAN Power Control signal to WLAN or as GPD9.  Note: If using Intel(R) Wireless LAN this setting should be set to 'SLP_WLAN#'." />
        </WirelessLanConfiguration>
        <IntelNfcConfiguration label="Intel (R) NFC Configuration">
            <NfcEnable value="No" value_list="No,,Yes" label="Enable Near Field Communication" />
            <NfcSmbusAddress value="0x28-NXP" value_list="0x28-NXP,,0x29-NXP,,0x2A-NXP,,0x2B-NXP" label="NFC SMBus Address" />
        </IntelNfcConfiguration>
        <FortParkGbe label="Fort Park/10 GbE">
            <FpkGbeMacPhyEn value="Yes" value_list="No,,Yes" label="Fort Park(10 GbE MAC/PHY) Power-gate Enable" help_text="Enables or disables the Fort Park(10 GbE MAC/PHY)." />
        </FortParkGbe>
    </NetworkingConnectivity>
    <FlexIo label="Flex I/O">
        <ReferenceClockSource label="Reference Clock Source">
            <ReferenceClockSource value="Internal 100M" value_list="Internal 100M,,External 100M" label="Reference Clock Source" help_text="Use this setting to select between internal versus external clock reference modes." />
        </ReferenceClockSource>
        <IntelRstForPcieConfiguration label="Intel(R) RST for PCIe Configuration">
            <RstPCIe1C1Select value="x1" value_list="x1,,x2,,x4" label="Intel(R) RST for PCIe-C1 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S / H].  Note: This setting must match port configuration settings of Intel (R) RST for PCIe Controller 1 and PCIe Controller 3 [S / H]." />
            <RstPCIe1C2Select value="x1" value_list="x1,,x2,,x4" label="Intel(R) RST for PCIe-C2 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 2 [LP] or PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel (R) RST for PCIe Controller 2 and PCIe Controller 2 [LP] or PCIe Controller 6 [S / H]." />
            <RstPCIe1C3Select value="x1" value_list="x1,,x2,,x4" label="Intel(R) RST for PCIe-C3 Select x2 or x4" help_text="This is used to configure NAND Cycle routers for the Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [LP] or PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel (R) RST for PCIe Controller 3 and PCIe Controller 3 [LP] or PCIe Controller 5 [S / H]." />
            <RstPCIeController1 value="4x1" value_list="4x1,,2x2,,1x4" label="Intel(R) RST for PCIe Controller 1" help_text="This is used to configure PCIe Controller 1 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C1 Select x2 or x4 and PCIe Controller 3 [S / H]." />
            <RstPCIeController2 value="4x1" value_list="4x1,,2x2,,1x4" label="Intel(R) RST for PCIe Controller 2" help_text="This is used to configure PCIe Controller 2 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 2 [LP] or PCIe Controller 6 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C2 Select x2 or x4 and PCIe Controller 2 [LP] or PCIe Controller 6 [S / H]." />
            <RstPCIeController3 value="4x1" value_list="4x1,,2x2,,1x4" label="Intel(R) RST for PCIe Controller 3" help_text="This is used to configure PCIe Controller 3 for Intel(R) RST for PCIe interface as either x2 or x4 lane operation on PCIe Controller 3 [LP] or PCIe Controller 5 [S / H].  Note: This setting must match port configuration settings of Intel(R) RST for PCIe-C3 Select x2 or x4 and PCIe Controller 3 [LP] or PCIe Controller 5 [S / H]." />
            <PCIeCtrl3Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl3Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 3 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 3.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl4Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 4 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 4.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl4Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 4 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 4.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl4Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 4 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 4.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl4Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 4 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 4.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port1SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 1 SRIS Enabled" help_text="This is used to configure SRIS Port 1 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port2SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 2 SRIS Enabled" help_text="This is used to configure SRIS Port 2 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port3SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 3 SRIS Enabled" help_text="This is used to configure SRIS Port 3 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
            <PCIeCtrl5Port4SrisEnable value="No" value_list="No,,Yes" label="PCIe Controller 5 Port 4 SRIS Enabled" help_text="This is used to configure SRIS Port 4 for Intel(R) RST for PCIe on PCIe Controller 5.  Note: Configuration of this setting is only required if the NVM device will be connected external SATA Express cable." />
        </IntelRstForPcieConfiguration>
        <PcieLaneReversalConfiguration label="PCIe Lane Reversal Configuration">
            <PCIeCtrl1LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 1 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 1 to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl2LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 2 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 2 to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl3LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 3 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 3 to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl4LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 4 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 4 to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeCtrl5LnReversal value="No" value_list="No,,Yes" label="PCIe Controller 5 Lane Reversal Enabled" help_text="This setting allows the PCIe lanes on Controller 5 to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
        </PcieLaneReversalConfiguration>
        <PciePortConfiguration label="PCIe Port Configuration">
            <PCIeController1Config value="1x4" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeController2Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeController3Config value="2x2" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls PCIe Port configurations for PCIe Controller 3.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: For Skylake-LP Base U and Premium Y PCIe Controller 3 has only Port 9-10 and is limited to 1x2, 2x1 port configuration only.  For these platforms use only the 1x2, 2x1 and 2x2 settings for port configurations." />
            <PCIeController4Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 4 (Port 13-16)" help_text="This setting controls PCIe Port configurations for PCIe Controller 4.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <PCIeController5Config value="4x1" value_list="4x1,,1x2, 2x1,,2x2,,1x4" label="PCIe Controller 5 (Port 17-20)" help_text="This setting controls PCIe Port configurations for PCIe Controller 5.  For further details see Skylake H / LP Platform Controller Hub EDS." />
        </PciePortConfiguration>
        <PcieUpstreamPortMuxingX8 label="PCIe Upstream x8 Port Muxing">
            <Np8UplnkEnable value="Yes" value_list="No,,Yes" label="PCIe NP8 Uplink Enable" />
            <Np8UplnkMxlnkSpd value="Gen3" value_list="Gen1,,Gen2,,Gen3" label="PCIe NP8 Uplink Max Link Speed" />
            <Np8UplnkWidthDis value="No Restriction" value_list="No Restriction,,x4,,x8,,x4, x8" label="PCIe NP8 Uplink Widths Disable" />
            <Np8UplnkTxSwing value="Half TX Swing" value_list="Half TX Swing,,Full TX Swing" label="PCIe NP8 Uplink TX Swing" />
            <Np8UplnkDeemEn value="Disabled" value_list="Disabled,,Gen1,,Gen2,,Gen1, Gen2" label="PCIe NP8 Uplink Deemphasis Enable" />
            <Np8UplnkBiosInitSpdEn value="No" value_list="No,,Yes" label="PCIe NP8 Uplink BIOS Initial Speed Change Enable" />
            <Np8UplnkDwnlnkSel value="Downlink" value_list="Downlink,,Uplink" label="PCH PCIe NP8 choose between Downlink and Uplink" />
        </PcieUpstreamPortMuxingX8>
        <PcieUpstreamPortMuxingX16 label="PCIe Upstream x16 Port Muxing">
            <Np16UplnkEnable value="Yes" value_list="No,,Yes" label="PCH PCIe NP16 Uplink Enable" help_text="Enable/disable PCH PCI Express* NP16 Uplink Port" />
            <Np16UplnkMxlnkSpd value="Gen3" value_list="Gen1,,Gen2,,Gen3" label="PCH PCIe NP16 Uplink Max Link Speed" help_text="Maximum link speed for PCH PCI Express* NP16 Uplink Port" />
            <Np16UplnkWidthDis value="No Restriction" value_list="No Restriction,,x4,,x8,,x4, x8,,x16,,x4, x16,,x8, x16,,x4, x8, x16" label="PCH PCIe NP16 Uplink Widths Disable" help_text="Disable certain link width for PCH PCI Express* NP16 Uplink Port. The default value of 0x0 is to not constrain any link widths. This parameter allows the OEM to restrict certain link widths on Intel PCH SKUs which allow them." />
            <Np16UplnkTxSwing value="Half TX Swing" value_list="Half TX Swing,,Full TX Swing" label="PCH PCIe NP16 Uplink TX Swing" help_text="Enable half or full TX Swing for PCH PCI Express* NP16 Uplink Port" />
            <Np16UplnkDeemEn value="Disabled" value_list="Disabled,,Gen1,,Gen2,,Gen1, Gen2" label="PCH PCIe NP16 Uplink De-emphasis Enable" help_text="Enable/disable de-emphasis per Gen X speed mode for PCH PCI Express* NP16 Uplink Port" />
            <Np16UplnkBiosInitSpdEn value="No" value_list="No,,Yes" label="PCH PCIe NP16 Uplink BIOS Initial Speed Change Enable" help_text="Disable PCH PCI Express* NP16 Uplink BIOS Initial Speed Change. If disabled, BIOS cannot train the Speed of the lane other than the one it starts with,  block BIOS initial speed change from Gen1-&gt;higher speed after DL_Active assertion when set to Enabled" />
        </PcieUpstreamPortMuxingX16>
        <SataPcieComboPortConfiguration label="SATA / PCIe Combo Port Configuration">
            <SataPCIeComboPort0 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 12 or SATA Port 0.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort1 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 13 or SATA Port 1.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort2 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 14 or SATA Port 2.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort3 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 15 or SATA Port 3.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort4 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 4" help_text="This setting configures the PCIe port to operate as either PCIe Port 16 or SATA Port 4.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort5 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 5" help_text="This setting configures the PCIe port to operate as either PCIe Port 17 or SATA Port 5.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort6 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 6" help_text="This setting configures the PCIe port to operate as either PCIe Port 18 or SATA Port 6.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
            <SataPCIeComboPort7 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="SATA / PCIe Combo Port 7" help_text="This setting configures the PCIe port to operate as either PCIe Port 19 or SATA Port 7.   For further details on Flex I/O see  Louisberg  Platform Controller Hub EDS." />
        </SataPcieComboPortConfiguration>
        <SataPcieComboPortSelectPolarity label="SATA / PCIe Combo Port Select Polarity">
            <SataPCIePolSelComboPort0 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 0" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 0.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort1 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 1" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 1.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort2 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 2" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 2.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort3 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 3" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 3.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort4 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 4" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 4.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort5 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 5" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 5.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort6 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 6" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 6.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <SataPCIePolSelComboPort7 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select SATA / PCIe Combo Port 7" help_text="This setting is used to determine the native mode configuration for SATA / PCIe Combo Port 7.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
        </SataPcieComboPortSelectPolarity>
        <SSataPcieComboPortConfiguration label="sSATA / PCIe Combo Port Configuration">
            <SSataEnable value="Yes" value_list="Yes,,No" label="sSata Enable" help_text="This setting enables the sSATA interface." />
            <SSataPCIeComboPort0 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 6 or sSATA Port 0. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
            <SSataPCIeComboPort1 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 7 or sSATA Port 1. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
            <SSataPCIeComboPort2 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 8 or sSATA Port 2. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
            <SSataPCIeComboPort3 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 9 or sSATA Port 3. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
            <SSataPCIeComboPort4 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 4" help_text="This setting configures the PCIe port to operate as either PCIe Port 10 or sSATA Port 4. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
            <SSataPCIeComboPort5 value="SATA" value_list="SATA,,PCIe (or GbE),,GPIO" label="sSATA / PCIe Combo Port 5" help_text="This setting configures the PCIe port to operate as either PCIe Port 11 or sSATA Port 5. For further details on Flex I/O see Louisberg  Platform Controller Hub EDS." />
        </SSataPcieComboPortConfiguration>
        <SSataPcieComboPortSelectPolarity label="sSATA / PCIe Combo Port Select Polarity">
            <SSataPCIePolSelComboPort0 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 0" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 0." />
            <SSataPCIePolSelComboPort1 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 1" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 1." />
            <SSataPCIePolSelComboPort2 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 2" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 2." />
            <SSataPCIePolSelComboPort3 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 3" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 3." />
            <SSataPCIePolSelComboPort4 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 4" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 4." />
            <SSataPCIePolSelComboPort5 value="0 = PCIe" value_list="0 = PCIe,,0 = SATA" label="Polarity Select sSATA / PCIe Combo Port 5" help_text="This setting is used to determine the native mode configuration for sSATA / PCIe Combo Port 5." />
        </SSataPcieComboPortSelectPolarity>
        <Usb3PortConfiguration label="USB3 Port Configuration">
            <USB3PCIeComboPort0 value="PCIe (or GbE)" value_list="USB3,,PCIe (or GbE)" label="USB3 / PCIe Combo Port 0" help_text="This setting configures the PCIe port to operate as either PCIe Port 1 or USB3 Port 7.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <USB3PCIeComboPort1 value="PCIe (or GbE)" value_list="USB3,,PCIe (or GbE)" label="USB3 / PCIe Combo Port 1" help_text="This setting configures the PCIe port to operate as either PCIe Port 2 or USB3 Port 8.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <USB3PCIeComboPort2 value="PCIe (or GbE)" value_list="USB3,,PCIe (or GbE)" label="USB3 / PCIe Combo Port 2" help_text="This setting configures the PCIe port to operate as either PCIe Port 3 or USB3 Port 9.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <USB3PCIeComboPort3 value="PCIe (or GbE)" value_list="USB3,,PCIe (or GbE)" label="USB3 / PCIe Combo Port 3" help_text="This setting configures the PCIe port to operate as either PCIe Port 10 or USB3 Port 4.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
        </Usb3PortConfiguration>
        <XhciPortConfiguration label="XHCI Port Configuration">
            <XHCIPort1Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 1 Ownership" help_text="This setting configures USB3 Port 1 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <XHCIPort2Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 2 Ownership" help_text="This setting configures USB3 Port 2 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <XHCIPort3Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 3 Ownership" help_text="This setting configures USB3 Port 3 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <XHCIPort4Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 4 Ownership" help_text="This setting configures USB3 Port 4 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <XHCIPort5Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 5 Ownership" help_text="This setting configures USB3 Port 5 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
            <XHCIPort6Ownership value="XHCI" value_list="XHCI,,Non-XHCI" label="XHCI Port 6 Ownership" help_text="This setting configures USB3 Port 6 to operate as either XHCI or Non-XHCI.  For further details on Flex I/O see Skylake H / LP Platform Controller Hub EDS." />
        </XhciPortConfiguration>
    </FlexIo>
    <InternalPchBuses label="Internal PCH Buses">
        <OpiConfiguration label="OPI Configuration">
            <OpiLinkSpeed value="2 GT/s" value_list="2 GT/s,,4 GT/s" label="OPI Link Speed" help_text="This setting configures the OPI Link Speed.  For further details see Skylake PCH EDS." />
            <OpiLinkWidth value="4 Lanes" value_list="1 Lane,,2 Lanes,,4 Lanes,,8 Lanes" label="OPI Link Width" help_text="This setting configures the OPI Link Width.  For further details see Skylake PCH EDS." />
            <OpiLinkVoltage value="0.95 Volts" value_list="0.95 Volts,,0.85 Volts" label="OPI Link Voltage" help_text="This setting configures the OPI Link Voltage.  For further details see Skylake PCH EDS." />
        </OpiConfiguration>
        <DmiConfiguration label="DMI Configuration">
            <AllLaneHsioStagger value="Yes" value_list="No,,Yes" label="26 Lane HSIO Staggering" help_text="When set to Enable, it enables the staggering of all the lanes power up/down sequence." />
            <DmiEeppe value="No" value_list="No,,Yes" label="DMI End-to-End Parity Protection Enabled" />
            <DmiLaneReversal value="No" value_list="No,,Yes" label="DMI Lane Reversal" help_text="This setting allows the DMI Lane signals to be reversed.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <DmiReqIdEnable value="Yes" value_list="Yes,,No" label="DMI RequesterID Enabled" help_text="This setting is applicable for platforms that contain multiple processor sockets.  If multiple processors need to access Serial Flash then this needs to be set to 'No'.  If platform only has a single processor socket set this to 'Yes'." />
            <DmiTxSwing value="Full" value_list="Half,,Full" label="DMI TX Swing" help_text="Enables half or full TX Swing for DMI." />
            <DmiPciPortStagger value="Yes" value_list="No,,Yes" label="DMI Port Staggering" help_text="This setting configures DMI for Port Staggering.  For further details see Skylake H / LP Platform Controller Hub EDS." />
        </DmiConfiguration>
        <EspiConfiguration label="eSPI Configuration">
            <EspiEcBootEnable value="No" value_list="Yes,,No" label="eSPI / EC Boot Enabled" />
            <EspiEcBusfreq value="48MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Bus Frequency" />
            <EspiEcCrcCheckEnable value="No" value_list="Yes,,No" label="eSPI / EC CRC Check Enabled" />
            <EspiEcMaxOutReqMstrFlCh value="2" value_list="2,,1" label="eSPI / EC Max Outstanding Requests for Master Attached Flash Channel" />
            <EspiEcMaxPldSizeMstrFlCh value="64 bytes" value_list="64 bytes,,128 bytes,,256 bytes,,512 bytes,,1024 bytes,,2048 bytes,,4096 bytes" label="eSPI / EC Max Read Request Payload size for Master Attached Flash Channel" />
            <EspiEcMaxPldSizeOOBCh value="64 bytes" value_list="64 bytes,,128 bytes,,256 bytes,,512 bytes,,1024 bytes,,2048 bytes,,4096 bytes" label="eSPI / EC Max Read Request Payload size for OOB Channel" />
            <EspiEcMaxPldSizePeriphCh value="64 bytes" value_list="64 bytes,,128 bytes,,256 bytes,,512 bytes,,1024 bytes,,2048 bytes,,4096 bytes" label="eSPI / EC Max Read Request Payload size for Peripheral Channel" />
            <EspiEcMaxVirtualWireCh value="8" value_list="8,,4,,2,,1" label="eSPI / EC Max Virtual Wire Channels" />
            <EspiEcMaxIoMode value="Single" value_list="Single,,Single and Dual,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Maximum I/O Mode" />
            <EspiRespModEnable value="No" value_list="Yes,,No" label="eSPI / EC Response Modifiers Enable" />
            <EspiEcOobChEnable value="Yes" value_list="Yes,,No" label="eSPI / EC OOB Channel Enabled" />
            <EspiEcOobChRsSelect value="ME" value_list="ME,,IE" label="eSPI /EC OOB Channel Root Space (RS) select" />
            <EspiEcPeriphChEnable value="Yes" value_list="Yes,,No" label="eSPI / EC Peripheral Channel Enabled" />
            <EspiEcSlvDevMpsOOBChEn value="Disabled" value_list="Disabled,,Enabled" label="eSPI / EC Slave Device Max Read Request OOB Channel Enable" />
            <EspiEcSlvDevMpsOOBCh value="64 bytes" value_list="64 bytes,,128 bytes,,256 bytes,,512 bytes,,1024 bytes,,2048 bytes,,4096 bytes" label="eSPI / EC Slave Device Max Read Request Payload size for OOB Channel" />
            <EspiEcSlvDevMpsPeriphCh value="64 bytes" value_list="64 bytes,,128 bytes,,256 bytes,,512 bytes,,1024 bytes,,2048 bytes,,4096 bytes" label="eSPI / EC Slave Device Max Read Request Payload size for Peripheral Channel" />
            <EspiEcSlvDevOOBChEn value="Enabled" value_list="Enabled,,Disabled" label="eSPI / EC Slave Device OOB Channel Enabled" />
            <EspiEcSlvDevPeriphChEn value="Enabled" value_list="Enabled,,Disabled" label="eSPI / EC Slave Device Peripheral Channel Enabled" />
            <EspiEcSlvDevVWEn value="Enabled" value_list="Enabled,,Disabled" label="eSPI / EC Slave Device Virtual Wire Channel Enabled" />
            <EspiEcSlvDevCrcChkEn value="No" value_list="Yes,,No" label="eSPI / EC Slave Device CRC Check Enabled" />
            <EspiEcSlvDevMaxIoMode value="Single" value_list="Single,,Single and Dual,,Single and Quad,,Single, Dual and Quad" label="eSPI / EC Slave Device Maximum I/O Mode" />
            <EspiEcSlvDevBusfreq value="20MHz" value_list="20MHz,,24MHz,,30MHz,,48MHz,,60MHz" label="eSPI / EC Slave Device Bus Frequency" />
            <EspiEcSlvDevVwireCh value="8" value_list="8,,4,,2,,1" label="eSPI / EC Slave Device Max Virtual Wire Channels" />
            <EspiEcSlaveDevice value="Disabled" value_list="Disabled,,Enabled" label="eSPI / EC Slave Device Enabled" />
            <EspiEcSlvRespModEn value="No" value_list="Yes,,No" label="eSPI / EC Slave Response Modifiers Enable" />
            <EspiVlwWaEnable value="Disabled" value_list="Disabled,,Enabled" label="eSPI VLW Workaround Enable" help_text="Set to 'Enable' when eSPI used in Dual Slave Attached Flash mode.Set to 'Disable' when eSPI interface used in Master Attached Flash mode or Slave Attached Flash mode with only a single SPI Flash." />
        </EspiConfiguration>
        <PchTimerConfiguration label="PCH Timer Configuration">
            <CpuWrgdStWdTmEnable value="No" value_list="Yes,,No" label="CPUPWRGD Stretching WD Timer Enable" help_text="Timer runs while all of the following conditions are satisfied: SLP_S3# = 1, PCH_PWROK = 1, CPUPWRGD = 0. Typically, the timer stops once CPUPWRGD asserts." />
            <CpuWrgdCpuRstWdEnable value="No" value_list="Yes,,No" label="CPUPWRGD-to-CPURST# WD Timer Enable" />
            <SysPwrokSyncPoint value="SUS_STAT#" value_list="CPUPWRGD,,SUS_STAT#" label="SYS_PWROK Sync Point" help_text="Select whether SYS_PWROK is required prior to CPUPWRGD high or SUS_STAT# high." />
            <ThrmTripValidPoint value="PLTRST#" value_list="PLTRST#,,CPUPWRGD" label="Monitor THRMTRIP# Valid Point" help_text="Select whether THRMTRIP# is monitored at PLT_RST# deassertion or at CPUPWRGD assertion." />
            <EvaSignalEnable value="Yes" value_list="No,,Yes" label="EVA Signalling Enable" help_text="This setting indicates whether EVA signalling is enabled." />
            <SysPwrokFailDetectEnable value="Yes" value_list="Yes,,No" label="SYS_PWROK Failure Detection Enable" help_text="This setting indicates whether detection of SYS_PWROK failure should be detected." />
            <SysResetDbounceEnable value="Yes" value_list="Yes,,No" label="SYS_RESET# 16ms Debounce Enable" help_text="This setting enables the 16ms debounce logic on the SYS_RESET# input pin." />
            <PmcWdtimeout value="x1" value_list="x1,,x2,,x4,,x8,,x16,,x32,,x64,,Disable" label="PMC WatchDog Timer Timeout Setting" help_text="PMC FW sets up its watch dog timer with an interval of 16 seconds between timer timeouts. The multiplier straps are then used to multiply this 16 second interval to an increased timeout value up to a maximum of 255 seconds. Note that it takes a total of two PMC WDT timer expirations to result in the platform getting a global reset." />
            <PmSyncDownClkCtrl value="Falling" value_list="Rising,,Falling" label="PM_SYNC/PM_DOWN Clocking Control" help_text="This setting configures the PCH to transmit / receive 1 bit of data per 24MHz clock on either the rising or falling edge of the clock." />
            <ApwrokTiming value="2 ms" value_list="2 ms,,4 ms,,8 ms,,16 ms" label="APWROK Timing" help_text="This soft strap determines the time between the SLP_A# pin de-asserting and the APWROK timer expiration.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <t573TimingConfig value="50 ms" value_list="1 ms,,5 ms,,50 ms,,100 ms" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <t36TimerEnable value="Enabled" value_list="Disabled,,Enabled" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer.  When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted.  Note: The recommended setting is 'Disabled'." />
            <t1001TimingConfig value="10 ms" value_list="1 ms,,10 ms,,2 ms,,5 ms" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <TscClearWarmReset value="No" value_list="No,,Yes" label="Time Stamp Counter Clear on Warm Reset" help_text="When set to 'Yes' causes the PCH to clear the Time Stamp Counter when a Warm Reset is performed." />
        </PchTimerConfiguration>
        <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
            <SLink0AsdAddress value="0x0" label="SMLink0 ASD Address" help_text="This setting configures  the SMLink0 Alert Sending Device Address.  For details see Lewisburg SPI Programming guide further details." />
            <SLink0AsdEnable value="No" value_list="No,,Yes" label="SMLink0 ASD Address Enable" help_text="This setting enables / disables the SMLink0 Alert Sending Device.  For details see Lewisburg SPI Programming guide further details." />
            <SLink0GPTargetAddress value="0x0" label="SMLink0 GP Target Address" help_text="This setting configures  SMLink0 GP Target Address.  For further details  see Lewisburg Platform Controller Hub EDS." />
            <SLink0GPTargetEnable value="No" value_list="No,,Yes" label="SMLink0 GP Target Address Enable" help_text="This setting enables / disables SMLink0 GP Target Address interface.  For further details  see  Lewisburg Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink0I2cAddress value="0x2C" label="SMLink0 I2C Target Address" help_text="This setting configures  SMLink1 I2C Target Address.  For further details  see Lewisburg Platform Controller Hub EDS." />
            <SLink0I2cEnable value="Yes" value_list="No,,Yes" label="SMLink0 I2C Target Address Enable" help_text="This setting configures  SMLink1 I2C Target Address.  For further details  see Lewisburg Platform Controller Hub EDS." />
            <SLink1AsdAddress value="0x0" label="SMLink1 ASD Address" help_text="This setting configures  the SMLink1 Alert Sending Device Address.  For details see Lewisburg SPI Programming guide further details." />
            <SLink1AsdEnable value="No" value_list="No,,Yes" label="SMLink1 ASD Address Enable" help_text="This setting enables / disables the SMLink1 Alert Sending Device.  For details see Lewisburg SPI Programming guide further details." />
            <SLink2AsdAddress value="0x0" label="SMLink2 ASD Address" help_text="This setting configures  the SMLink2 Alert Sending Device Address.  For details see Lewisburg SPI Programming guide further details." />
            <SLink2AsdEnable value="No" value_list="No,,Yes" label="SMLink2 ASD Address Enable" help_text="This setting enables / disables the SMLink2 Alert Sending Device.  For details see Lewisburg SPI Programming guide further details." />
            <SLink3AsdAddress value="0x0" label="SMLink3 ASD Address" help_text="This setting configures  the SMLink3 Alert Sending Device Address.  For details see Lewisburg SPI Programming guide further details." />
            <SLink3AsdEnable value="No" value_list="No,,Yes" label="SMLink3 ASD Address Enable" help_text="This setting enables / disables the SMLink3 Alert Sending Device.  For details see Lewisburg SPI Programming guide further details." />
            <SLink4AsdAddress value="0x0" label="SMLink4 ASD Address" help_text="This setting configures  the SMLink4 Alert Sending Device Address.  For details see Lewisburg SPI Programming guide further details." />
            <SLink4AsdEnable value="No" value_list="No,,Yes" label="SMLink4 ASD Address Enable" help_text="This setting enables / disables the SMLink4 Alert Sending Device.  For details see Lewisburg SPI Programming guide further details." />
            <SMBusGPTargetAddress value="0x0" label="Intel (R) SMBus GP Target Address" help_text="This setting configures  Intel(R) SMBus GP Target Address.  For further details  see Skylake H / LP or Lewisburg Platform Controller Hub EDS." />
            <SMBusGPTargetEnable value="No" value_list="No,,Yes" label="Intel (R) SMBus GP Target Address Enable" help_text="This setting enables / disables Intel(R) SMBus GP Target Address interface.  For further details  see  Skylake H / LP Platform or Lewisburg Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SMBusAsdEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device.  For details see Skylake H / LP SPI Programming guide." />
            <SMBusAsdAddress value="0x00" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address.  For details see Skylake H / LP SPI Programming guide." />
            <SMBusI2cEnable value="Yes" value_list="No,,Yes" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address.  Note: This setting is only used for testing purposes.  The recommended setting is 'No'." />
            <SMBusI2cAddress value="0x48" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address.  Note: This setting is only used for testing purposes.  The recommended setting is '0x00'." />
            <SMBusHostTargetEnable value="No" value_list="No,,Yes" label="ME Host SMBUS Host SMBus Target Address Enable" help_text="If providing a General Purpose (GP) target address (for I2C block reads), then set this to 1, otherwise 0." />
            <SMBusMctpEnable value="No" value_list="No,,Yes" label="Intel(R) SMBus MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address.  Note: This setting is only used for testing purposes.  The recommended setting is 'No'." />
            <SMBusMctpAddress value="0x00" label="Intel(R) SMBus MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address.  Note: This setting is only used for testing purposes.  The default setting is '0x00'." />
            <SMBusAsfId value="0x00000000" label="Intel(R) SMBus Subsystem Vendor &amp; Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor &amp;amp; Device ID for ASF.  For details see Skylake H / LP SPI Programming guide." />
            <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="Intel(R) SMBus,,SMLink 0" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink0Enable value="Yes" value_list="No,,Yes" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: If using Intel(R) NFC this setting must be set to 'Yes'." />
            <SLink0freq value="1 MHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate.  Note: The recommended setting is '1 MHz'." />
            <SLink1Enable value="Yes" value_list="No,,Yes" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink1freq value="400 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate.  Note: The recommended setting is '100KHz'." />
            <SLink1GPTargetAddress value="0x00" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink1GPTargetEnable value="No" value_list="No,,Yes" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink1I2cAddress value="0x2E" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink1I2cEnable value="Yes" value_list="No,,Yes" label="SMLink1 I2C Target Address Enabled" help_text="This setting enables / disables the SMLink1 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink2freq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink2 Frequency" help_text="This setting determines the frequency at which the SMLink2 will operate.  Note: The recommended setting is '100KHz'." />
            <SLink2GPTargetAddress value="0x00" label="SMLink2 GP Target Address" help_text="This setting configures SMLink2 GP Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink2GPTargetEnable value="No" value_list="No,,Yes" label="SMLink2 GP Target Address Enabled" help_text="This setting enables / disables SMLink2 GP Target Address interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink2I2cAddress value="0x00" label="SMLink2 I2C Target Address" help_text="This setting configures SMLink2 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink2I2cEnable value="No" value_list="No,,Yes" label="SMLink2 I2C Target Address Enabled" help_text="This setting enables / disables the SMLink2 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink2MctpAddress value="0x00" label="SMLink2 MCTP Address" help_text="This setting configures the Intel(R) SMLink2 MCTP Address.  Note: This setting is only used for testing purposes.  The default setting is '0x00'." />
            <SLink2MctpEnable value="No" value_list="No,,Yes" label="SMLink2 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink2 MCTP Address.  Note: This setting is only used for testing purposes.  The recommended setting is 'No'." />
            <SLink3freq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink3 Frequency" help_text="This setting determines the frequency at which the SMLink3 will operate.  Note: The recommended setting is '100KHz'." />
            <SLink3GPTargetAddress value="0x00" label="SMLink3 GP Target Address" help_text="This setting configures SMLink3 GP Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink3GPTargetEnable value="No" value_list="No,,Yes" label="SMLink3 GP Target Address Enabled" help_text="This setting enables / disables SMLink3 GP Target Address interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink3I2cAddress value="0x00" label="SMLink3 I2C Target Address" help_text="This setting configures SMLink3 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink3I2cEnable value="No" value_list="No,,Yes" label="SMLink3 I2C Target Address Enabled" help_text="This setting enables / disables the SMLink3 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink3MctpAddress value="0x00" label="SMLink3 MCTP Address" help_text="This setting configures the Intel(R) SMLink3 MCTP Address.  Note: This setting is only used for testing purposes.  The default setting is '0x00'." />
            <SLink3MctpEnable value="No" value_list="No,,Yes" label="SMLink3 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink3 MCTP Address.  Note: This setting is only used for testing purposes.  The recommended setting is 'No'." />
            <SLink4freq value="100 KHz" value_list="100 KHz,,400 KHz,,1 MHz" label="SMLink4 Frequency" help_text="This setting determines the frequency at which the SMLink4 will operate.  Note: The recommended setting is '100KHz'." />
            <SLink4GPTargetAddress value="0x00" label="SMLink4 GP Target Address" help_text="This setting configures SMLink4 GP Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink4GPTargetEnable value="No" value_list="No,,Yes" label="SMLink4 GP Target Address Enabled" help_text="This setting enables / disables SMLink4 GP Target Address interface.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: This setting must be set to 'Yes' if using PCH / MCP Thermal reporting." />
            <SLink4I2cAddress value="0x00" label="SMLink4 I2C Target Address" help_text="This setting configures SMLink4 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink4I2cEnable value="No" value_list="No,,Yes" label="SMLink4 I2C Target Address Enabled" help_text="This setting enables / disables the SMLink4 I2C Target Address.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SLink4MctpAddress value="0x00" label="SMLink4 MCTP Address" help_text="This setting configures the Intel(R) SMLink4 MCTP Address.  Note: This setting is only used for testing purposes.  The default setting is '0x00'." />
            <SLink4MctpEnable value="No" value_list="No,,Yes" label="SMLink4 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink4 MCTP Address.  Note: This setting is only used for testing purposes.  The recommended setting is 'No'." />
        </SmbusSmlinkConfiguration>
    </InternalPchBuses>
    <Gpio label="GPIO">
        <MeFeaturePins label="ME Feature Pins">
            <NfcRst value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_G_8,,GPP_G_9,,GPP_G_10,,GPP_G_11,,GPP_G_12,,GPP_G_13,,GPP_G_14,,GPP_G_15,,GPP_G_16,,GPP_G_17,,GPP_G_18,,GPP_G_19,,GPP_G_20,,GPP_G_21,,GPP_G_22,,GPP_G_23,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="NFC Reset GPIO Select" help_text="NFC must be enabled in the Networking &amp; Connectivity section to configure this setting." />
            <NfcIrq value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_G_8,,GPP_G_9,,GPP_G_10,,GPP_G_11,,GPP_G_12,,GPP_G_13,,GPP_G_14,,GPP_G_15,,GPP_G_16,,GPP_G_17,,GPP_G_18,,GPP_G_19,,GPP_G_20,,GPP_G_21,,GPP_G_22,,GPP_G_23,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="NFC IRQ GPIO Select" help_text="NFC must be enabled in the Networking &amp; Connectivity section to configure this setting." />
            <FwUpdate value="None" value_list="None,,GPP_A_0,,GPP_A_1,,GPP_A_2,,GPP_A_3,,GPP_A_4,,GPP_A_5,,GPP_A_6,,GPP_A_7,,GPP_A_8,,GPP_A_9,,GPP_A_10,,GPP_A_11,,GPP_A_13,,GPP_A_14,,GPP_A_15,,GPP_A_16,,GPP_B_0,,GPP_B_1,,GPP_B_2,,GPP_B_3,,GPP_B_4,,GPP_B_5,,GPP_B_6,,GPP_B_7,,GPP_B_8,,GPP_B_9,,GPP_B_10,,GPP_B_11,,GPP_B_12,,GPP_B_13,,GPP_B_14,,GPP_B_15,,GPP_B_16,,GPP_B_17,,GPP_B_18,,GPP_B_19,,GPP_B_20,,GPP_B_21,,GPP_B_22,,GPP_B_23,,GPP_C_0,,GPP_C_1,,GPP_C_2,,GPP_C_3,,GPP_C_4,,GPP_C_5,,GPP_C_6,,GPP_C_7,,GPP_C_8,,GPP_C_9,,GPP_C_10,,GPP_C_11,,GPP_C_12,,GPP_C_13,,GPP_C_14,,GPP_C_15,,GPP_C_16,,GPP_C_17,,GPP_C_18,,GPP_C_19,,GPP_C_20,,GPP_C_21,,GPP_C_22,,GPP_C_23,,GPP_D_4,,GPP_D_5,,GPP_D_6,,GPP_D_7,,GPP_D_8,,GPP_D_9,,GPP_D_10,,GPP_D_11,,GPP_D_12,,GPP_D_13,,GPP_D_14,,GPP_D_15,,GPP_D_16,,GPP_D_17,,GPP_D_18,,GPP_D_19,,GPP_D_20,,GPP_D_23,,GPP_E_0,,GPP_E_1,,GPP_E_2,,GPP_E_3,,GPP_E_4,,GPP_E_5,,GPP_E_6,,GPP_E_7,,GPP_E_8,,GPP_E_9,,GPP_E_10,,GPP_E_11,,GPP_E_12,,GPP_F_0,,GPP_F_1,,GPP_F_2,,GPP_F_3,,GPP_F_4,,GPP_F_5,,GPP_F_6,,GPP_F_7,,GPP_F_8,,GPP_F_9,,GPP_F_10,,GPP_F_11,,GPP_F_12,,GPP_F_13,,GPP_F_14,,GPP_F_15,,GPP_F_16,,GPP_F_17,,GPP_F_18,,GPP_F_19,,GPP_F_20,,GPP_F_21,,GPP_F_22,,GPP_F_23,,GPP_G_0,,GPP_G_1,,GPP_G_2,,GPP_G_3,,GPP_G_4,,GPP_G_5,,GPP_G_6,,GPP_G_7,,GPP_G_8,,GPP_G_9,,GPP_G_10,,GPP_G_11,,GPP_G_12,,GPP_G_13,,GPP_G_14,,GPP_G_15,,GPP_G_16,,GPP_G_17,,GPP_G_18,,GPP_G_19,,GPP_G_20,,GPP_G_21,,GPP_G_22,,GPP_G_23,,GPP_H_0,,GPP_H_1,,GPP_H_2,,GPP_H_3,,GPP_H_4,,GPP_H_5,,GPP_H_6,,GPP_H_7,,GPP_H_8,,GPP_H_9,,GPP_H_10,,GPP_H_11,,GPP_H_12,,GPP_H_13,,GPP_H_14,,GPP_H_15,,GPP_H_16,,GPP_H_17,,GPP_H_18,,GPP_H_19,,GPP_H_20,,GPP_H_21,,GPP_H_22,,GPP_H_23,,GPP_I_0,,GPP_I_1,,GPP_I_2,,GPP_I_3,,GPP_I_4,,GPP_I_5,,GPP_I_6,,GPP_I_7,,GPP_I_8,,GPP_I_9,,GPP_I_10,,GPD_0,,GPD_1,,GPD_2,,GPD_3,,GPD_4,,GPD_5,,GPD_6,,GPD_7,,GPD_8,,GPD_9,,GPD_10,,GPD_11" label="NFC DFU GPIO Select" help_text="NFC must be enabled in the Networking &amp; Connectivity section to configure this setting." />
        </MeFeaturePins>
    </Gpio>
    <Power label="Power">
        <PlatformPower label="Platform Power">
            <SlpAGpd6Config value="SLP_A#" value_list="SLP_A#,,GPD6" label="SLP_A# / GPD6 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GPD6.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SlpS3Gpd4Config value="SLP_S3#" value_list="SLP_S3#,,GPD4" label="SLP_S3# / GPD4 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GPD4.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SlpS4Gpd5Config value="SLP_S4#" value_list="SLP_S4#,,GPD5" label="SLP_S4# / GPD5 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GPD5.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <SlpS5Gpd10Config value="SLP_S5#" value_list="SLP_S5#,,GPD10" label="SLP_S5# / GPD10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GPD10.  For further details see Skylake H / LP Platform Controller Hub EDS." />
            <UsbWakeGdp7Config value="USB2_WAKEOUT#" value_list="USB2_WAKEOUT#,,GDP7" label="USB_Wakeout# / GDP7 Signal Configuration" help_text="GPD7 pin, select between USB2_WAKEOUT# native function and GPIO GPD_7" />
            <SlpS0TunnelDis value="Disabled" value_list="Enabled,,Disabled" label="SLP_S0# Tunnel" help_text=" This setting Enables / Disables the tunneling of the SLP_S0# pin over ESPI to the EC when in ESPI mode." />
        </PlatformPower>
        <DeepSx label="Deep Sx">
            <DeepSxSupportEnable value="Yes" value_list="No,,Yes" label="Deep Sx Enabled" help_text="This setting enables / disables support for Deep Sx operation.  For further details see Skylake H / LP Platform Controller Hub EDS.  Note: Support for Deep Sx is board design dependent." />
        </DeepSx>
    </Power>
    <IntegratedSensorHub label="Integrated Sensor Hub">
        <IshSupported value="No" value_list="No,,Yes" label="Integrated Sensor Hub Supported" help_text="This setting allows customers to disable ISH on the platform." />
        <IshPowerUpState value="Disabled" value_list="Disabled,,Enabled" label="Integrated Sensor Hub Initial Power Up State" help_text="This setting allows customers to determine the power up state for ISH." />
        <IshSigningPolicy value="Intel" value_list="Intel,,OEM" label="Integrated Sensor Hub Signing Policy" help_text="This setting determines ISH signing will be checked against the Intel provisioned hash included in the base image or OEM public key hash provisioned on the platform." />
        <IshImage label="ISH Image">
            <Length value="0x40000" help_text="Total size (in bytes) of the ISH code partition including reserved space. It is recommended to be at least 256kb." />
            <InputFile value="" help_text="Path to your ISH firmware binary file." />
        </IshImage>
        <IshData label="ISH Data">
            <PdtBinary value="" label="PDT Binary File" help_text="Path to your PDT binary file" />
        </IshData>
    </IntegratedSensorHub>
    <Debug label="Debug">
        <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
            <DbgOverridePreProdSi value="0x00000000" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details." />
            <DbgOverrideProdSi value="0x0" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details." />
            <MERstCapCLRst1Enabled value="No" value_list="No,,Yes" label="Enable Intel(R) ME Reset Capture on CLR_RST#" help_text="This setting configures Intel(R) ME behavior when it resets during CL_RST#1.  Note: The recommended default for this setting is 'No'." />
            <MERomBypassEnable value="No" value_list="No,,Yes" label="Firmware ROM Bypass" help_text="This setting enables / disables firmware ROM bypass.  Note: This setting only has affect when the firmware being used has ROM Bypass code present." />
            <MeHostBootPrepEnable value="Yes" value_list="No,,Yes" label="ME FW Host Boot Preparation Enable" help_text="This is a debug bit and is always recommended to set to 'No'" />
        </IntelMeFirmwareDebuggingOverrides>
        <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
            <DciEnable value="No" value_list="No,,Yes" label="Direct Connect Interface (DCI) Enabled" help_text="This setting enables / disables the DCI interface used for Intel(R) Trace Hub debugging." />
        </DirectConnectInterfaceConfiguration>
        <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
            <RomTraceEmergencyModeEn value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace hub to send debug traces without target configuration from the Intel(R) System Studio tool. Note: When Intel(R) Trace Hub is enabled to send messages, it might prevent the system from entering deeper sleep states. This is intended for debug purposes only and should not be used in 'the' shipping configuration." />
            <RomTraceSoftEnable value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Soft Enable" help_text="When set to Yes, enables Intel(R) ME FW trace messages. Note: DCI needs to be enabled on the platform for Intel(R) Trace Hub messages to be captured." />
            <RomTraceDbgMsgsEnable value="No" value_list="No,,Yes" label="Intel(R) Trace Hub Debug Messages Enabled" help_text="Intel(R) Trace Hub Debug Messages Enabled - When set to Yes, enables Intel(R) PCH HW trace messages. Note: DCI needs to be enabled on the platform for Intel(R) Trace Hub messages to be captured." />
            <UnlockToken value="" label="Unlock Token" help_text="This allows the OEM to input an Unlock Token binary file for closed chassis debug." />
            <UnlockTokenKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="Unlock Token Key Hash" help_text="This allows the OEM to input the hash of the public key needed to verify an OEM Unlock Token. The hash is SHA256 (32-bytes) but will be truncated to the lower 8-bytes." />
        </IntelTraceHubTechnology>
        <Idlm label="IDLM">
            <IdlmFile value="" label="IDLM Binary" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT." />
        </Idlm>
        <PchIoFeatureOverrides>
            <DspEnable value="Yes" value_list="Yes,,No" label="DSP Enable" />
            <IccEnable value="Yes" value_list="Yes,,No" label="ICC Enable" help_text="Always enable ICC controller, even in external clock mode." />
            <PNCRBEnable value="Yes" value_list="Yes,,No" label="PNCRB Enable" />
            <Pncra1Enable value="Yes" value_list="Yes,,No" label="PNCRA1 Enable" />
            <Pncra2Enable value="Yes" value_list="Yes,,No" label="PNCRA2 Enable" />
            <Pncra3Enable value="Yes" value_list="Yes,,No" label="PNCRA3 Enable" />
            <RuAuxEnable value="Yes" value_list="Yes,,No" label="RUAUX Enable" />
            <RuMainEnable value="Yes" value_list="Yes,,No" label="RUMAIN Enable" />
            <SSataEnable value="Yes" value_list="Yes,,No" label="sSATA Enable" help_text="Disable or enable sSATA controller." />
            <SataEnable value="Yes" value_list="Yes,,No" label="SATA Enable" help_text="Disable or enable SATA controller." />
            <SpaEnable value="Yes" value_list="Yes,,No" label="SPA Enable" />
            <SpbEnable value="Yes" value_list="Yes,,No" label="SPB Enable" />
            <SpcEnable value="Yes" value_list="Yes,,No" label="SPC Enable" />
            <SpdEnable value="Yes" value_list="Yes,,No" label="SPD Enable" />
            <SpeEnable value="Yes" value_list="Yes,,No" label="SPE Enable" />
            <USB2Enable value="Yes" value_list="Yes,,No" label="USB2 Enable" />
            <VidEnable value="Yes" value_list="No,,Yes" label="VID Enable" help_text="This bit when set indicates that PMC FW should change the VID settings from the default as indicated by the fuses and PMIC_PRESENT soft strap." />
        </PchIoFeatureOverrides>
        <PlatformConfiguration>
            <EpocDataStrap value="0x0" label="EPOC Data Strap (EPOC_DATA_STRAP)" />
        </PlatformConfiguration>
    </Debug>
    <CpuStraps label="CPU Straps">
        <HyperThreadingDisable value="No" value_list="No,,Yes" label="Disable Hyperthreading" help_text="This setting controls enabling / disabling of Hyper threading.  Note: This strap is intended for debugging purposes only.  See BIOS Spec for more details on enabling / disabling Hyper threading." />
        <NumActiveCores value="All" value_list="All,,1,,2,,3,,4" label="Number of Active Cores" help_text="This setting controls the number of active processor cores.  Note: This strap is intended for debugging purposes only.  See BIOS Spec for more details on enabling / disabling processor cores." />
        <BistInit value="No" value_list="No,,Yes" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions.  Note: This strap is intended for debugging purposes only." />
        <FlexRatio value="0x0" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio.  Note: This strap is intended for debugging purposes only.  See BIOS Spec for more details on maximum processor non-turbo ratio configuration." />
        <CpuMaxFreqBoot value="Yes" value_list="No,,Yes" label="Processor Boot Max Frequency" help_text="This setting determines if the processor will operate at maximum frequency at power-on and boot.  Note: This strap is intended for debugging purposes only." />
        <JtagPwrDisable value="No - No JTAG Power on C10 and Lower" value_list="No - No JTAG Power on C10 and Lower,,Yes - JTAG Power on C10 and Lower" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states.  Note: This strap is intended for debugging purposes only." />
        <SaPowerPlaneTopology value="0x2" label="SA Power Plane Topology" help_text="This setting determines the SA power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <SaVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="SA VR Type" help_text="This setting determines the SA core domain VR type.  See Processor EDS for details." />
        <IaPowerPlaneTopology value="0x0" label="IA Power Plane Topology" help_text="This setting determines the IA power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <IaVrType value="SVID" value_list="SVID,,Fixed VR" label="IA Power Plane VR" help_text="This setting determines the IA core domain VR type.  See Processor EDS for details." />
        <RingPowerPlaneTopology value="0x0" label="Ring Power Plane Topology" help_text="This setting determines the Ring power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <RingVrType value="SVID" value_list="SVID,,Fixed VR" label="Ring VR Type" help_text="This setting determines the Ring domain VR type.  See Processor EDS for details." />
        <GtUsPowerPlaneTopology value="0x3" label="GT_US Power Plane Topology" help_text="This setting determines the GT Unslice power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <GtUsVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_US VR Type" help_text="This setting determines the GT Unslice domain VR type.  See Processor EDS for details." />
        <GtSPowerPlaneTopology value="0x1" label="GT_S Power Plane Topology" help_text="This setting determines the GT slice power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <GtSVrType value="SVID" value_list="SVID,,Fixed VR" label="GT_S VR Type" help_text="This setting determines the GT slice domain VR type.  See Processor EDS for details." />
        <SvidPresence value="SVID Present" value_list="SVID Present,,SVID Not Present" label="SVID Presence" help_text="This setting determine if SVID rails are present on the platform.  See Processor EDS for details." />
        <PlatformImonDisable value="0x1" label="Platform IMON Disable" help_text="This strap should be left at the recommended default setting." />
        <EopioPowerPlaneTopology value="0x5" label="eOPIO Power Plane Topology" help_text="This setting determines the eOPIO power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <EopioVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="eOPIO VR Type" help_text="This setting determines the eOPIO domain VR type.  See Processor EDS for details." />
        <EdramPowerPlaneTopology value="0x4" label="EDRAM Power Plane Topology" help_text="This setting determines the EDRAM power plane topology.  See Processor EDS for details.  Note: This strap should be left at the recommended default setting." />
        <EdramVrType value="Fixed VR" value_list="SVID,,Fixed VR" label="EDRAM VR Type" help_text="This setting determines the EDRAM domain VR type.  See Processor EDS for details." />
        <SeKeyMode value="0" value_list="0,,1" label="SE Key Mode" help_text="Note: This strap should be left at the recommended default setting." />
    </CpuStraps>
</FitData>
