

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_VITIS_LOOP_208_1'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.496 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  65.552 us|  65.552 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      66|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       31|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       31|     102|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_89_p2   |         +|   0|  0|  21|          14|           1|
    |add_ln210_fu_95_p2   |         +|   0|  0|  21|          14|          14|
    |icmp_ln208_fu_83_p2  |      icmp|   0|  0|  22|          14|          15|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          43|          32|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   14|         28|
    |j_fu_38                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_38                  |  14|   0|   14|          0|
    |zext_ln210_1_reg_121     |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   81|         50|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|zext_ln210             |   in|   14|     ap_none|                            zext_ln210|        scalar|
|indata_address0        |  out|   14|   ap_memory|                                indata|         array|
|indata_ce0             |  out|    1|   ap_memory|                                indata|         array|
|indata_q0              |   in|    8|   ap_memory|                                indata|         array|
|local_indata_address0  |  out|   14|   ap_memory|                          local_indata|         array|
|local_indata_ce0       |  out|    1|   ap_memory|                          local_indata|         array|
|local_indata_we0       |  out|    1|   ap_memory|                          local_indata|         array|
|local_indata_d0        |  out|    8|   ap_memory|                          local_indata|         array|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln210_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln210"   --->   Operation 7 'read' 'zext_ln210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln202 = store i14 0, i14 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 8 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i14 %j" [data/benchmarks/sha/sha.c:210]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln208 = icmp_eq  i14 %j_1, i14 8192" [data/benchmarks/sha/sha.c:208]   --->   Operation 11 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln208 = add i14 %j_1, i14 1" [data/benchmarks/sha/sha.c:208]   --->   Operation 12 'add' 'add_ln208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %for.inc.split, void %for.inc10.exitStub" [data/benchmarks/sha/sha.c:208]   --->   Operation 13 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln210 = add i14 %zext_ln210_read, i14 %j_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 14 'add' 'add_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i14 %add_ln210" [data/benchmarks/sha/sha.c:210]   --->   Operation 15 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i8 %indata, i64 0, i64 %zext_ln210_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 16 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 17 'load' 'indata_load' <Predicate = (!icmp_ln208)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln202 = store i14 %add_ln208, i14 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 18 'store' 'store_ln202' <Predicate = (!icmp_ln208)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%local_indata_addr = getelementptr i8 %local_indata, i64 0, i64 %zext_ln210_1" [data/benchmarks/sha/sha.c:210]   --->   Operation 19 'getelementptr' 'local_indata_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [data/benchmarks/sha/sha.c:202]   --->   Operation 20 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [data/benchmarks/sha/sha.c:209]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/sha/sha.c:208]   --->   Operation 22 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 23 'load' 'indata_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%store_ln210 = store i8 %indata_load, i14 %local_indata_addr" [data/benchmarks/sha/sha.c:210]   --->   Operation 24 'store' 'store_ln210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc" [data/benchmarks/sha/sha.c:208]   --->   Operation 25 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln210]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
zext_ln210_read         (read             ) [ 000]
store_ln202             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
j_1                     (load             ) [ 000]
icmp_ln208              (icmp             ) [ 010]
add_ln208               (add              ) [ 000]
br_ln208                (br               ) [ 000]
add_ln210               (add              ) [ 000]
zext_ln210_1            (zext             ) [ 011]
indata_addr             (getelementptr    ) [ 011]
store_ln202             (store            ) [ 000]
local_indata_addr       (getelementptr    ) [ 000]
specpipeline_ln202      (specpipeline     ) [ 000]
speclooptripcount_ln209 (speclooptripcount) [ 000]
specloopname_ln208      (specloopname     ) [ 000]
indata_load             (load             ) [ 000]
store_ln210             (store            ) [ 000]
br_ln208                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln210">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_indata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="zext_ln210_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="14" slack="0"/>
<pin id="44" dir="0" index="1" bw="14" slack="0"/>
<pin id="45" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln210_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indata_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="local_indata_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="14" slack="1"/>
<pin id="65" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_indata_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln210_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln202_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="14" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_1_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln208_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="14" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln208_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln210_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="14" slack="0"/>
<pin id="98" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln210_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln202_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="111" class="1005" name="j_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="121" class="1005" name="zext_ln210_1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln210_1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indata_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="1"/>
<pin id="128" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="42" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="80" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="110"><net_src comp="89" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="38" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="124"><net_src comp="101" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="129"><net_src comp="48" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indata | {}
	Port: local_indata | {2 }
 - Input state : 
	Port: sha_stream_Pipeline_VITIS_LOOP_208_1 : zext_ln210 | {1 }
	Port: sha_stream_Pipeline_VITIS_LOOP_208_1 : indata | {1 2 }
	Port: sha_stream_Pipeline_VITIS_LOOP_208_1 : local_indata | {}
  - Chain level:
	State 1
		store_ln202 : 1
		j_1 : 1
		icmp_ln208 : 2
		add_ln208 : 2
		br_ln208 : 3
		add_ln210 : 2
		zext_ln210_1 : 3
		indata_addr : 4
		indata_load : 5
		store_ln202 : 3
	State 2
		store_ln210 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln208_fu_89      |    0    |    21   |
|          |       add_ln210_fu_95      |    0    |    21   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln208_fu_83      |    0    |    21   |
|----------|----------------------------|---------|---------|
|   read   | zext_ln210_read_read_fu_42 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln210_1_fu_101    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    63   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| indata_addr_reg_126|   14   |
|      j_reg_111     |   14   |
|zext_ln210_1_reg_121|   64   |
+--------------------+--------+
|        Total       |   92   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   92   |   72   |
+-----------+--------+--------+--------+
