

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Mon Nov 10 23:02:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      396|      396|  3.960 us|  3.960 us|  397|  397|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65  |FIR_HLS_Pipeline_VITIS_LOOP_20_1  |      393|      393|  3.930 us|  3.930 us|  391|  391|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     2|      52|     135|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      62|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     2|      73|     236|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65  |FIR_HLS_Pipeline_VITIS_LOOP_20_1  |        1|   1|  52|  130|    0|
    |mul_16s_10s_25_1_1_U6                       |mul_16s_10s_25_1_1                |        0|   1|   0|    5|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                  |        1|   2|  52|  135|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_accu_FIR_U  |H_accu_FIR_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   392|   32|     1|        12544|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_87_p2  |         +|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |H_accu_FIR_address0   |   9|          2|    9|         18|
    |H_accu_FIR_ce0        |   9|          2|    1|          2|
    |ap_NS_fsm             |  26|          5|    1|          5|
    |input_r_TDATA_blk_n   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  62|         13|   13|         29|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg  |   1|   0|    1|          0|
    |x_n_reg_104                                              |  16|   0|   16|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  21|   0|   21|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

