|delay
clk => clk.IN1
rst_n => delay_8x[0]~reg0.ACLR
rst_n => delay_8x[1]~reg0.ACLR
rst_n => delay_8x[2]~reg0.ACLR
rst_n => delay_8x[3]~reg0.ACLR
rst_n => delay_8x[4]~reg0.ACLR
rst_n => delay_8x[5]~reg0.ACLR
rst_n => delay_8x[6]~reg0.ACLR
rst_n => delay_8x[7]~reg0.ACLR
rst_n => delay_8x[8]~reg0.ACLR
rst_n => delay_8x[9]~reg0.ACLR
rst_n => delay_1x[0].ACLR
rst_n => delay_1x[1].ACLR
rst_n => delay_1x[2].ACLR
rst_n => delay_1x[3].ACLR
rst_n => delay_1x[4].ACLR
rst_n => delay_1x[5].ACLR
rst_n => delay_1x[6].ACLR
rst_n => delay_1x[7].ACLR
rst_n => delay_1x[8].ACLR
rst_n => delay_1x[9].ACLR
rst_n => delay_2x[0].ACLR
rst_n => delay_2x[1].ACLR
rst_n => delay_2x[2].ACLR
rst_n => delay_2x[3].ACLR
rst_n => delay_2x[4].ACLR
rst_n => delay_2x[5].ACLR
rst_n => delay_2x[6].ACLR
rst_n => delay_2x[7].ACLR
rst_n => delay_2x[8].ACLR
rst_n => delay_2x[9].ACLR
rst_n => delay_3x[0].ACLR
rst_n => delay_3x[1].ACLR
rst_n => delay_3x[2].ACLR
rst_n => delay_3x[3].ACLR
rst_n => delay_3x[4].ACLR
rst_n => delay_3x[5].ACLR
rst_n => delay_3x[6].ACLR
rst_n => delay_3x[7].ACLR
rst_n => delay_3x[8].ACLR
rst_n => delay_3x[9].ACLR
rst_n => delay_4x[0].ACLR
rst_n => delay_4x[1].ACLR
rst_n => delay_4x[2].ACLR
rst_n => delay_4x[3].ACLR
rst_n => delay_4x[4].ACLR
rst_n => delay_4x[5].ACLR
rst_n => delay_4x[6].ACLR
rst_n => delay_4x[7].ACLR
rst_n => delay_4x[8].ACLR
rst_n => delay_4x[9].ACLR
rst_n => delay_5x[0].ACLR
rst_n => delay_5x[1].ACLR
rst_n => delay_5x[2].ACLR
rst_n => delay_5x[3].ACLR
rst_n => delay_5x[4].ACLR
rst_n => delay_5x[5].ACLR
rst_n => delay_5x[6].ACLR
rst_n => delay_5x[7].ACLR
rst_n => delay_5x[8].ACLR
rst_n => delay_5x[9].ACLR
rst_n => delay_6x[0].ACLR
rst_n => delay_6x[1].ACLR
rst_n => delay_6x[2].ACLR
rst_n => delay_6x[3].ACLR
rst_n => delay_6x[4].ACLR
rst_n => delay_6x[5].ACLR
rst_n => delay_6x[6].ACLR
rst_n => delay_6x[7].ACLR
rst_n => delay_6x[8].ACLR
rst_n => delay_6x[9].ACLR
rst_n => delay_7x[0].ACLR
rst_n => delay_7x[1].ACLR
rst_n => delay_7x[2].ACLR
rst_n => delay_7x[3].ACLR
rst_n => delay_7x[4].ACLR
rst_n => delay_7x[5].ACLR
rst_n => delay_7x[6].ACLR
rst_n => delay_7x[7].ACLR
rst_n => delay_7x[8].ACLR
rst_n => delay_7x[9].ACLR
per_clken => per_clken.IN1
aclr => aclr.IN1
gauss_A_in[0] => gauss_A_in[0].IN1
gauss_A_in[1] => gauss_A_in[1].IN1
gauss_A_in[2] => gauss_A_in[2].IN1
gauss_A_in[3] => gauss_A_in[3].IN1
gauss_A_in[4] => gauss_A_in[4].IN1
gauss_A_in[5] => gauss_A_in[5].IN1
gauss_A_in[6] => gauss_A_in[6].IN1
gauss_A_in[7] => gauss_A_in[7].IN1
gauss_A_in[8] => gauss_A_in[8].IN1
gauss_A_in[9] => gauss_A_in[9].IN1
delay_8x[0] <= delay_8x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[1] <= delay_8x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[2] <= delay_8x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[3] <= delay_8x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[4] <= delay_8x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[5] <= delay_8x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[6] <= delay_8x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[7] <= delay_8x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[8] <= delay_8x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_8x[9] <= delay_8x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|delay|line_buffer_test:linebuffer0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|delay|line_buffer_test:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


