{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536053599397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536053599397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 11:33:19 2018 " "Processing started: Tue Sep 04 11:33:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536053599397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536053599397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b4_ripple_adder -c b4_ripple_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off b4_ripple_adder -c b4_ripple_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536053599397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536053599865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioural " "Found design unit 1: full_adder-behavioural" {  } { { "full_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600396 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536053600396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b4_ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b4_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b4_ripple_adder-structral_b4_ripple_adder " "Found design unit 1: b4_ripple_adder-structral_b4_ripple_adder" {  } { { "b4_ripple_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/b4_ripple_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""} { "Info" "ISGN_ENTITY_NAME" "1 b4_ripple_adder " "Found entity 1: b4_ripple_adder" {  } { { "b4_ripple_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/b4_ripple_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_b4_ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_b4_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_b4_ripple_adder-behavioural " "Found design unit 1: tb_b4_ripple_adder-behavioural" {  } { { "tb_b4_ripple_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/tb_b4_ripple_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_b4_ripple_adder " "Found entity 1: tb_b4_ripple_adder" {  } { { "tb_b4_ripple_adder.vhd" "" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/tb_b4_ripple_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536053600411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b4_ripple_adder " "Elaborating entity \"b4_ripple_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536053600442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA0\"" {  } { { "b4_ripple_adder.vhd" "FA0" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/b4_ripple_adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536053600458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536053600583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 11:33:20 2018 " "Processing ended: Tue Sep 04 11:33:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536053600583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536053600583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536053600583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536053600583 ""}
