// Seed: 3255797634
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  wire id_3;
  wire id_4;
  parameter id_5 = -1'b0;
  parameter id_6 = 1;
  uwire id_7 = (-1);
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_7 = 0;
  logic id_8;
  assign id_8 = 1;
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    input  tri   id_2
);
  assign id_0 = id_2;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
