

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul  7 14:42:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.933 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2929|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      156|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      156|     3003|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_2_no_dsp_1_U79  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln34_1_fu_172_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_2_fu_198_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln34_3_fu_204_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_4_fu_284_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_5_fu_235_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_6_fu_241_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_7_fu_267_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln34_8_fu_273_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_9_fu_294_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_fu_166_p2      |         +|   0|  0|   19|           8|           8|
    |add_ln510_2_fu_464_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_340_p2     |         +|   0|  0|   19|          12|          11|
    |grp_fu_140_p2           |         -|   0|  0|   71|          64|          64|
    |sub_ln1311_6_fu_478_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_354_p2    |         -|   0|  0|   18|          10|          11|
    |ap_return               |       and|   0|  0|    2|           1|           1|
    |icmp_ln34_1_fu_546_p2   |      icmp|   0|  0|   29|          64|           7|
    |icmp_ln34_fu_422_p2     |      icmp|   0|  0|   29|          64|           7|
    |r_V_17_fu_504_p2        |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_380_p2           |      lshr|   0|  0|  591|         169|         169|
    |ush_6_fu_488_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_364_p3           |    select|   0|  0|   12|           1|          12|
    |val_6_fu_538_p3         |    select|   0|  0|   63|           1|          64|
    |val_fu_414_p3           |    select|   0|  0|   63|           1|          64|
    |r_V_16_fu_386_p2        |       shl|   0|  0|  591|         169|         169|
    |r_V_18_fu_510_p2        |       shl|   0|  0|  591|         169|         169|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2929|        1040|        1043|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |grp_fu_137_p0            |  14|          3|   64|        192|
    |wsp1_2_address0          |  14|          3|   15|         45|
    |wsp1_2_address1          |  14|          3|   15|         45|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   97|        289|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln34_2_reg_557           |  11|   0|   15|          4|
    |add_ln34_7_reg_567           |  11|   0|   15|          4|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |icmp_ln34_reg_597            |   1|   0|    1|          0|
    |sub_ln34_1_reg_592           |  64|   0|   64|          0|
    |sub_ln34_reg_587             |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 156|   0|  164|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp1_2_address0  |  out|   15|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce0       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q0        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1_2_address1  |  out|   15|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce1       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q1        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1             |   in|    5|     ap_none|                      wsp1|        scalar|
|wsp11            |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2             |   in|    5|     ap_none|                      wsp2|        scalar|
|wsp25            |   in|    3|     ap_none|                     wsp25|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

