# do rest_reg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fan_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fan_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fan_comps
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fa.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture conc of fa
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/rest_reg_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/rest_reg_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package rest_reg_comps
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/fan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fan_comps
# -- Compiling entity fan
# -- Compiling architecture param of fan
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/rest_reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/rest_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package rest_reg_comps
# -- Compiling entity rest_reg
# -- Compiling architecture modular of rest_reg
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:55:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rest_reg_vhd_tst
# -- Compiling architecture rest_reg_arch of rest_reg_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(91): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(95): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(104): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_con_reg/simulation/modelsim/rest_reg.vht(106): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:55:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  rest_reg_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" rest_reg_vhd_tst 
# Start time: 16:55:43 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rest_reg_vhd_tst(rest_reg_arch)
# Loading work.rest_reg_comps
# Loading work.rest_reg(modular)
# Loading work.fan_comps
# Loading work.fan(param)
# Loading work.fa(conc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 60 ns
# End time: 17:06:31 on May 10,2021, Elapsed time: 0:10:48
# Errors: 0, Warnings: 0
