

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Fri May  4 18:45:39 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6841|  6841|  6841|  6841|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                |                      |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module        | min | max | min | max |   Type   |
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_dataflow_in_loop_con_fu_72  |dataflow_in_loop_con  |  854|  854|  855|  855| dataflow |
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label19  |  6840|  6840|       856|          -|          -|     8|    no    |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond54_i_i)
3 --> 
	2  / (!exitcond54_i_i)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %0"

 <State 2> : 1.74ns
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%filter_0_i_i = phi i4 [ 0, %codeRepl ], [ %filter, %codeRepl19 ]"
ST_2 : Operation 6 [1/1] (1.30ns)   --->   "%exitcond54_i_i = icmp eq i4 %filter_0_i_i, -8" [nnet/solution1/nnet.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [21 x i8]* @dataflow_parent_loop, i4 %filter_0_i_i, i4 -8)" [nnet/solution1/nnet.cpp:20]
ST_2 : Operation 9 [1/1] (1.73ns)   --->   "%filter = add i4 %filter_0_i_i, 1" [nnet/solution1/nnet.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %exitcond54_i_i, label %conv_layer1_.exit, label %codeRepl19" [nnet/solution1/nnet.cpp:20]
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_con(i4 %filter_0_i_i, [6728 x i24]* %output_V)" [nnet/solution1/nnet.cpp:20]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:37]

 <State 3> : 0.00ns
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str) nounwind" [nnet/solution1/nnet.cpp:21]
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_con(i4 %filter_0_i_i, [6728 x i24]* %output_V)" [nnet/solution1/nnet.cpp:20]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "br label %0" [nnet/solution1/nnet.cpp:20]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4     (br                  ) [ 0111]
filter_0_i_i   (phi                 ) [ 0011]
exitcond54_i_i (icmp                ) [ 0011]
empty          (speclooptripcount   ) [ 0000]
StgValue_8     (specdataflowpipeline) [ 0000]
filter         (add                 ) [ 0111]
StgValue_10    (br                  ) [ 0000]
StgValue_12    (ret                 ) [ 0000]
StgValue_13    (specloopname        ) [ 0000]
StgValue_14    (call                ) [ 0000]
StgValue_15    (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer1_weights_31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer1_weights_29">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer1_weights_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_layer1_weights_25">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_layer1_weights_23">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_layer1_weights_21">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_layer1_weights_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_weights_17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer1_weights_15">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer1_weights_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer1_weights_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer1_weights_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer1_weights_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer1_weights_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer1_weights_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="image_V_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_con"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1005" name="filter_0_i_i_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="1"/>
<pin id="62" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="filter_0_i_i_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_0_i_i/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_dataflow_in_loop_con_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="0" index="2" bw="24" slack="0"/>
<pin id="76" dir="0" index="3" bw="19" slack="0"/>
<pin id="77" dir="0" index="4" bw="19" slack="0"/>
<pin id="78" dir="0" index="5" bw="19" slack="0"/>
<pin id="79" dir="0" index="6" bw="19" slack="0"/>
<pin id="80" dir="0" index="7" bw="19" slack="0"/>
<pin id="81" dir="0" index="8" bw="19" slack="0"/>
<pin id="82" dir="0" index="9" bw="19" slack="0"/>
<pin id="83" dir="0" index="10" bw="19" slack="0"/>
<pin id="84" dir="0" index="11" bw="19" slack="0"/>
<pin id="85" dir="0" index="12" bw="19" slack="0"/>
<pin id="86" dir="0" index="13" bw="19" slack="0"/>
<pin id="87" dir="0" index="14" bw="19" slack="0"/>
<pin id="88" dir="0" index="15" bw="19" slack="0"/>
<pin id="89" dir="0" index="16" bw="19" slack="0"/>
<pin id="90" dir="0" index="17" bw="19" slack="0"/>
<pin id="91" dir="0" index="18" bw="19" slack="0"/>
<pin id="92" dir="0" index="19" bw="21" slack="0"/>
<pin id="93" dir="0" index="20" bw="20" slack="0"/>
<pin id="94" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond54_i_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond54_i_i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="filter_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="exitcond54_i_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond54_i_i "/>
</bind>
</comp>

<comp id="132" class="1005" name="filter_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filter "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="64" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="95"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="96"><net_src comp="64" pin="4"/><net_sink comp="72" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="72" pin=10"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="72" pin=11"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="72" pin=12"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="72" pin=13"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="72" pin=14"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="72" pin=15"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="72" pin=16"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="72" pin=17"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="72" pin=18"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="72" pin=19"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="72" pin=20"/></net>

<net id="120"><net_src comp="64" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="64" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="116" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {2 3 }
 - Input state : 
	Port: conv_layer1 : conv_layer1_weights_31 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_29 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_27 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_25 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_23 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_21 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_19 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_17 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_15 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_13 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_11 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_9 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_7 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_5 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_3 | {2 3 }
	Port: conv_layer1 : conv_layer1_weights_1 | {2 3 }
	Port: conv_layer1 : conv_layer1_bias_V | {2 3 }
	Port: conv_layer1 : image_V_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond54_i_i : 1
		StgValue_8 : 1
		filter : 1
		StgValue_10 : 2
		StgValue_11 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_con_fu_72 |    17   |  61.915 |   2082  |   1345  |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |          filter_fu_122         |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |      exitcond54_i_i_fu_116     |    0    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    17   |  61.915 |   2082  |   1367  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|exitcond54_i_i_reg_128|    1   |
|  filter_0_i_i_reg_60 |    4   |
|    filter_reg_132    |    4   |
+----------------------+--------+
|         Total        |    9   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| filter_0_i_i_reg_60 |  p0  |   2  |   4  |    8   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |    8   ||  1.769  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |   61   |  2082  |  1367  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   63   |  2091  |  1376  |
+-----------+--------+--------+--------+--------+
