<profile>

<section name = "Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21'" level="0">
<item name = "Date">Wed Sep 28 12:36:37 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">sysArray_complex</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 1.736 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 54.000 ns, 54.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_41_1_VITIS_LOOP_42_2">16, 16, 1, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_1_fu_278_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln41_fu_252_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln42_fu_311_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln41_fu_246_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln42_fu_264_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="select_ln41_1_fu_284_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln41_fu_270_p3">select, 0, 0, 3, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten7_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 3, 6</column>
<column name="c_fu_62">9, 2, 3, 6</column>
<column name="indvar_flatten7_fu_70">9, 2, 5, 10</column>
<column name="r_fu_66">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c_fu_62">3, 0, 3, 0</column>
<column name="indvar_flatten7_fu_70">5, 0, 5, 0</column>
<column name="r_fu_66">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21, return value</column>
<column name="pe_array_pe_a_pass_0_address0">out, 2, ap_memory, pe_array_pe_a_pass_0, array</column>
<column name="pe_array_pe_a_pass_0_ce0">out, 1, ap_memory, pe_array_pe_a_pass_0, array</column>
<column name="pe_array_pe_a_pass_0_we0">out, 1, ap_memory, pe_array_pe_a_pass_0, array</column>
<column name="pe_array_pe_a_pass_0_d0">out, 32, ap_memory, pe_array_pe_a_pass_0, array</column>
<column name="pe_array_pe_a_pass_1_address0">out, 2, ap_memory, pe_array_pe_a_pass_1, array</column>
<column name="pe_array_pe_a_pass_1_ce0">out, 1, ap_memory, pe_array_pe_a_pass_1, array</column>
<column name="pe_array_pe_a_pass_1_we0">out, 1, ap_memory, pe_array_pe_a_pass_1, array</column>
<column name="pe_array_pe_a_pass_1_d0">out, 32, ap_memory, pe_array_pe_a_pass_1, array</column>
<column name="pe_array_pe_a_pass_2_address0">out, 2, ap_memory, pe_array_pe_a_pass_2, array</column>
<column name="pe_array_pe_a_pass_2_ce0">out, 1, ap_memory, pe_array_pe_a_pass_2, array</column>
<column name="pe_array_pe_a_pass_2_we0">out, 1, ap_memory, pe_array_pe_a_pass_2, array</column>
<column name="pe_array_pe_a_pass_2_d0">out, 32, ap_memory, pe_array_pe_a_pass_2, array</column>
<column name="pe_array_pe_a_pass_3_address0">out, 2, ap_memory, pe_array_pe_a_pass_3, array</column>
<column name="pe_array_pe_a_pass_3_ce0">out, 1, ap_memory, pe_array_pe_a_pass_3, array</column>
<column name="pe_array_pe_a_pass_3_we0">out, 1, ap_memory, pe_array_pe_a_pass_3, array</column>
<column name="pe_array_pe_a_pass_3_d0">out, 32, ap_memory, pe_array_pe_a_pass_3, array</column>
<column name="pe_array_pe_b_pass_0_address0">out, 2, ap_memory, pe_array_pe_b_pass_0, array</column>
<column name="pe_array_pe_b_pass_0_ce0">out, 1, ap_memory, pe_array_pe_b_pass_0, array</column>
<column name="pe_array_pe_b_pass_0_we0">out, 1, ap_memory, pe_array_pe_b_pass_0, array</column>
<column name="pe_array_pe_b_pass_0_d0">out, 32, ap_memory, pe_array_pe_b_pass_0, array</column>
<column name="pe_array_pe_b_pass_1_address0">out, 2, ap_memory, pe_array_pe_b_pass_1, array</column>
<column name="pe_array_pe_b_pass_1_ce0">out, 1, ap_memory, pe_array_pe_b_pass_1, array</column>
<column name="pe_array_pe_b_pass_1_we0">out, 1, ap_memory, pe_array_pe_b_pass_1, array</column>
<column name="pe_array_pe_b_pass_1_d0">out, 32, ap_memory, pe_array_pe_b_pass_1, array</column>
<column name="pe_array_pe_b_pass_2_address0">out, 2, ap_memory, pe_array_pe_b_pass_2, array</column>
<column name="pe_array_pe_b_pass_2_ce0">out, 1, ap_memory, pe_array_pe_b_pass_2, array</column>
<column name="pe_array_pe_b_pass_2_we0">out, 1, ap_memory, pe_array_pe_b_pass_2, array</column>
<column name="pe_array_pe_b_pass_2_d0">out, 32, ap_memory, pe_array_pe_b_pass_2, array</column>
<column name="pe_array_pe_val_0_address0">out, 2, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_ce0">out, 1, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_we0">out, 1, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_d0">out, 32, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_1_address0">out, 2, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_ce0">out, 1, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_we0">out, 1, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_d0">out, 32, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_2_address0">out, 2, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_ce0">out, 1, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_we0">out, 1, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_d0">out, 32, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_3_address0">out, 2, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_ce0">out, 1, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_we0">out, 1, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_d0">out, 32, ap_memory, pe_array_pe_val_3, array</column>
</table>
</item>
</section>
</profile>
