// Seed: 2243310937
task id_5(input int id_4);
  output [1 : id_3] id_0;
  integer [id_5 : id_3] id_2;
  begin
    id_1[id_4 : 1] <= (id_5);
  end
endtask
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4
    , id_7,
    input logic id_5,
    output id_6
);
  reg id_8;
  assign id_6 = 1;
  always @(1) begin
    id_8 <= 'b0;
  end
  type_18(
      id_6, 1, 1'h0
  );
  always @(negedge 1 or 1) begin
    if (1) begin
      id_1 = 1;
      id_2 = id_0;
    end
  end
  uwire id_9;
  assign id_9[1] = 1;
  logic id_10;
  type_21 id_11 (
      .id_0 (1'b0),
      .id_1 (1'b0),
      .id_2 (id_3),
      .id_3 (),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1'b0),
      .id_7 (),
      .id_8 (id_8),
      .id_9 (1),
      .id_10(1),
      .id_11(1)
  );
  logic id_12 = 1;
  logic id_13, id_14;
endmodule
