
Projekt_AS_HAL2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08008978  08008978  00018978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008a94  08008a94  00018a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008a98  08008a98  00018a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b0  20000000  08008a9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002630  200000b0  08008b4c  000200b0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200026e0  08008b4c  000226e0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001e479  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003808  00000000  00000000  0003e559  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010c8  00000000  00000000  00041d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f58  00000000  00000000  00042e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000086be  00000000  00000000  00043d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000050b9  00000000  00000000  0004c446  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000514ff  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000045cc  00000000  00000000  0005157c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008960 	.word	0x08008960

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	08008960 	.word	0x08008960

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	4603      	mov	r3, r0
 800027a:	81fb      	strh	r3, [r7, #14]
 800027c:	460b      	mov	r3, r1
 800027e:	81bb      	strh	r3, [r7, #12]
 8000280:	4613      	mov	r3, r2
 8000282:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000284:	2300      	movs	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000288:	f000 fc96 	bl	8000bb8 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 800028c:	89fb      	ldrh	r3, [r7, #14]
 800028e:	b2db      	uxtb	r3, r3
 8000290:	2201      	movs	r2, #1
 8000292:	2102      	movs	r1, #2
 8000294:	4618      	mov	r0, r3
 8000296:	f000 fb01 	bl	800089c <CODEC_IO_Write>
 800029a:	4603      	mov	r3, r0
 800029c:	461a      	mov	r2, r3
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	4413      	add	r3, r2
 80002a2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	2b03      	cmp	r3, #3
 80002aa:	d81b      	bhi.n	80002e4 <cs43l22_Init+0x74>
 80002ac:	a201      	add	r2, pc, #4	; (adr r2, 80002b4 <cs43l22_Init+0x44>)
 80002ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b2:	bf00      	nop
 80002b4:	080002c5 	.word	0x080002c5
 80002b8:	080002cd 	.word	0x080002cd
 80002bc:	080002d5 	.word	0x080002d5
 80002c0:	080002dd 	.word	0x080002dd
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80002c4:	4b5b      	ldr	r3, [pc, #364]	; (8000434 <cs43l22_Init+0x1c4>)
 80002c6:	22fa      	movs	r2, #250	; 0xfa
 80002c8:	701a      	strb	r2, [r3, #0]
    break;
 80002ca:	e00f      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80002cc:	4b59      	ldr	r3, [pc, #356]	; (8000434 <cs43l22_Init+0x1c4>)
 80002ce:	22af      	movs	r2, #175	; 0xaf
 80002d0:	701a      	strb	r2, [r3, #0]
    break;
 80002d2:	e00b      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80002d4:	4b57      	ldr	r3, [pc, #348]	; (8000434 <cs43l22_Init+0x1c4>)
 80002d6:	22aa      	movs	r2, #170	; 0xaa
 80002d8:	701a      	strb	r2, [r3, #0]
    break;
 80002da:	e007      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80002dc:	4b55      	ldr	r3, [pc, #340]	; (8000434 <cs43l22_Init+0x1c4>)
 80002de:	2205      	movs	r2, #5
 80002e0:	701a      	strb	r2, [r3, #0]
    break;    
 80002e2:	e003      	b.n	80002ec <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80002e4:	4b53      	ldr	r3, [pc, #332]	; (8000434 <cs43l22_Init+0x1c4>)
 80002e6:	2205      	movs	r2, #5
 80002e8:	701a      	strb	r2, [r3, #0]
    break;    
 80002ea:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80002ec:	89fb      	ldrh	r3, [r7, #14]
 80002ee:	b2d8      	uxtb	r0, r3
 80002f0:	4b50      	ldr	r3, [pc, #320]	; (8000434 <cs43l22_Init+0x1c4>)
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	461a      	mov	r2, r3
 80002f8:	2104      	movs	r1, #4
 80002fa:	f000 facf 	bl	800089c <CODEC_IO_Write>
 80002fe:	4603      	mov	r3, r0
 8000300:	461a      	mov	r2, r3
 8000302:	697b      	ldr	r3, [r7, #20]
 8000304:	4413      	add	r3, r2
 8000306:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000308:	89fb      	ldrh	r3, [r7, #14]
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2281      	movs	r2, #129	; 0x81
 800030e:	2105      	movs	r1, #5
 8000310:	4618      	mov	r0, r3
 8000312:	f000 fac3 	bl	800089c <CODEC_IO_Write>
 8000316:	4603      	mov	r3, r0
 8000318:	461a      	mov	r2, r3
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	4413      	add	r3, r2
 800031e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000320:	89fb      	ldrh	r3, [r7, #14]
 8000322:	b2db      	uxtb	r3, r3
 8000324:	2204      	movs	r2, #4
 8000326:	2106      	movs	r1, #6
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fab7 	bl	800089c <CODEC_IO_Write>
 800032e:	4603      	mov	r3, r0
 8000330:	461a      	mov	r2, r3
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	4413      	add	r3, r2
 8000336:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000338:	7afa      	ldrb	r2, [r7, #11]
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	4611      	mov	r1, r2
 800033e:	4618      	mov	r0, r3
 8000340:	f000 f964 	bl	800060c <cs43l22_SetVolume>
 8000344:	4602      	mov	r2, r0
 8000346:	697b      	ldr	r3, [r7, #20]
 8000348:	4413      	add	r3, r2
 800034a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800034c:	89bb      	ldrh	r3, [r7, #12]
 800034e:	2b02      	cmp	r3, #2
 8000350:	d023      	beq.n	800039a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000352:	89fb      	ldrh	r3, [r7, #14]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2206      	movs	r2, #6
 8000358:	210f      	movs	r1, #15
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fa9e 	bl	800089c <CODEC_IO_Write>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	4413      	add	r3, r2
 8000368:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800036a:	89fb      	ldrh	r3, [r7, #14]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	2200      	movs	r2, #0
 8000370:	2124      	movs	r1, #36	; 0x24
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fa92 	bl	800089c <CODEC_IO_Write>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4413      	add	r3, r2
 8000380:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000382:	89fb      	ldrh	r3, [r7, #14]
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2200      	movs	r2, #0
 8000388:	2125      	movs	r1, #37	; 0x25
 800038a:	4618      	mov	r0, r3
 800038c:	f000 fa86 	bl	800089c <CODEC_IO_Write>
 8000390:	4603      	mov	r3, r0
 8000392:	461a      	mov	r2, r3
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	4413      	add	r3, r2
 8000398:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800039a:	89fb      	ldrh	r3, [r7, #14]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	2200      	movs	r2, #0
 80003a0:	210a      	movs	r1, #10
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 fa7a 	bl	800089c <CODEC_IO_Write>
 80003a8:	4603      	mov	r3, r0
 80003aa:	461a      	mov	r2, r3
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	4413      	add	r3, r2
 80003b0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80003b2:	89fb      	ldrh	r3, [r7, #14]
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	2204      	movs	r2, #4
 80003b8:	210e      	movs	r1, #14
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 fa6e 	bl	800089c <CODEC_IO_Write>
 80003c0:	4603      	mov	r3, r0
 80003c2:	461a      	mov	r2, r3
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	4413      	add	r3, r2
 80003c8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80003ca:	89fb      	ldrh	r3, [r7, #14]
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2200      	movs	r2, #0
 80003d0:	2127      	movs	r1, #39	; 0x27
 80003d2:	4618      	mov	r0, r3
 80003d4:	f000 fa62 	bl	800089c <CODEC_IO_Write>
 80003d8:	4603      	mov	r3, r0
 80003da:	461a      	mov	r2, r3
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	4413      	add	r3, r2
 80003e0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80003e2:	89fb      	ldrh	r3, [r7, #14]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	220f      	movs	r2, #15
 80003e8:	211f      	movs	r1, #31
 80003ea:	4618      	mov	r0, r3
 80003ec:	f000 fa56 	bl	800089c <CODEC_IO_Write>
 80003f0:	4603      	mov	r3, r0
 80003f2:	461a      	mov	r2, r3
 80003f4:	697b      	ldr	r3, [r7, #20]
 80003f6:	4413      	add	r3, r2
 80003f8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80003fa:	89fb      	ldrh	r3, [r7, #14]
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	220a      	movs	r2, #10
 8000400:	211a      	movs	r1, #26
 8000402:	4618      	mov	r0, r3
 8000404:	f000 fa4a 	bl	800089c <CODEC_IO_Write>
 8000408:	4603      	mov	r3, r0
 800040a:	461a      	mov	r2, r3
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	4413      	add	r3, r2
 8000410:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000412:	89fb      	ldrh	r3, [r7, #14]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	220a      	movs	r2, #10
 8000418:	211b      	movs	r1, #27
 800041a:	4618      	mov	r0, r3
 800041c:	f000 fa3e 	bl	800089c <CODEC_IO_Write>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	4413      	add	r3, r2
 8000428:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800042a:	697b      	ldr	r3, [r7, #20]
}
 800042c:	4618      	mov	r0, r3
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	200000cc 	.word	0x200000cc

08000438 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800043c:	f000 fbf2 	bl	8000c24 <AUDIO_IO_DeInit>
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}

08000444 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800044e:	f000 fbb3 	bl	8000bb8 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000452:	88fb      	ldrh	r3, [r7, #6]
 8000454:	b2db      	uxtb	r3, r3
 8000456:	2101      	movs	r1, #1
 8000458:	4618      	mov	r0, r3
 800045a:	f000 fc3b 	bl	8000cd4 <AUDIO_IO_Read>
 800045e:	4603      	mov	r3, r0
 8000460:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000462:	7bfb      	ldrb	r3, [r7, #15]
 8000464:	f023 0307 	bic.w	r3, r3, #7
 8000468:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800046a:	7bfb      	ldrb	r3, [r7, #15]
}
 800046c:	4618      	mov	r0, r3
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}

08000474 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	6039      	str	r1, [r7, #0]
 800047e:	80fb      	strh	r3, [r7, #6]
 8000480:	4613      	mov	r3, r2
 8000482:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000488:	4b16      	ldr	r3, [pc, #88]	; (80004e4 <cs43l22_Play+0x70>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	2b01      	cmp	r3, #1
 800048e:	d123      	bne.n	80004d8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8000490:	88fb      	ldrh	r3, [r7, #6]
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2206      	movs	r2, #6
 8000496:	210e      	movs	r1, #14
 8000498:	4618      	mov	r0, r3
 800049a:	f000 f9ff 	bl	800089c <CODEC_IO_Write>
 800049e:	4603      	mov	r3, r0
 80004a0:	461a      	mov	r2, r3
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	4413      	add	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80004a8:	88fb      	ldrh	r3, [r7, #6]
 80004aa:	2100      	movs	r1, #0
 80004ac:	4618      	mov	r0, r3
 80004ae:	f000 f919 	bl	80006e4 <cs43l22_SetMute>
 80004b2:	4602      	mov	r2, r0
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	4413      	add	r3, r2
 80004b8:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80004ba:	88fb      	ldrh	r3, [r7, #6]
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	229e      	movs	r2, #158	; 0x9e
 80004c0:	2102      	movs	r1, #2
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f9ea 	bl	800089c <CODEC_IO_Write>
 80004c8:	4603      	mov	r3, r0
 80004ca:	461a      	mov	r2, r3
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	4413      	add	r3, r2
 80004d0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80004d2:	4b04      	ldr	r3, [pc, #16]	; (80004e4 <cs43l22_Play+0x70>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80004d8:	68fb      	ldr	r3, [r7, #12]
}
 80004da:	4618      	mov	r0, r3
 80004dc:	3710      	adds	r7, #16
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000030 	.word	0x20000030

080004e8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80004f6:	88fb      	ldrh	r3, [r7, #6]
 80004f8:	2101      	movs	r1, #1
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 f8f2 	bl	80006e4 <cs43l22_SetMute>
 8000500:	4602      	mov	r2, r0
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	4413      	add	r3, r2
 8000506:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000508:	88fb      	ldrh	r3, [r7, #6]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2201      	movs	r2, #1
 800050e:	2102      	movs	r1, #2
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f9c3 	bl	800089c <CODEC_IO_Write>
 8000516:	4603      	mov	r3, r0
 8000518:	461a      	mov	r2, r3
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	4413      	add	r3, r2
 800051e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000520:	68fb      	ldr	r3, [r7, #12]
}
 8000522:	4618      	mov	r0, r3
 8000524:	3710      	adds	r7, #16
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800053a:	2300      	movs	r3, #0
 800053c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800053e:	88fb      	ldrh	r3, [r7, #6]
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f8ce 	bl	80006e4 <cs43l22_SetMute>
 8000548:	4602      	mov	r2, r0
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	4413      	add	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	e002      	b.n	800055c <cs43l22_Resume+0x30>
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	3301      	adds	r3, #1
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	2bfe      	cmp	r3, #254	; 0xfe
 8000560:	d9f9      	bls.n	8000556 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000562:	88fb      	ldrh	r3, [r7, #6]
 8000564:	b2d8      	uxtb	r0, r3
 8000566:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <cs43l22_Resume+0x74>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	b2db      	uxtb	r3, r3
 800056c:	461a      	mov	r2, r3
 800056e:	2104      	movs	r1, #4
 8000570:	f000 f994 	bl	800089c <CODEC_IO_Write>
 8000574:	4603      	mov	r3, r0
 8000576:	461a      	mov	r2, r3
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	4413      	add	r3, r2
 800057c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800057e:	88fb      	ldrh	r3, [r7, #6]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	229e      	movs	r2, #158	; 0x9e
 8000584:	2102      	movs	r1, #2
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f988 	bl	800089c <CODEC_IO_Write>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	4413      	add	r3, r2
 8000594:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8000596:	68fb      	ldr	r3, [r7, #12]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000cc 	.word	0x200000cc

080005a4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	6039      	str	r1, [r7, #0]
 80005ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80005b4:	88fb      	ldrh	r3, [r7, #6]
 80005b6:	2101      	movs	r1, #1
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 f893 	bl	80006e4 <cs43l22_SetMute>
 80005be:	4602      	mov	r2, r0
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4413      	add	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2204      	movs	r2, #4
 80005cc:	210e      	movs	r1, #14
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 f964 	bl	800089c <CODEC_IO_Write>
 80005d4:	4603      	mov	r3, r0
 80005d6:	461a      	mov	r2, r3
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	4413      	add	r3, r2
 80005dc:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	229f      	movs	r2, #159	; 0x9f
 80005e4:	2102      	movs	r1, #2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 f958 	bl	800089c <CODEC_IO_Write>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <cs43l22_Stop+0x64>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	701a      	strb	r2, [r3, #0]
  return counter;    
 80005fc:	68fb      	ldr	r3, [r7, #12]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000030 	.word	0x20000030

0800060c <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	80fb      	strh	r3, [r7, #6]
 8000618:	4613      	mov	r3, r2
 800061a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000620:	797b      	ldrb	r3, [r7, #5]
 8000622:	2b64      	cmp	r3, #100	; 0x64
 8000624:	d80b      	bhi.n	800063e <cs43l22_SetVolume+0x32>
 8000626:	797a      	ldrb	r2, [r7, #5]
 8000628:	4613      	mov	r3, r2
 800062a:	021b      	lsls	r3, r3, #8
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <cs43l22_SetVolume+0xb8>)
 8000630:	fb82 1203 	smull	r1, r2, r2, r3
 8000634:	1152      	asrs	r2, r2, #5
 8000636:	17db      	asrs	r3, r3, #31
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	b2db      	uxtb	r3, r3
 800063c:	e000      	b.n	8000640 <cs43l22_SetVolume+0x34>
 800063e:	2364      	movs	r3, #100	; 0x64
 8000640:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 8000642:	797b      	ldrb	r3, [r7, #5]
 8000644:	2be6      	cmp	r3, #230	; 0xe6
 8000646:	d91c      	bls.n	8000682 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	b2d8      	uxtb	r0, r3
 800064c:	7afb      	ldrb	r3, [r7, #11]
 800064e:	3319      	adds	r3, #25
 8000650:	b2db      	uxtb	r3, r3
 8000652:	461a      	mov	r2, r3
 8000654:	2120      	movs	r1, #32
 8000656:	f000 f921 	bl	800089c <CODEC_IO_Write>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	4413      	add	r3, r2
 8000662:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8000664:	88fb      	ldrh	r3, [r7, #6]
 8000666:	b2d8      	uxtb	r0, r3
 8000668:	7afb      	ldrb	r3, [r7, #11]
 800066a:	3319      	adds	r3, #25
 800066c:	b2db      	uxtb	r3, r3
 800066e:	461a      	mov	r2, r3
 8000670:	2121      	movs	r1, #33	; 0x21
 8000672:	f000 f913 	bl	800089c <CODEC_IO_Write>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	4413      	add	r3, r2
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	e01b      	b.n	80006ba <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	b2d8      	uxtb	r0, r3
 8000686:	7afb      	ldrb	r3, [r7, #11]
 8000688:	3319      	adds	r3, #25
 800068a:	b2db      	uxtb	r3, r3
 800068c:	461a      	mov	r2, r3
 800068e:	2120      	movs	r1, #32
 8000690:	f000 f904 	bl	800089c <CODEC_IO_Write>
 8000694:	4603      	mov	r3, r0
 8000696:	461a      	mov	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	4413      	add	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	b2d8      	uxtb	r0, r3
 80006a2:	7afb      	ldrb	r3, [r7, #11]
 80006a4:	3319      	adds	r3, #25
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	2121      	movs	r1, #33	; 0x21
 80006ac:	f000 f8f6 	bl	800089c <CODEC_IO_Write>
 80006b0:	4603      	mov	r3, r0
 80006b2:	461a      	mov	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80006ba:	68fb      	ldr	r3, [r7, #12]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	51eb851f 	.word	0x51eb851f

080006c8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
	...

080006e4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d124      	bne.n	8000744 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	22ff      	movs	r2, #255	; 0xff
 8000700:	2104      	movs	r1, #4
 8000702:	4618      	mov	r0, r3
 8000704:	f000 f8ca 	bl	800089c <CODEC_IO_Write>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4413      	add	r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2201      	movs	r2, #1
 8000718:	2122      	movs	r1, #34	; 0x22
 800071a:	4618      	mov	r0, r3
 800071c:	f000 f8be 	bl	800089c <CODEC_IO_Write>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800072a:	88fb      	ldrh	r3, [r7, #6]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2201      	movs	r2, #1
 8000730:	2123      	movs	r1, #35	; 0x23
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f8b2 	bl	800089c <CODEC_IO_Write>
 8000738:	4603      	mov	r3, r0
 800073a:	461a      	mov	r2, r3
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	4413      	add	r3, r2
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	e025      	b.n	8000790 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8000744:	88fb      	ldrh	r3, [r7, #6]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2200      	movs	r2, #0
 800074a:	2122      	movs	r1, #34	; 0x22
 800074c:	4618      	mov	r0, r3
 800074e:	f000 f8a5 	bl	800089c <CODEC_IO_Write>
 8000752:	4603      	mov	r3, r0
 8000754:	461a      	mov	r2, r3
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	b2db      	uxtb	r3, r3
 8000760:	2200      	movs	r2, #0
 8000762:	2123      	movs	r1, #35	; 0x23
 8000764:	4618      	mov	r0, r3
 8000766:	f000 f899 	bl	800089c <CODEC_IO_Write>
 800076a:	4603      	mov	r3, r0
 800076c:	461a      	mov	r2, r3
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4413      	add	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000774:	88fb      	ldrh	r3, [r7, #6]
 8000776:	b2d8      	uxtb	r0, r3
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <cs43l22_SetMute+0xb8>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	2104      	movs	r1, #4
 8000782:	f000 f88b 	bl	800089c <CODEC_IO_Write>
 8000786:	4603      	mov	r3, r0
 8000788:	461a      	mov	r2, r3
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	4413      	add	r3, r2
 800078e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8000790:	68fb      	ldr	r3, [r7, #12]
}
 8000792:	4618      	mov	r0, r3
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200000cc 	.word	0x200000cc

080007a0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	460a      	mov	r2, r1
 80007aa:	80fb      	strh	r3, [r7, #6]
 80007ac:	4613      	mov	r3, r2
 80007ae:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80007b4:	797b      	ldrb	r3, [r7, #5]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	2b03      	cmp	r3, #3
 80007ba:	d84b      	bhi.n	8000854 <cs43l22_SetOutputMode+0xb4>
 80007bc:	a201      	add	r2, pc, #4	; (adr r2, 80007c4 <cs43l22_SetOutputMode+0x24>)
 80007be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c2:	bf00      	nop
 80007c4:	080007d5 	.word	0x080007d5
 80007c8:	080007f5 	.word	0x080007f5
 80007cc:	08000815 	.word	0x08000815
 80007d0:	08000835 	.word	0x08000835
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80007d4:	88fb      	ldrh	r3, [r7, #6]
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	22fa      	movs	r2, #250	; 0xfa
 80007da:	2104      	movs	r1, #4
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 f85d 	bl	800089c <CODEC_IO_Write>
 80007e2:	4603      	mov	r3, r0
 80007e4:	461a      	mov	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	4413      	add	r3, r2
 80007ea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80007ec:	4b24      	ldr	r3, [pc, #144]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 80007ee:	22fa      	movs	r2, #250	; 0xfa
 80007f0:	701a      	strb	r2, [r3, #0]
      break;
 80007f2:	e03f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80007f4:	88fb      	ldrh	r3, [r7, #6]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	22af      	movs	r2, #175	; 0xaf
 80007fa:	2104      	movs	r1, #4
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f84d 	bl	800089c <CODEC_IO_Write>
 8000802:	4603      	mov	r3, r0
 8000804:	461a      	mov	r2, r3
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	4413      	add	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800080c:	4b1c      	ldr	r3, [pc, #112]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800080e:	22af      	movs	r2, #175	; 0xaf
 8000810:	701a      	strb	r2, [r3, #0]
      break;
 8000812:	e02f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8000814:	88fb      	ldrh	r3, [r7, #6]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	22aa      	movs	r2, #170	; 0xaa
 800081a:	2104      	movs	r1, #4
 800081c:	4618      	mov	r0, r3
 800081e:	f000 f83d 	bl	800089c <CODEC_IO_Write>
 8000822:	4603      	mov	r3, r0
 8000824:	461a      	mov	r2, r3
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	4413      	add	r3, r2
 800082a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800082c:	4b14      	ldr	r3, [pc, #80]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800082e:	22aa      	movs	r2, #170	; 0xaa
 8000830:	701a      	strb	r2, [r3, #0]
      break;
 8000832:	e01f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000834:	88fb      	ldrh	r3, [r7, #6]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2205      	movs	r2, #5
 800083a:	2104      	movs	r1, #4
 800083c:	4618      	mov	r0, r3
 800083e:	f000 f82d 	bl	800089c <CODEC_IO_Write>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	4413      	add	r3, r2
 800084a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800084e:	2205      	movs	r2, #5
 8000850:	701a      	strb	r2, [r3, #0]
      break;    
 8000852:	e00f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2205      	movs	r2, #5
 800085a:	2104      	movs	r1, #4
 800085c:	4618      	mov	r0, r3
 800085e:	f000 f81d 	bl	800089c <CODEC_IO_Write>
 8000862:	4603      	mov	r3, r0
 8000864:	461a      	mov	r2, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4413      	add	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800086c:	4b04      	ldr	r3, [pc, #16]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800086e:	2205      	movs	r2, #5
 8000870:	701a      	strb	r2, [r3, #0]
      break;
 8000872:	bf00      	nop
  }  
  return counter;
 8000874:	68fb      	ldr	r3, [r7, #12]
}
 8000876:	4618      	mov	r0, r3
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200000cc 	.word	0x200000cc

08000884 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800088e:	2300      	movs	r3, #0
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
 80008a6:	460b      	mov	r3, r1
 80008a8:	71bb      	strb	r3, [r7, #6]
 80008aa:	4613      	mov	r3, r2
 80008ac:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80008b2:	797a      	ldrb	r2, [r7, #5]
 80008b4:	79b9      	ldrb	r1, [r7, #6]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 f9f3 	bl	8000ca4 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	b2db      	uxtb	r3, r3
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 80008d0:	4812      	ldr	r0, [pc, #72]	; (800091c <I2C1_Init+0x50>)
 80008d2:	f002 fcbb 	bl	800324c <HAL_I2C_GetState>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d11d      	bne.n	8000918 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <I2C1_Init+0x50>)
 80008de:	4a10      	ldr	r2, [pc, #64]	; (8000920 <I2C1_Init+0x54>)
 80008e0:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <I2C1_Init+0x50>)
 80008e4:	4a0f      	ldr	r2, [pc, #60]	; (8000924 <I2C1_Init+0x58>)
 80008e6:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <I2C1_Init+0x50>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <I2C1_Init+0x50>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 80008fa:	4b08      	ldr	r3, [pc, #32]	; (800091c <I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 800090c:	4803      	ldr	r0, [pc, #12]	; (800091c <I2C1_Init+0x50>)
 800090e:	f000 f80b 	bl	8000928 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 8000912:	4802      	ldr	r0, [pc, #8]	; (800091c <I2C1_Init+0x50>)
 8000914:	f002 f97c 	bl	8002c10 <HAL_I2C_Init>
  }
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200000d0 	.word	0x200000d0
 8000920:	40005400 	.word	0x40005400
 8000924:	90112626 	.word	0x90112626

08000928 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b0ae      	sub	sp, #184	; 0xb8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000930:	4a3a      	ldr	r2, [pc, #232]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000932:	4b3a      	ldr	r3, [pc, #232]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093a:	6593      	str	r3, [r2, #88]	; 0x58
 800093c:	4b37      	ldr	r3, [pc, #220]	; (8000a1c <I2C1_MspInit+0xf4>)
 800093e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000944:	61bb      	str	r3, [r7, #24]
 8000946:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 8000948:	f003 f8ea 	bl	8003b20 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a33      	ldr	r2, [pc, #204]	; (8000a20 <I2C1_MspInit+0xf8>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d15e      	bne.n	8000a14 <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000956:	2340      	movs	r3, #64	; 0x40
 8000958:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800095a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4618      	mov	r0, r3
 8000966:	f004 fe7f 	bl	8005668 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 800096a:	4a2c      	ldr	r2, [pc, #176]	; (8000a1c <I2C1_MspInit+0xf4>)
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <I2C1_MspInit+0xf4>)
 800096e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000970:	f043 0302 	orr.w	r3, r3, #2
 8000974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000976:	4b29      	ldr	r3, [pc, #164]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	617b      	str	r3, [r7, #20]
 8000980:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 8000982:	4a26      	ldr	r2, [pc, #152]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000984:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000988:	f043 0302 	orr.w	r3, r3, #2
 800098c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000992:	f003 0302 	and.w	r3, r3, #2
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 800099a:	23c0      	movs	r3, #192	; 0xc0
 800099c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80009a0:	2312      	movs	r3, #18
 80009a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80009a6:	2301      	movs	r3, #1
 80009a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ac:	2303      	movs	r3, #3
 80009ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 80009b2:	2304      	movs	r3, #4
 80009b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 80009b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009bc:	4619      	mov	r1, r3
 80009be:	4819      	ldr	r0, [pc, #100]	; (8000a24 <I2C1_MspInit+0xfc>)
 80009c0:	f001 fe52 	bl	8002668 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 80009c4:	4a15      	ldr	r2, [pc, #84]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009c6:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ce:	6593      	str	r3, [r2, #88]	; 0x58
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80009dc:	4a0f      	ldr	r2, [pc, #60]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009de:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009e6:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80009e8:	4a0c      	ldr	r2, [pc, #48]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009ea:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80009f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	201f      	movs	r0, #31
 80009fa:	f001 fb66 	bl	80020ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 80009fe:	201f      	movs	r0, #31
 8000a00:	f001 fb7f 	bl	8002102 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	2020      	movs	r0, #32
 8000a0a:	f001 fb5e 	bl	80020ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000a0e:	2020      	movs	r0, #32
 8000a10:	f001 fb77 	bl	8002102 <HAL_NVIC_EnableIRQ>
  }
}
 8000a14:	bf00      	nop
 8000a16:	37b8      	adds	r7, #184	; 0xb8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	40005400 	.word	0x40005400
 8000a24:	48000400 	.word	0x48000400

08000a28 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8000a2c:	4806      	ldr	r0, [pc, #24]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a2e:	f002 fc0d 	bl	800324c <HAL_I2C_GetState>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d005      	beq.n	8000a44 <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8000a38:	4803      	ldr	r0, [pc, #12]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a3a:	f002 f977 	bl	8002d2c <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8000a3e:	4802      	ldr	r0, [pc, #8]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a40:	f000 f804 	bl	8000a4c <I2C1_MspDeInit>
  }
}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	200000d0 	.word	0x200000d0

08000a4c <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a24      	ldr	r2, [pc, #144]	; (8000aec <I2C1_MspDeInit+0xa0>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d141      	bne.n	8000ae2 <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 8000a5e:	4a24      	ldr	r2, [pc, #144]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a60:	4b23      	ldr	r3, [pc, #140]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6a:	4b21      	ldr	r3, [pc, #132]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 8000a76:	4a1e      	ldr	r2, [pc, #120]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a78:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7c:	f043 0302 	orr.w	r3, r3, #2
 8000a80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a82:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 8000a8e:	21c0      	movs	r1, #192	; 0xc0
 8000a90:	4818      	ldr	r0, [pc, #96]	; (8000af4 <I2C1_MspDeInit+0xa8>)
 8000a92:	f001 ff95 	bl	80029c0 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8000a96:	4a16      	ldr	r2, [pc, #88]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa0:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8000aa2:	4a13      	ldr	r2, [pc, #76]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000aac:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 8000aae:	4a10      	ldr	r2, [pc, #64]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ab4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000ab8:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000aba:	201f      	movs	r0, #31
 8000abc:	f001 fb2f 	bl	800211e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000ac0:	2020      	movs	r0, #32
 8000ac2:	f001 fb2c 	bl	800211e <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4a0a      	ldr	r2, [pc, #40]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad2:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 8000ade:	f003 f82f 	bl	8003b40 <HAL_PWREx_DisableVddIO2>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40005400 	.word	0x40005400
 8000af0:	40021000 	.word	0x40021000
 8000af4:	48000400 	.word	0x48000400

08000af8 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af04      	add	r7, sp, #16
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	4603      	mov	r3, r0
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	460b      	mov	r3, r1
 8000b06:	81bb      	strh	r3, [r7, #12]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <I2C1_WriteBuffer+0x4c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	8978      	ldrh	r0, [r7, #10]
 8000b16:	89ba      	ldrh	r2, [r7, #12]
 8000b18:	89f9      	ldrh	r1, [r7, #14]
 8000b1a:	9302      	str	r3, [sp, #8]
 8000b1c:	8c3b      	ldrh	r3, [r7, #32]
 8000b1e:	9301      	str	r3, [sp, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	4603      	mov	r3, r0
 8000b26:	4808      	ldr	r0, [pc, #32]	; (8000b48 <I2C1_WriteBuffer+0x50>)
 8000b28:	f002 f944 	bl	8002db4 <HAL_I2C_Mem_Write>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000b30:	7dfb      	ldrb	r3, [r7, #23]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000b36:	f000 f833 	bl	8000ba0 <I2C1_Error>
  }
  return status;
 8000b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000034 	.word	0x20000034
 8000b48:	200000d0 	.word	0x200000d0

08000b4c <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	; 0x28
 8000b50:	af04      	add	r7, sp, #16
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4603      	mov	r3, r0
 8000b56:	81fb      	strh	r3, [r7, #14]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	81bb      	strh	r3, [r7, #12]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <I2C1_ReadBuffer+0x4c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	8978      	ldrh	r0, [r7, #10]
 8000b6a:	89ba      	ldrh	r2, [r7, #12]
 8000b6c:	89f9      	ldrh	r1, [r7, #14]
 8000b6e:	9302      	str	r3, [sp, #8]
 8000b70:	8c3b      	ldrh	r3, [r7, #32]
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	4603      	mov	r3, r0
 8000b7a:	4808      	ldr	r0, [pc, #32]	; (8000b9c <I2C1_ReadBuffer+0x50>)
 8000b7c:	f002 fa40 	bl	8003000 <HAL_I2C_Mem_Read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000b84:	7dfb      	ldrb	r3, [r7, #23]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000b8a:	f000 f809 	bl	8000ba0 <I2C1_Error>
  }
  return status;
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000034 	.word	0x20000034
 8000b9c:	200000d0 	.word	0x200000d0

08000ba0 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8000ba4:	4803      	ldr	r0, [pc, #12]	; (8000bb4 <I2C1_Error+0x14>)
 8000ba6:	f002 f8c1 	bl	8002d2c <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8000baa:	f7ff fe8f 	bl	80008cc <I2C1_Init>
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	200000d0 	.word	0x200000d0

08000bb8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000bbe:	4a17      	ldr	r2, [pc, #92]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc4:	f043 0310 	orr.w	r3, r3, #16
 8000bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bca:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bce:	f003 0310 	and.w	r3, r3, #16
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bd6:	2308      	movs	r3, #8
 8000bd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bde:	2302      	movs	r3, #2
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	4619      	mov	r1, r3
 8000bea:	480d      	ldr	r0, [pc, #52]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000bec:	f001 fd3c 	bl	8002668 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8000bf0:	f7ff fe6c 	bl	80008cc <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2108      	movs	r1, #8
 8000bf8:	4809      	ldr	r0, [pc, #36]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000bfa:	f001 ffd9 	bl	8002bb0 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000bfe:	2005      	movs	r0, #5
 8000c00:	f001 f956 	bl	8001eb0 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c04:	2201      	movs	r2, #1
 8000c06:	2108      	movs	r1, #8
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000c0a:	f001 ffd1 	bl	8002bb0 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000c0e:	2005      	movs	r0, #5
 8000c10:	f001 f94e 	bl	8001eb0 <HAL_Delay>
}
 8000c14:	bf00      	nop
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	48001000 	.word	0x48001000

08000c24 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c2a:	4a1c      	ldr	r2, [pc, #112]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c2c:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c30:	f043 0310 	orr.w	r3, r3, #16
 8000c34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3a:	f003 0310 	and.w	r3, r3, #16
 8000c3e:	603b      	str	r3, [r7, #0]
 8000c40:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8000c42:	2301      	movs	r3, #1
 8000c44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8000c46:	237c      	movs	r3, #124	; 0x7c
 8000c48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4619      	mov	r1, r3
 8000c56:	4812      	ldr	r0, [pc, #72]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c58:	f001 fd06 	bl	8002668 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2104      	movs	r1, #4
 8000c60:	480f      	ldr	r0, [pc, #60]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c62:	f001 ffa5 	bl	8002bb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2108      	movs	r1, #8
 8000c6a:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c6c:	f001 ffa0 	bl	8002bb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2110      	movs	r1, #16
 8000c74:	480a      	ldr	r0, [pc, #40]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c76:	f001 ff9b 	bl	8002bb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2120      	movs	r1, #32
 8000c7e:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c80:	f001 ff96 	bl	8002bb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2140      	movs	r1, #64	; 0x40
 8000c88:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c8a:	f001 ff91 	bl	8002bb0 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 8000c8e:	f7ff fecb 	bl	8000a28 <I2C1_DeInit>
}
 8000c92:	bf00      	nop
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	48001000 	.word	0x48001000

08000ca4 <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71bb      	strb	r3, [r7, #6]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	b298      	uxth	r0, r3
 8000cba:	79bb      	ldrb	r3, [r7, #6]
 8000cbc:	b299      	uxth	r1, r3
 8000cbe:	1d7a      	adds	r2, r7, #5
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f7ff ff16 	bl	8000af8 <I2C1_WriteBuffer>
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	4603      	mov	r3, r0
 8000cdc:	460a      	mov	r2, r1
 8000cde:	71fb      	strb	r3, [r7, #7]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	b298      	uxth	r0, r3
 8000cec:	79bb      	ldrb	r3, [r7, #6]
 8000cee:	b299      	uxth	r1, r3
 8000cf0:	f107 020f 	add.w	r2, r7, #15
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f7ff ff26 	bl	8000b4c <I2C1_ReadBuffer>

  return Read_Value;
 8000d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000d10:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d12:	4a1a      	ldr	r2, [pc, #104]	; (8000d7c <BSP_LCD_GLASS_Init+0x70>)
 8000d14:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000d1c:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d1e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000d22:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000d24:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d26:	220c      	movs	r2, #12
 8000d28:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d2c:	2240      	movs	r2, #64	; 0x40
 8000d2e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000d36:	4b10      	ldr	r3, [pc, #64]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d38:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000d3c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d46:	2240      	movs	r2, #64	; 0x40
 8000d48:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000d50:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d5c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8000d5e:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000d64:	4804      	ldr	r0, [pc, #16]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d66:	f000 f843 	bl	8000df0 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000d6a:	4803      	ldr	r0, [pc, #12]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d6c:	f002 fca0 	bl	80036b0 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000d70:	f000 f834 	bl	8000ddc <BSP_LCD_GLASS_Clear>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000140 	.word	0x20000140
 8000d7c:	40002400 	.word	0x40002400

08000d80 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000d8c:	e00b      	b.n	8000da6 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	2200      	movs	r2, #0
 8000d92:	2100      	movs	r1, #0
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f000 f9b9 	bl	800110c <WriteChar>

    /* Point on the next character */
    ptr++;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	3301      	adds	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	bf14      	ite	ne
 8000dae:	2301      	movne	r3, #1
 8000db0:	2300      	moveq	r3, #0
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
 8000db6:	2b05      	cmp	r3, #5
 8000db8:	bf94      	ite	ls
 8000dba:	2301      	movls	r3, #1
 8000dbc:	2300      	movhi	r3, #0
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1e2      	bne.n	8000d8e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000dc8:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <BSP_LCD_GLASS_DisplayString+0x58>)
 8000dca:	f002 fde6 	bl	800399a <HAL_LCD_UpdateDisplayRequest>
}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000140 	.word	0x20000140

08000ddc <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <BSP_LCD_GLASS_Clear+0x10>)
 8000de2:	f002 fd80 	bl	80038e6 <HAL_LCD_Clear>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000140 	.word	0x20000140

08000df0 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b0c0      	sub	sp, #256	; 0x100
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000df8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8000e08:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000e0c:	2244      	movs	r2, #68	; 0x44
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f007 f971 	bl	80080f8 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8000e16:	f107 0320 	add.w	r3, r7, #32
 8000e1a:	2288      	movs	r2, #136	; 0x88
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f007 f96a 	bl	80080f8 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e24:	4a51      	ldr	r2, [pc, #324]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e26:	4b51      	ldr	r3, [pc, #324]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e2e:	6593      	str	r3, [r2, #88]	; 0x58
 8000e30:	4b4e      	ldr	r3, [pc, #312]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e38:	61fb      	str	r3, [r7, #28]
 8000e3a:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8000e4e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 fe48 	bl	8004ae8 <HAL_RCC_OscConfig>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d000      	beq.n	8000e60 <LCD_MspInit+0x70>
  {
    while (1);
 8000e5e:	e7fe      	b.n	8000e5e <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e64:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8000e6e:	f107 0320 	add.w	r3, r7, #32
 8000e72:	4618      	mov	r0, r3
 8000e74:	f004 fbf8 	bl	8005668 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e78:	4a3c      	ldr	r2, [pc, #240]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e7a:	4b3c      	ldr	r3, [pc, #240]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e84:	4b39      	ldr	r3, [pc, #228]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	61bb      	str	r3, [r7, #24]
 8000e8e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e90:	4a36      	ldr	r2, [pc, #216]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e92:	4b36      	ldr	r3, [pc, #216]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e96:	f043 0302 	orr.w	r3, r3, #2
 8000e9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9c:	4b33      	ldr	r3, [pc, #204]	; (8000f6c <LCD_MspInit+0x17c>)
 8000e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea8:	4a30      	ldr	r2, [pc, #192]	; (8000f6c <LCD_MspInit+0x17c>)
 8000eaa:	4b30      	ldr	r3, [pc, #192]	; (8000f6c <LCD_MspInit+0x17c>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eae:	f043 0304 	orr.w	r3, r3, #4
 8000eb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <LCD_MspInit+0x17c>)
 8000eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb8:	f003 0304 	and.w	r3, r3, #4
 8000ebc:	613b      	str	r3, [r7, #16]
 8000ebe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ec0:	4a2a      	ldr	r2, [pc, #168]	; (8000f6c <LCD_MspInit+0x17c>)
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <LCD_MspInit+0x17c>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <LCD_MspInit+0x17c>)
 8000ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8000ed8:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000edc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eec:	2303      	movs	r3, #3
 8000eee:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8000ef2:	230b      	movs	r3, #11
 8000ef4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8000ef8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000efc:	4619      	mov	r1, r3
 8000efe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f02:	f001 fbb1 	bl	8002668 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8000f06:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000f0a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8000f0e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f12:	4619      	mov	r1, r3
 8000f14:	4816      	ldr	r0, [pc, #88]	; (8000f70 <LCD_MspInit+0x180>)
 8000f16:	f001 fba7 	bl	8002668 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8000f1a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000f1e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8000f22:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f26:	4619      	mov	r1, r3
 8000f28:	4812      	ldr	r0, [pc, #72]	; (8000f74 <LCD_MspInit+0x184>)
 8000f2a:	f001 fb9d 	bl	8002668 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8000f2e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000f32:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8000f36:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480e      	ldr	r0, [pc, #56]	; (8000f78 <LCD_MspInit+0x188>)
 8000f3e:	f001 fb93 	bl	8002668 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8000f42:	2002      	movs	r0, #2
 8000f44:	f000 ffb4 	bl	8001eb0 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8000f48:	4a08      	ldr	r2, [pc, #32]	; (8000f6c <LCD_MspInit+0x17c>)
 8000f4a:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <LCD_MspInit+0x17c>)
 8000f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f52:	6593      	str	r3, [r2, #88]	; 0x58
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <LCD_MspInit+0x17c>)
 8000f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
}
 8000f60:	bf00      	nop
 8000f62:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000400 	.word	0x48000400
 8000f74:	48000800 	.word	0x48000800
 8000f78:	48000c00 	.word	0x48000c00

08000f7c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	737b      	strb	r3, [r7, #13]
 8000f94:	2300      	movs	r3, #0
 8000f96:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b2f      	cmp	r3, #47	; 0x2f
 8000f9e:	d04d      	beq.n	800103c <Convert+0xc0>
 8000fa0:	2b2f      	cmp	r3, #47	; 0x2f
 8000fa2:	dc11      	bgt.n	8000fc8 <Convert+0x4c>
 8000fa4:	2b29      	cmp	r3, #41	; 0x29
 8000fa6:	d02e      	beq.n	8001006 <Convert+0x8a>
 8000fa8:	2b29      	cmp	r3, #41	; 0x29
 8000faa:	dc06      	bgt.n	8000fba <Convert+0x3e>
 8000fac:	2b25      	cmp	r3, #37	; 0x25
 8000fae:	d04c      	beq.n	800104a <Convert+0xce>
 8000fb0:	2b28      	cmp	r3, #40	; 0x28
 8000fb2:	d025      	beq.n	8001000 <Convert+0x84>
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	d01c      	beq.n	8000ff2 <Convert+0x76>
 8000fb8:	e057      	b.n	800106a <Convert+0xee>
 8000fba:	2b2b      	cmp	r3, #43	; 0x2b
 8000fbc:	d03a      	beq.n	8001034 <Convert+0xb8>
 8000fbe:	2b2b      	cmp	r3, #43	; 0x2b
 8000fc0:	db1a      	blt.n	8000ff8 <Convert+0x7c>
 8000fc2:	2b2d      	cmp	r3, #45	; 0x2d
 8000fc4:	d032      	beq.n	800102c <Convert+0xb0>
 8000fc6:	e050      	b.n	800106a <Convert+0xee>
 8000fc8:	2b6d      	cmp	r3, #109	; 0x6d
 8000fca:	d023      	beq.n	8001014 <Convert+0x98>
 8000fcc:	2b6d      	cmp	r3, #109	; 0x6d
 8000fce:	dc04      	bgt.n	8000fda <Convert+0x5e>
 8000fd0:	2b39      	cmp	r3, #57	; 0x39
 8000fd2:	dd42      	ble.n	800105a <Convert+0xde>
 8000fd4:	2b64      	cmp	r3, #100	; 0x64
 8000fd6:	d019      	beq.n	800100c <Convert+0x90>
 8000fd8:	e047      	b.n	800106a <Convert+0xee>
 8000fda:	2bb0      	cmp	r3, #176	; 0xb0
 8000fdc:	d031      	beq.n	8001042 <Convert+0xc6>
 8000fde:	2bb0      	cmp	r3, #176	; 0xb0
 8000fe0:	dc02      	bgt.n	8000fe8 <Convert+0x6c>
 8000fe2:	2b6e      	cmp	r3, #110	; 0x6e
 8000fe4:	d01a      	beq.n	800101c <Convert+0xa0>
 8000fe6:	e040      	b.n	800106a <Convert+0xee>
 8000fe8:	2bb5      	cmp	r3, #181	; 0xb5
 8000fea:	d01b      	beq.n	8001024 <Convert+0xa8>
 8000fec:	2bff      	cmp	r3, #255	; 0xff
 8000fee:	d030      	beq.n	8001052 <Convert+0xd6>
 8000ff0:	e03b      	b.n	800106a <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	81fb      	strh	r3, [r7, #14]
      break;
 8000ff6:	e057      	b.n	80010a8 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8000ff8:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8000ffc:	81fb      	strh	r3, [r7, #14]
      break;
 8000ffe:	e053      	b.n	80010a8 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001000:	2328      	movs	r3, #40	; 0x28
 8001002:	81fb      	strh	r3, [r7, #14]
      break;
 8001004:	e050      	b.n	80010a8 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001006:	2311      	movs	r3, #17
 8001008:	81fb      	strh	r3, [r7, #14]
      break;
 800100a:	e04d      	b.n	80010a8 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 800100c:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001010:	81fb      	strh	r3, [r7, #14]
      break;
 8001012:	e049      	b.n	80010a8 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8001014:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001018:	81fb      	strh	r3, [r7, #14]
      break;
 800101a:	e045      	b.n	80010a8 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 800101c:	f242 2310 	movw	r3, #8720	; 0x2210
 8001020:	81fb      	strh	r3, [r7, #14]
      break;
 8001022:	e041      	b.n	80010a8 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8001024:	f246 0384 	movw	r3, #24708	; 0x6084
 8001028:	81fb      	strh	r3, [r7, #14]
      break;
 800102a:	e03d      	b.n	80010a8 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 800102c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001030:	81fb      	strh	r3, [r7, #14]
      break;
 8001032:	e039      	b.n	80010a8 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8001034:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001038:	81fb      	strh	r3, [r7, #14]
      break;
 800103a:	e035      	b.n	80010a8 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 800103c:	23c0      	movs	r3, #192	; 0xc0
 800103e:	81fb      	strh	r3, [r7, #14]
      break;
 8001040:	e032      	b.n	80010a8 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8001042:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001046:	81fb      	strh	r3, [r7, #14]
      break;
 8001048:	e02e      	b.n	80010a8 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 800104a:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800104e:	81fb      	strh	r3, [r7, #14]
      break;
 8001050:	e02a      	b.n	80010a8 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8001052:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001056:	81fb      	strh	r3, [r7, #14]
      break ;
 8001058:	e026      	b.n	80010a8 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	3b30      	subs	r3, #48	; 0x30
 8001060:	4a27      	ldr	r2, [pc, #156]	; (8001100 <Convert+0x184>)
 8001062:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001066:	81fb      	strh	r3, [r7, #14]
      break;
 8001068:	e01e      	b.n	80010a8 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b5a      	cmp	r3, #90	; 0x5a
 8001070:	d80a      	bhi.n	8001088 <Convert+0x10c>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b40      	cmp	r3, #64	; 0x40
 8001078:	d906      	bls.n	8001088 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	3b41      	subs	r3, #65	; 0x41
 8001080:	4a20      	ldr	r2, [pc, #128]	; (8001104 <Convert+0x188>)
 8001082:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001086:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b7a      	cmp	r3, #122	; 0x7a
 800108e:	d80a      	bhi.n	80010a6 <Convert+0x12a>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b60      	cmp	r3, #96	; 0x60
 8001096:	d906      	bls.n	80010a6 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	3b61      	subs	r3, #97	; 0x61
 800109e:	4a19      	ldr	r2, [pc, #100]	; (8001104 <Convert+0x188>)
 80010a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80010a6:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80010a8:	78fb      	ldrb	r3, [r7, #3]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d103      	bne.n	80010b6 <Convert+0x13a>
  {
    ch |= 0x0002;
 80010ae:	89fb      	ldrh	r3, [r7, #14]
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80010b6:	78bb      	ldrb	r3, [r7, #2]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d103      	bne.n	80010c4 <Convert+0x148>
  {
    ch |= 0x0020;
 80010bc:	89fb      	ldrh	r3, [r7, #14]
 80010be:	f043 0320 	orr.w	r3, r3, #32
 80010c2:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80010c4:	230c      	movs	r3, #12
 80010c6:	737b      	strb	r3, [r7, #13]
 80010c8:	2300      	movs	r3, #0
 80010ca:	733b      	strb	r3, [r7, #12]
 80010cc:	e00f      	b.n	80010ee <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80010ce:	7b3b      	ldrb	r3, [r7, #12]
 80010d0:	89f9      	ldrh	r1, [r7, #14]
 80010d2:	7b7a      	ldrb	r2, [r7, #13]
 80010d4:	fa41 f202 	asr.w	r2, r1, r2
 80010d8:	f002 020f 	and.w	r2, r2, #15
 80010dc:	490a      	ldr	r1, [pc, #40]	; (8001108 <Convert+0x18c>)
 80010de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80010e2:	7b7b      	ldrb	r3, [r7, #13]
 80010e4:	3b04      	subs	r3, #4
 80010e6:	737b      	strb	r3, [r7, #13]
 80010e8:	7b3b      	ldrb	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	733b      	strb	r3, [r7, #12]
 80010ee:	7b3b      	ldrb	r3, [r7, #12]
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	d9ec      	bls.n	80010ce <Convert+0x152>
  }
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	08008a04 	.word	0x08008a04
 8001104:	080089d0 	.word	0x080089d0
 8001108:	20000130 	.word	0x20000130

0800110c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4603      	mov	r3, r0
 800111c:	70fb      	strb	r3, [r7, #3]
 800111e:	460b      	mov	r3, r1
 8001120:	70bb      	strb	r3, [r7, #2]
 8001122:	4613      	mov	r3, r2
 8001124:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800112a:	78ba      	ldrb	r2, [r7, #2]
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	4619      	mov	r1, r3
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ff23 	bl	8000f7c <Convert>

  switch (Position)
 8001136:	787b      	ldrb	r3, [r7, #1]
 8001138:	2b05      	cmp	r3, #5
 800113a:	f200 835b 	bhi.w	80017f4 <WriteChar+0x6e8>
 800113e:	a201      	add	r2, pc, #4	; (adr r2, 8001144 <WriteChar+0x38>)
 8001140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001144:	0800115d 	.word	0x0800115d
 8001148:	08001257 	.word	0x08001257
 800114c:	08001371 	.word	0x08001371
 8001150:	08001473 	.word	0x08001473
 8001154:	080015a1 	.word	0x080015a1
 8001158:	080016eb 	.word	0x080016eb
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800115c:	4b80      	ldr	r3, [pc, #512]	; (8001360 <WriteChar+0x254>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	f003 0210 	and.w	r2, r3, #16
 8001166:	4b7e      	ldr	r3, [pc, #504]	; (8001360 <WriteChar+0x254>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	085b      	lsrs	r3, r3, #1
 800116c:	05db      	lsls	r3, r3, #23
 800116e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001172:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001174:	4b7a      	ldr	r3, [pc, #488]	; (8001360 <WriteChar+0x254>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	089b      	lsrs	r3, r3, #2
 800117a:	059b      	lsls	r3, r3, #22
 800117c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001180:	431a      	orrs	r2, r3
 8001182:	4b77      	ldr	r3, [pc, #476]	; (8001360 <WriteChar+0x254>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800118a:	4313      	orrs	r3, r2
 800118c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	4a74      	ldr	r2, [pc, #464]	; (8001364 <WriteChar+0x258>)
 8001192:	2100      	movs	r1, #0
 8001194:	4874      	ldr	r0, [pc, #464]	; (8001368 <WriteChar+0x25c>)
 8001196:	f002 fb47 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800119a:	4b71      	ldr	r3, [pc, #452]	; (8001360 <WriteChar+0x254>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	011b      	lsls	r3, r3, #4
 80011a0:	f003 0210 	and.w	r2, r3, #16
 80011a4:	4b6e      	ldr	r3, [pc, #440]	; (8001360 <WriteChar+0x254>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	085b      	lsrs	r3, r3, #1
 80011aa:	05db      	lsls	r3, r3, #23
 80011ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011b0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80011b2:	4b6b      	ldr	r3, [pc, #428]	; (8001360 <WriteChar+0x254>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	059b      	lsls	r3, r3, #22
 80011ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011be:	431a      	orrs	r2, r3
 80011c0:	4b67      	ldr	r3, [pc, #412]	; (8001360 <WriteChar+0x254>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80011c8:	4313      	orrs	r3, r2
 80011ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	4a65      	ldr	r2, [pc, #404]	; (8001364 <WriteChar+0x258>)
 80011d0:	2102      	movs	r1, #2
 80011d2:	4865      	ldr	r0, [pc, #404]	; (8001368 <WriteChar+0x25c>)
 80011d4:	f002 fb28 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80011d8:	4b61      	ldr	r3, [pc, #388]	; (8001360 <WriteChar+0x254>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	f003 0210 	and.w	r2, r3, #16
 80011e2:	4b5f      	ldr	r3, [pc, #380]	; (8001360 <WriteChar+0x254>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	085b      	lsrs	r3, r3, #1
 80011e8:	05db      	lsls	r3, r3, #23
 80011ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011ee:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80011f0:	4b5b      	ldr	r3, [pc, #364]	; (8001360 <WriteChar+0x254>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	059b      	lsls	r3, r3, #22
 80011f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011fc:	431a      	orrs	r2, r3
 80011fe:	4b58      	ldr	r3, [pc, #352]	; (8001360 <WriteChar+0x254>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001206:	4313      	orrs	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4a55      	ldr	r2, [pc, #340]	; (8001364 <WriteChar+0x258>)
 800120e:	2104      	movs	r1, #4
 8001210:	4855      	ldr	r0, [pc, #340]	; (8001368 <WriteChar+0x25c>)
 8001212:	f002 fb09 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001216:	4b52      	ldr	r3, [pc, #328]	; (8001360 <WriteChar+0x254>)
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	011b      	lsls	r3, r3, #4
 800121c:	f003 0210 	and.w	r2, r3, #16
 8001220:	4b4f      	ldr	r3, [pc, #316]	; (8001360 <WriteChar+0x254>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	085b      	lsrs	r3, r3, #1
 8001226:	05db      	lsls	r3, r3, #23
 8001228:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800122c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800122e:	4b4c      	ldr	r3, [pc, #304]	; (8001360 <WriteChar+0x254>)
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	059b      	lsls	r3, r3, #22
 8001236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800123a:	431a      	orrs	r2, r3
 800123c:	4b48      	ldr	r3, [pc, #288]	; (8001360 <WriteChar+0x254>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001244:	4313      	orrs	r3, r2
 8001246:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4a46      	ldr	r2, [pc, #280]	; (8001364 <WriteChar+0x258>)
 800124c:	2106      	movs	r1, #6
 800124e:	4846      	ldr	r0, [pc, #280]	; (8001368 <WriteChar+0x25c>)
 8001250:	f002 faea 	bl	8003828 <HAL_LCD_Write>
      break;
 8001254:	e2cf      	b.n	80017f6 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001256:	4b42      	ldr	r3, [pc, #264]	; (8001360 <WriteChar+0x254>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	019b      	lsls	r3, r3, #6
 800125c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001260:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <WriteChar+0x254>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	085b      	lsrs	r3, r3, #1
 8001266:	035b      	lsls	r3, r3, #13
 8001268:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800126c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800126e:	4b3c      	ldr	r3, [pc, #240]	; (8001360 <WriteChar+0x254>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	089b      	lsrs	r3, r3, #2
 8001274:	031b      	lsls	r3, r3, #12
 8001276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800127a:	431a      	orrs	r2, r3
 800127c:	4b38      	ldr	r3, [pc, #224]	; (8001360 <WriteChar+0x254>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	08db      	lsrs	r3, r3, #3
 8001282:	015b      	lsls	r3, r3, #5
 8001284:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001288:	4313      	orrs	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4a37      	ldr	r2, [pc, #220]	; (800136c <WriteChar+0x260>)
 8001290:	2100      	movs	r1, #0
 8001292:	4835      	ldr	r0, [pc, #212]	; (8001368 <WriteChar+0x25c>)
 8001294:	f002 fac8 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001298:	4b31      	ldr	r3, [pc, #196]	; (8001360 <WriteChar+0x254>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	019b      	lsls	r3, r3, #6
 800129e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80012a2:	4b2f      	ldr	r3, [pc, #188]	; (8001360 <WriteChar+0x254>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	085b      	lsrs	r3, r3, #1
 80012a8:	035b      	lsls	r3, r3, #13
 80012aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ae:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80012b0:	4b2b      	ldr	r3, [pc, #172]	; (8001360 <WriteChar+0x254>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	031b      	lsls	r3, r3, #12
 80012b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012bc:	431a      	orrs	r2, r3
 80012be:	4b28      	ldr	r3, [pc, #160]	; (8001360 <WriteChar+0x254>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	08db      	lsrs	r3, r3, #3
 80012c4:	015b      	lsls	r3, r3, #5
 80012c6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4a26      	ldr	r2, [pc, #152]	; (800136c <WriteChar+0x260>)
 80012d2:	2102      	movs	r1, #2
 80012d4:	4824      	ldr	r0, [pc, #144]	; (8001368 <WriteChar+0x25c>)
 80012d6:	f002 faa7 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80012da:	4b21      	ldr	r3, [pc, #132]	; (8001360 <WriteChar+0x254>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	019b      	lsls	r3, r3, #6
 80012e0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <WriteChar+0x254>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	085b      	lsrs	r3, r3, #1
 80012ea:	035b      	lsls	r3, r3, #13
 80012ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012f0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <WriteChar+0x254>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	089b      	lsrs	r3, r3, #2
 80012f8:	031b      	lsls	r3, r3, #12
 80012fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012fe:	431a      	orrs	r2, r3
 8001300:	4b17      	ldr	r3, [pc, #92]	; (8001360 <WriteChar+0x254>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	08db      	lsrs	r3, r3, #3
 8001306:	015b      	lsls	r3, r3, #5
 8001308:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800130c:	4313      	orrs	r3, r2
 800130e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4a16      	ldr	r2, [pc, #88]	; (800136c <WriteChar+0x260>)
 8001314:	2104      	movs	r1, #4
 8001316:	4814      	ldr	r0, [pc, #80]	; (8001368 <WriteChar+0x25c>)
 8001318:	f002 fa86 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <WriteChar+0x254>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	019b      	lsls	r3, r3, #6
 8001322:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <WriteChar+0x254>)
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	085b      	lsrs	r3, r3, #1
 800132c:	035b      	lsls	r3, r3, #13
 800132e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001332:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <WriteChar+0x254>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	089b      	lsrs	r3, r3, #2
 800133a:	031b      	lsls	r3, r3, #12
 800133c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001340:	431a      	orrs	r2, r3
 8001342:	4b07      	ldr	r3, [pc, #28]	; (8001360 <WriteChar+0x254>)
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	08db      	lsrs	r3, r3, #3
 8001348:	015b      	lsls	r3, r3, #5
 800134a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4a05      	ldr	r2, [pc, #20]	; (800136c <WriteChar+0x260>)
 8001356:	2106      	movs	r1, #6
 8001358:	4803      	ldr	r0, [pc, #12]	; (8001368 <WriteChar+0x25c>)
 800135a:	f002 fa65 	bl	8003828 <HAL_LCD_Write>
      break;
 800135e:	e24a      	b.n	80017f6 <WriteChar+0x6ea>
 8001360:	20000130 	.word	0x20000130
 8001364:	ff3fffe7 	.word	0xff3fffe7
 8001368:	20000140 	.word	0x20000140
 800136c:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001370:	4b88      	ldr	r3, [pc, #544]	; (8001594 <WriteChar+0x488>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	03db      	lsls	r3, r3, #15
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b86      	ldr	r3, [pc, #536]	; (8001594 <WriteChar+0x488>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	085b      	lsrs	r3, r3, #1
 800137e:	075b      	lsls	r3, r3, #29
 8001380:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001384:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001386:	4b83      	ldr	r3, [pc, #524]	; (8001594 <WriteChar+0x488>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	089b      	lsrs	r3, r3, #2
 800138c:	071b      	lsls	r3, r3, #28
 800138e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001392:	431a      	orrs	r2, r3
 8001394:	4b7f      	ldr	r3, [pc, #508]	; (8001594 <WriteChar+0x488>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	08db      	lsrs	r3, r3, #3
 800139a:	039b      	lsls	r3, r3, #14
 800139c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4a7c      	ldr	r2, [pc, #496]	; (8001598 <WriteChar+0x48c>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	487c      	ldr	r0, [pc, #496]	; (800159c <WriteChar+0x490>)
 80013ac:	f002 fa3c 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80013b0:	4b78      	ldr	r3, [pc, #480]	; (8001594 <WriteChar+0x488>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	03db      	lsls	r3, r3, #15
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	4b76      	ldr	r3, [pc, #472]	; (8001594 <WriteChar+0x488>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	085b      	lsrs	r3, r3, #1
 80013be:	075b      	lsls	r3, r3, #29
 80013c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013c4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80013c6:	4b73      	ldr	r3, [pc, #460]	; (8001594 <WriteChar+0x488>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	071b      	lsls	r3, r3, #28
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	431a      	orrs	r2, r3
 80013d4:	4b6f      	ldr	r3, [pc, #444]	; (8001594 <WriteChar+0x488>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	08db      	lsrs	r3, r3, #3
 80013da:	039b      	lsls	r3, r3, #14
 80013dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4a6c      	ldr	r2, [pc, #432]	; (8001598 <WriteChar+0x48c>)
 80013e8:	2102      	movs	r1, #2
 80013ea:	486c      	ldr	r0, [pc, #432]	; (800159c <WriteChar+0x490>)
 80013ec:	f002 fa1c 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80013f0:	4b68      	ldr	r3, [pc, #416]	; (8001594 <WriteChar+0x488>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	03db      	lsls	r3, r3, #15
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4b66      	ldr	r3, [pc, #408]	; (8001594 <WriteChar+0x488>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	085b      	lsrs	r3, r3, #1
 80013fe:	075b      	lsls	r3, r3, #29
 8001400:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001404:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001406:	4b63      	ldr	r3, [pc, #396]	; (8001594 <WriteChar+0x488>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	089b      	lsrs	r3, r3, #2
 800140c:	071b      	lsls	r3, r3, #28
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	431a      	orrs	r2, r3
 8001414:	4b5f      	ldr	r3, [pc, #380]	; (8001594 <WriteChar+0x488>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	08db      	lsrs	r3, r3, #3
 800141a:	039b      	lsls	r3, r3, #14
 800141c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001420:	4313      	orrs	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4a5c      	ldr	r2, [pc, #368]	; (8001598 <WriteChar+0x48c>)
 8001428:	2104      	movs	r1, #4
 800142a:	485c      	ldr	r0, [pc, #368]	; (800159c <WriteChar+0x490>)
 800142c:	f002 f9fc 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001430:	4b58      	ldr	r3, [pc, #352]	; (8001594 <WriteChar+0x488>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	03db      	lsls	r3, r3, #15
 8001436:	b29a      	uxth	r2, r3
 8001438:	4b56      	ldr	r3, [pc, #344]	; (8001594 <WriteChar+0x488>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	085b      	lsrs	r3, r3, #1
 800143e:	075b      	lsls	r3, r3, #29
 8001440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001444:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001446:	4b53      	ldr	r3, [pc, #332]	; (8001594 <WriteChar+0x488>)
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	071b      	lsls	r3, r3, #28
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	431a      	orrs	r2, r3
 8001454:	4b4f      	ldr	r3, [pc, #316]	; (8001594 <WriteChar+0x488>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	08db      	lsrs	r3, r3, #3
 800145a:	039b      	lsls	r3, r3, #14
 800145c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001460:	4313      	orrs	r3, r2
 8001462:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4a4c      	ldr	r2, [pc, #304]	; (8001598 <WriteChar+0x48c>)
 8001468:	2106      	movs	r1, #6
 800146a:	484c      	ldr	r0, [pc, #304]	; (800159c <WriteChar+0x490>)
 800146c:	f002 f9dc 	bl	8003828 <HAL_LCD_Write>
      break;
 8001470:	e1c1      	b.n	80017f6 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001472:	4b48      	ldr	r3, [pc, #288]	; (8001594 <WriteChar+0x488>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	07da      	lsls	r2, r3, #31
 8001478:	4b46      	ldr	r3, [pc, #280]	; (8001594 <WriteChar+0x488>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	08db      	lsrs	r3, r3, #3
 800147e:	079b      	lsls	r3, r3, #30
 8001480:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001484:	4313      	orrs	r3, r2
 8001486:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800148e:	2100      	movs	r1, #0
 8001490:	4842      	ldr	r0, [pc, #264]	; (800159c <WriteChar+0x490>)
 8001492:	f002 f9c9 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001496:	4b3f      	ldr	r3, [pc, #252]	; (8001594 <WriteChar+0x488>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0202 	and.w	r2, r3, #2
 800149e:	4b3d      	ldr	r3, [pc, #244]	; (8001594 <WriteChar+0x488>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	4313      	orrs	r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f06f 0203 	mvn.w	r2, #3
 80014b2:	2101      	movs	r1, #1
 80014b4:	4839      	ldr	r0, [pc, #228]	; (800159c <WriteChar+0x490>)
 80014b6:	f002 f9b7 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80014ba:	4b36      	ldr	r3, [pc, #216]	; (8001594 <WriteChar+0x488>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	07da      	lsls	r2, r3, #31
 80014c0:	4b34      	ldr	r3, [pc, #208]	; (8001594 <WriteChar+0x488>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	08db      	lsrs	r3, r3, #3
 80014c6:	079b      	lsls	r3, r3, #30
 80014c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80014cc:	4313      	orrs	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80014d6:	2102      	movs	r1, #2
 80014d8:	4830      	ldr	r0, [pc, #192]	; (800159c <WriteChar+0x490>)
 80014da:	f002 f9a5 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <WriteChar+0x488>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0202 	and.w	r2, r3, #2
 80014e6:	4b2b      	ldr	r3, [pc, #172]	; (8001594 <WriteChar+0x488>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	4313      	orrs	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f06f 0203 	mvn.w	r2, #3
 80014fa:	2103      	movs	r1, #3
 80014fc:	4827      	ldr	r0, [pc, #156]	; (800159c <WriteChar+0x490>)
 80014fe:	f002 f993 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001502:	4b24      	ldr	r3, [pc, #144]	; (8001594 <WriteChar+0x488>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	07da      	lsls	r2, r3, #31
 8001508:	4b22      	ldr	r3, [pc, #136]	; (8001594 <WriteChar+0x488>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	08db      	lsrs	r3, r3, #3
 800150e:	079b      	lsls	r3, r3, #30
 8001510:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001514:	4313      	orrs	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800151e:	2104      	movs	r1, #4
 8001520:	481e      	ldr	r0, [pc, #120]	; (800159c <WriteChar+0x490>)
 8001522:	f002 f981 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001526:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <WriteChar+0x488>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 0202 	and.w	r2, r3, #2
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <WriteChar+0x488>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	089b      	lsrs	r3, r3, #2
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	4313      	orrs	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f06f 0203 	mvn.w	r2, #3
 8001542:	2105      	movs	r1, #5
 8001544:	4815      	ldr	r0, [pc, #84]	; (800159c <WriteChar+0x490>)
 8001546:	f002 f96f 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800154a:	4b12      	ldr	r3, [pc, #72]	; (8001594 <WriteChar+0x488>)
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	07da      	lsls	r2, r3, #31
 8001550:	4b10      	ldr	r3, [pc, #64]	; (8001594 <WriteChar+0x488>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	08db      	lsrs	r3, r3, #3
 8001556:	079b      	lsls	r3, r3, #30
 8001558:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800155c:	4313      	orrs	r3, r2
 800155e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001566:	2106      	movs	r1, #6
 8001568:	480c      	ldr	r0, [pc, #48]	; (800159c <WriteChar+0x490>)
 800156a:	f002 f95d 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <WriteChar+0x488>)
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	f003 0202 	and.w	r2, r3, #2
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <WriteChar+0x488>)
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	4313      	orrs	r3, r2
 8001582:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f06f 0203 	mvn.w	r2, #3
 800158a:	2107      	movs	r1, #7
 800158c:	4803      	ldr	r0, [pc, #12]	; (800159c <WriteChar+0x490>)
 800158e:	f002 f94b 	bl	8003828 <HAL_LCD_Write>
      break;
 8001592:	e130      	b.n	80017f6 <WriteChar+0x6ea>
 8001594:	20000130 	.word	0x20000130
 8001598:	cfff3fff 	.word	0xcfff3fff
 800159c:	20000140 	.word	0x20000140

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80015a0:	4b97      	ldr	r3, [pc, #604]	; (8001800 <WriteChar+0x6f4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	085b      	lsrs	r3, r3, #1
 80015a6:	065b      	lsls	r3, r3, #25
 80015a8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80015ac:	4b94      	ldr	r3, [pc, #592]	; (8001800 <WriteChar+0x6f4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	061b      	lsls	r3, r3, #24
 80015b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015b8:	4313      	orrs	r3, r2
 80015ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80015c2:	2100      	movs	r1, #0
 80015c4:	488f      	ldr	r0, [pc, #572]	; (8001804 <WriteChar+0x6f8>)
 80015c6:	f002 f92f 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80015ca:	4b8d      	ldr	r3, [pc, #564]	; (8001800 <WriteChar+0x6f4>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	f003 0208 	and.w	r2, r3, #8
 80015d4:	4b8a      	ldr	r3, [pc, #552]	; (8001800 <WriteChar+0x6f4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	08db      	lsrs	r3, r3, #3
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	4313      	orrs	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f06f 020c 	mvn.w	r2, #12
 80015ea:	2101      	movs	r1, #1
 80015ec:	4885      	ldr	r0, [pc, #532]	; (8001804 <WriteChar+0x6f8>)
 80015ee:	f002 f91b 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80015f2:	4b83      	ldr	r3, [pc, #524]	; (8001800 <WriteChar+0x6f4>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	085b      	lsrs	r3, r3, #1
 80015f8:	065b      	lsls	r3, r3, #25
 80015fa:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80015fe:	4b80      	ldr	r3, [pc, #512]	; (8001800 <WriteChar+0x6f4>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	089b      	lsrs	r3, r3, #2
 8001604:	061b      	lsls	r3, r3, #24
 8001606:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001614:	2102      	movs	r1, #2
 8001616:	487b      	ldr	r0, [pc, #492]	; (8001804 <WriteChar+0x6f8>)
 8001618:	f002 f906 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800161c:	4b78      	ldr	r3, [pc, #480]	; (8001800 <WriteChar+0x6f4>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	f003 0208 	and.w	r2, r3, #8
 8001626:	4b76      	ldr	r3, [pc, #472]	; (8001800 <WriteChar+0x6f4>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	08db      	lsrs	r3, r3, #3
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	4313      	orrs	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f06f 020c 	mvn.w	r2, #12
 800163c:	2103      	movs	r1, #3
 800163e:	4871      	ldr	r0, [pc, #452]	; (8001804 <WriteChar+0x6f8>)
 8001640:	f002 f8f2 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001644:	4b6e      	ldr	r3, [pc, #440]	; (8001800 <WriteChar+0x6f4>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	065b      	lsls	r3, r3, #25
 800164c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001650:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <WriteChar+0x6f4>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	089b      	lsrs	r3, r3, #2
 8001656:	061b      	lsls	r3, r3, #24
 8001658:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800165c:	4313      	orrs	r3, r2
 800165e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001666:	2104      	movs	r1, #4
 8001668:	4866      	ldr	r0, [pc, #408]	; (8001804 <WriteChar+0x6f8>)
 800166a:	f002 f8dd 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800166e:	4b64      	ldr	r3, [pc, #400]	; (8001800 <WriteChar+0x6f4>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	f003 0208 	and.w	r2, r3, #8
 8001678:	4b61      	ldr	r3, [pc, #388]	; (8001800 <WriteChar+0x6f4>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	08db      	lsrs	r3, r3, #3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	4313      	orrs	r3, r2
 8001686:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f06f 020c 	mvn.w	r2, #12
 800168e:	2105      	movs	r1, #5
 8001690:	485c      	ldr	r0, [pc, #368]	; (8001804 <WriteChar+0x6f8>)
 8001692:	f002 f8c9 	bl	8003828 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001696:	4b5a      	ldr	r3, [pc, #360]	; (8001800 <WriteChar+0x6f4>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	085b      	lsrs	r3, r3, #1
 800169c:	065b      	lsls	r3, r3, #25
 800169e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80016a2:	4b57      	ldr	r3, [pc, #348]	; (8001800 <WriteChar+0x6f4>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	061b      	lsls	r3, r3, #24
 80016aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016ae:	4313      	orrs	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80016b8:	2106      	movs	r1, #6
 80016ba:	4852      	ldr	r0, [pc, #328]	; (8001804 <WriteChar+0x6f8>)
 80016bc:	f002 f8b4 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80016c0:	4b4f      	ldr	r3, [pc, #316]	; (8001800 <WriteChar+0x6f4>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	f003 0208 	and.w	r2, r3, #8
 80016ca:	4b4d      	ldr	r3, [pc, #308]	; (8001800 <WriteChar+0x6f4>)
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	08db      	lsrs	r3, r3, #3
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	4313      	orrs	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f06f 020c 	mvn.w	r2, #12
 80016e0:	2107      	movs	r1, #7
 80016e2:	4848      	ldr	r0, [pc, #288]	; (8001804 <WriteChar+0x6f8>)
 80016e4:	f002 f8a0 	bl	8003828 <HAL_LCD_Write>
      break;
 80016e8:	e085      	b.n	80017f6 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016ea:	4b45      	ldr	r3, [pc, #276]	; (8001800 <WriteChar+0x6f4>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	045b      	lsls	r3, r3, #17
 80016f0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80016f4:	4b42      	ldr	r3, [pc, #264]	; (8001800 <WriteChar+0x6f4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001700:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001702:	4b3f      	ldr	r3, [pc, #252]	; (8001800 <WriteChar+0x6f4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	089b      	lsrs	r3, r3, #2
 8001708:	025b      	lsls	r3, r3, #9
 800170a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800170e:	431a      	orrs	r2, r3
 8001710:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <WriteChar+0x6f4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	08db      	lsrs	r3, r3, #3
 8001716:	069b      	lsls	r3, r3, #26
 8001718:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800171c:	4313      	orrs	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4a39      	ldr	r2, [pc, #228]	; (8001808 <WriteChar+0x6fc>)
 8001724:	2100      	movs	r1, #0
 8001726:	4837      	ldr	r0, [pc, #220]	; (8001804 <WriteChar+0x6f8>)
 8001728:	f002 f87e 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800172c:	4b34      	ldr	r3, [pc, #208]	; (8001800 <WriteChar+0x6f4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	045b      	lsls	r3, r3, #17
 8001732:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001736:	4b32      	ldr	r3, [pc, #200]	; (8001800 <WriteChar+0x6f4>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	085b      	lsrs	r3, r3, #1
 800173c:	021b      	lsls	r3, r3, #8
 800173e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001742:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001744:	4b2e      	ldr	r3, [pc, #184]	; (8001800 <WriteChar+0x6f4>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	025b      	lsls	r3, r3, #9
 800174c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001750:	431a      	orrs	r2, r3
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <WriteChar+0x6f4>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	08db      	lsrs	r3, r3, #3
 8001758:	069b      	lsls	r3, r3, #26
 800175a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800175e:	4313      	orrs	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4a28      	ldr	r2, [pc, #160]	; (8001808 <WriteChar+0x6fc>)
 8001766:	2102      	movs	r1, #2
 8001768:	4826      	ldr	r0, [pc, #152]	; (8001804 <WriteChar+0x6f8>)
 800176a:	f002 f85d 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800176e:	4b24      	ldr	r3, [pc, #144]	; (8001800 <WriteChar+0x6f4>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	045b      	lsls	r3, r3, #17
 8001774:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001778:	4b21      	ldr	r3, [pc, #132]	; (8001800 <WriteChar+0x6f4>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	085b      	lsrs	r3, r3, #1
 800177e:	021b      	lsls	r3, r3, #8
 8001780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001784:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001786:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <WriteChar+0x6f4>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	089b      	lsrs	r3, r3, #2
 800178c:	025b      	lsls	r3, r3, #9
 800178e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001792:	431a      	orrs	r2, r3
 8001794:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <WriteChar+0x6f4>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	08db      	lsrs	r3, r3, #3
 800179a:	069b      	lsls	r3, r3, #26
 800179c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <WriteChar+0x6fc>)
 80017a8:	2104      	movs	r1, #4
 80017aa:	4816      	ldr	r0, [pc, #88]	; (8001804 <WriteChar+0x6f8>)
 80017ac:	f002 f83c 	bl	8003828 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <WriteChar+0x6f4>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	045b      	lsls	r3, r3, #17
 80017b6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80017ba:	4b11      	ldr	r3, [pc, #68]	; (8001800 <WriteChar+0x6f4>)
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	085b      	lsrs	r3, r3, #1
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c6:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80017c8:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <WriteChar+0x6f4>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	089b      	lsrs	r3, r3, #2
 80017ce:	025b      	lsls	r3, r3, #9
 80017d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017d4:	431a      	orrs	r2, r3
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <WriteChar+0x6f4>)
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	08db      	lsrs	r3, r3, #3
 80017dc:	069b      	lsls	r3, r3, #26
 80017de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80017e2:	4313      	orrs	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4a07      	ldr	r2, [pc, #28]	; (8001808 <WriteChar+0x6fc>)
 80017ea:	2106      	movs	r1, #6
 80017ec:	4805      	ldr	r0, [pc, #20]	; (8001804 <WriteChar+0x6f8>)
 80017ee:	f002 f81b 	bl	8003828 <HAL_LCD_Write>
      break;
 80017f2:	e000      	b.n	80017f6 <WriteChar+0x6ea>

    default:
      break;
 80017f4:	bf00      	nop
  }
}
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000130 	.word	0x20000130
 8001804:	20000140 	.word	0x20000140
 8001808:	fbfdfcff 	.word	0xfbfdfcff

0800180c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8001812:	4b23      	ldr	r3, [pc, #140]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001814:	4a23      	ldr	r2, [pc, #140]	; (80018a4 <BSP_QSPI_Init+0x98>)
 8001816:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8001818:	4821      	ldr	r0, [pc, #132]	; (80018a0 <BSP_QSPI_Init+0x94>)
 800181a:	f002 fa25 	bl	8003c68 <HAL_QSPI_DeInit>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e037      	b.n	8001898 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8001828:	f000 f972 	bl	8001b10 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 800182c:	4b1c      	ldr	r3, [pc, #112]	; (80018a0 <BSP_QSPI_Init+0x94>)
 800182e:	2201      	movs	r2, #1
 8001830:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8001832:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001834:	2204      	movs	r2, #4
 8001836:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8001838:	4b19      	ldr	r3, [pc, #100]	; (80018a0 <BSP_QSPI_Init+0x94>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001842:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	fa93 f3a3 	rbit	r3, r3
 800184a:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800184c:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 800184e:	fab3 f383 	clz	r3, r3
 8001852:	3b01      	subs	r3, #1
 8001854:	461a      	mov	r2, r3
 8001856:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001858:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800185a:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <BSP_QSPI_Init+0x94>)
 800185c:	2200      	movs	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8001860:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001862:	2200      	movs	r2, #0
 8001864:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8001866:	480e      	ldr	r0, [pc, #56]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001868:	f002 f97a 	bl	8003b60 <HAL_QSPI_Init>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e010      	b.n	8001898 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8001876:	480a      	ldr	r0, [pc, #40]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001878:	f000 f996 	bl	8001ba8 <QSPI_ResetMemory>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 8001882:	2304      	movs	r3, #4
 8001884:	e008      	b.n	8001898 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8001886:	4806      	ldr	r0, [pc, #24]	; (80018a0 <BSP_QSPI_Init+0x94>)
 8001888:	f000 f9d2 	bl	8001c30 <QSPI_DummyCyclesCfg>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8001892:	2304      	movs	r3, #4
 8001894:	e000      	b.n	8001898 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	2000017c 	.word	0x2000017c
 80018a4:	a0001000 	.word	0xa0001000

080018a8 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b092      	sub	sp, #72	; 0x48
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80018b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 80018ba:	23eb      	movs	r3, #235	; 0xeb
 80018bc:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80018be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80018c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c8:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80018d2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80018d6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 80018d8:	230a      	movs	r3, #10
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80018e4:	2300      	movs	r3, #0
 80018e6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f4:	4619      	mov	r1, r3
 80018f6:	480c      	ldr	r0, [pc, #48]	; (8001928 <BSP_QSPI_Read+0x80>)
 80018f8:	f002 fb86 	bl	8004008 <HAL_QSPI_Command>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e00b      	b.n	800191e <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001906:	f241 3288 	movw	r2, #5000	; 0x1388
 800190a:	68f9      	ldr	r1, [r7, #12]
 800190c:	4806      	ldr	r0, [pc, #24]	; (8001928 <BSP_QSPI_Read+0x80>)
 800190e:	f002 fc70 	bl	80041f2 <HAL_QSPI_Receive>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e000      	b.n	800191e <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3748      	adds	r7, #72	; 0x48
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	2000017c 	.word	0x2000017c

0800192c <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b096      	sub	sp, #88	; 0x58
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001940:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001942:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	d901      	bls.n	800194e <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4413      	add	r3, r2
 8001958:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800195a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8001960:	2312      	movs	r3, #18
 8001962:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001964:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001968:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 800196a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800196e:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001970:	2300      	movs	r3, #0
 8001972:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001974:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001978:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800197e:	2300      	movs	r3, #0
 8001980:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001982:	2300      	movs	r3, #0
 8001984:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001986:	2300      	movs	r3, #0
 8001988:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800198a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800198c:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 800198e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001990:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001992:	4824      	ldr	r0, [pc, #144]	; (8001a24 <BSP_QSPI_Write+0xf8>)
 8001994:	f000 f9c2 	bl	8001d1c <QSPI_WriteEnable>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e03b      	b.n	8001a1a <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019aa:	4619      	mov	r1, r3
 80019ac:	481d      	ldr	r0, [pc, #116]	; (8001a24 <BSP_QSPI_Write+0xf8>)
 80019ae:	f002 fb2b 	bl	8004008 <HAL_QSPI_Command>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e02e      	b.n	8001a1a <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c0:	68f9      	ldr	r1, [r7, #12]
 80019c2:	4818      	ldr	r0, [pc, #96]	; (8001a24 <BSP_QSPI_Write+0xf8>)
 80019c4:	f002 fb80 	bl	80040c8 <HAL_QSPI_Transmit>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e023      	b.n	8001a1a <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80019d2:	f241 3188 	movw	r1, #5000	; 0x1388
 80019d6:	4813      	ldr	r0, [pc, #76]	; (8001a24 <BSP_QSPI_Write+0xf8>)
 80019d8:	f000 f9ec 	bl	8001db4 <QSPI_AutoPollingMemReady>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e019      	b.n	8001a1a <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80019e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80019e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ea:	4413      	add	r3, r2
 80019ec:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019f2:	4413      	add	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 80019f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019f8:	f503 7280 	add.w	r2, r3, #256	; 0x100
 80019fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d903      	bls.n	8001a0a <BSP_QSPI_Write+0xde>
 8001a02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	e001      	b.n	8001a0e <BSP_QSPI_Write+0xe2>
 8001a0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a0e:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8001a10:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d3b8      	bcc.n	800198a <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3758      	adds	r7, #88	; 0x58
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	2000017c 	.word	0x2000017c

08001a28 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b090      	sub	sp, #64	; 0x40
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a34:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 8001a36:	2320      	movs	r3, #32
 8001a38:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a3e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a44:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001a62:	4812      	ldr	r0, [pc, #72]	; (8001aac <BSP_QSPI_Erase_Block+0x84>)
 8001a64:	f000 f95a 	bl	8001d1c <QSPI_WriteEnable>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e017      	b.n	8001aa2 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	480b      	ldr	r0, [pc, #44]	; (8001aac <BSP_QSPI_Erase_Block+0x84>)
 8001a7e:	f002 fac3 	bl	8004008 <HAL_QSPI_Command>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e00a      	b.n	8001aa2 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 8001a8c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001a90:	4806      	ldr	r0, [pc, #24]	; (8001aac <BSP_QSPI_Erase_Block+0x84>)
 8001a92:	f000 f98f 	bl	8001db4 <QSPI_AutoPollingMemReady>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e000      	b.n	8001aa2 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3740      	adds	r7, #64	; 0x40
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000017c 	.word	0x2000017c

08001ab0 <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b090      	sub	sp, #64	; 0x40
 8001ab4:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      sCommand;
  QSPI_MemoryMappedTypeDef sMemMappedCfg;

  /* Configure the command for the read instruction */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aba:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8001abc:	23eb      	movs	r3, #235	; 0xeb
 8001abe:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001ac0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001ac6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aca:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001ad0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8001ad6:	230a      	movs	r3, #10
 8001ad8:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]

  if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 8001aea:	463a      	mov	r2, r7
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	4619      	mov	r1, r3
 8001af2:	4806      	ldr	r0, [pc, #24]	; (8001b0c <BSP_QSPI_EnableMemoryMappedMode+0x5c>)
 8001af4:	f002 fc96 	bl	8004424 <HAL_QSPI_MemoryMapped>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <BSP_QSPI_EnableMemoryMappedMode+0x52>
  {
    return QSPI_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <BSP_QSPI_EnableMemoryMappedMode+0x54>
  }

  return QSPI_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3740      	adds	r7, #64	; 0x40
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000017c 	.word	0x2000017c

08001b10 <QSPI_MspInit>:
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
//
static void QSPI_MspInit(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8001b16:	4a22      	ldr	r2, [pc, #136]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b18:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b20:	6513      	str	r3, [r2, #80]	; 0x50
 8001b22:	4b1f      	ldr	r3, [pc, #124]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8001b2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b30:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8001b3a:	4a19      	ldr	r2, [pc, #100]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b3c:	4b18      	ldr	r3, [pc, #96]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b46:	4a16      	ldr	r2, [pc, #88]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b48:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b52:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <QSPI_MspInit+0x90>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	f003 0310 	and.w	r3, r3, #16
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8001b5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001b70:	230a      	movs	r3, #10
 8001b72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	4619      	mov	r1, r3
 8001b7a:	480a      	ldr	r0, [pc, #40]	; (8001ba4 <QSPI_MspInit+0x94>)
 8001b7c:	f000 fd74 	bl	8002668 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8001b80:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8001b84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b8a:	f107 030c 	add.w	r3, r7, #12
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4804      	ldr	r0, [pc, #16]	; (8001ba4 <QSPI_MspInit+0x94>)
 8001b92:	f000 fd69 	bl	8002668 <HAL_GPIO_Init>
}
 8001b96:	bf00      	nop
 8001b98:	3720      	adds	r7, #32
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	48001000 	.word	0x48001000

08001ba8 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b090      	sub	sp, #64	; 0x40
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bb4:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8001bb6:	2366      	movs	r3, #102	; 0x66
 8001bb8:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bd6:	f107 0308 	add.w	r3, r7, #8
 8001bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bde:	4619      	mov	r1, r3
 8001be0:	4812      	ldr	r0, [pc, #72]	; (8001c2c <QSPI_ResetMemory+0x84>)
 8001be2:	f002 fa11 	bl	8004008 <HAL_QSPI_Command>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e019      	b.n	8001c24 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001bf0:	2399      	movs	r3, #153	; 0x99
 8001bf2:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bf4:	f107 0308 	add.w	r3, r7, #8
 8001bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480b      	ldr	r0, [pc, #44]	; (8001c2c <QSPI_ResetMemory+0x84>)
 8001c00:	f002 fa02 	bl	8004008 <HAL_QSPI_Command>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00a      	b.n	8001c24 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001c0e:	f241 3188 	movw	r1, #5000	; 0x1388
 8001c12:	4806      	ldr	r0, [pc, #24]	; (8001c2c <QSPI_ResetMemory+0x84>)
 8001c14:	f000 f8ce 	bl	8001db4 <QSPI_AutoPollingMemReady>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3740      	adds	r7, #64	; 0x40
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	2000017c 	.word	0x2000017c

08001c30 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b094      	sub	sp, #80	; 0x50
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001c38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8001c3e:	2385      	movs	r3, #133	; 0x85
 8001c40:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001c4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c4e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001c54:	2301      	movs	r3, #1
 8001c56:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001c60:	2300      	movs	r3, #0
 8001c62:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	482a      	ldr	r0, [pc, #168]	; (8001d18 <QSPI_DummyCyclesCfg+0xe8>)
 8001c70:	f002 f9ca 	bl	8004008 <HAL_QSPI_Command>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e047      	b.n	8001d0e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c7e:	f107 030f 	add.w	r3, r7, #15
 8001c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c86:	4619      	mov	r1, r3
 8001c88:	4823      	ldr	r0, [pc, #140]	; (8001d18 <QSPI_DummyCyclesCfg+0xe8>)
 8001c8a:	f002 fab2 	bl	80041f2 <HAL_QSPI_Receive>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e03a      	b.n	8001d0e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001c98:	481f      	ldr	r0, [pc, #124]	; (8001d18 <QSPI_DummyCyclesCfg+0xe8>)
 8001c9a:	f000 f83f 	bl	8001d1c <QSPI_WriteEnable>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e032      	b.n	8001d0e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8001ca8:	2381      	movs	r3, #129	; 0x81
 8001caa:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	b25a      	sxtb	r2, r3
 8001cb6:	23f0      	movs	r3, #240	; 0xf0
 8001cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cbc:	fa93 f3a3 	rbit	r3, r3
 8001cc0:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8001cc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cc4:	fab3 f383 	clz	r3, r3
 8001cc8:	210a      	movs	r1, #10
 8001cca:	fa01 f303 	lsl.w	r3, r1, r3
 8001cce:	b25b      	sxtb	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b25b      	sxtb	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cd8:	f107 0310 	add.w	r3, r7, #16
 8001cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	480d      	ldr	r0, [pc, #52]	; (8001d18 <QSPI_DummyCyclesCfg+0xe8>)
 8001ce4:	f002 f990 	bl	8004008 <HAL_QSPI_Command>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e00d      	b.n	8001d0e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cf2:	f107 030f 	add.w	r3, r7, #15
 8001cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4806      	ldr	r0, [pc, #24]	; (8001d18 <QSPI_DummyCyclesCfg+0xe8>)
 8001cfe:	f002 f9e3 	bl	80040c8 <HAL_QSPI_Transmit>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3750      	adds	r7, #80	; 0x50
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000017c 	.word	0x2000017c

08001d1c <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b096      	sub	sp, #88	; 0x58
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001d24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d28:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8001d2a:	2306      	movs	r3, #6
 8001d2c:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001d42:	2300      	movs	r3, #0
 8001d44:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001d46:	2300      	movs	r3, #0
 8001d48:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d4a:	f107 0320 	add.w	r3, r7, #32
 8001d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d52:	4619      	mov	r1, r3
 8001d54:	4816      	ldr	r0, [pc, #88]	; (8001db0 <QSPI_WriteEnable+0x94>)
 8001d56:	f002 f957 	bl	8004008 <HAL_QSPI_Command>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e020      	b.n	8001da6 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8001d64:	2302      	movs	r3, #2
 8001d66:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001d70:	2301      	movs	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001d74:	2310      	movs	r3, #16
 8001d76:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001d78:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d7c:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8001d7e:	2305      	movs	r3, #5
 8001d80:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8001d82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d86:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d88:	f107 0208 	add.w	r2, r7, #8
 8001d8c:	f107 0120 	add.w	r1, r7, #32
 8001d90:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d94:	4806      	ldr	r0, [pc, #24]	; (8001db0 <QSPI_WriteEnable+0x94>)
 8001d96:	f002 facc 	bl	8004332 <HAL_QSPI_AutoPolling>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3758      	adds	r7, #88	; 0x58
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	2000017c 	.word	0x2000017c

08001db4 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b096      	sub	sp, #88	; 0x58
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc2:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001dc4:	2305      	movs	r3, #5
 8001dc6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001dd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dd4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001dde:	2300      	movs	r3, #0
 8001de0:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001de2:	2300      	movs	r3, #0
 8001de4:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8001dea:	2301      	movs	r3, #1
 8001dec:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001df2:	2301      	movs	r3, #1
 8001df4:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001df6:	2310      	movs	r3, #16
 8001df8:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001dfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dfe:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001e00:	f107 0208 	add.w	r2, r7, #8
 8001e04:	f107 0120 	add.w	r1, r7, #32
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <QSPI_AutoPollingMemReady+0x70>)
 8001e0c:	f002 fa91 	bl	8004332 <HAL_QSPI_AutoPolling>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3758      	adds	r7, #88	; 0x58
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	2000017c 	.word	0x2000017c

08001e28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	f000 f941 	bl	80020b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e32:	2000      	movs	r0, #0
 8001e34:	f000 f806 	bl	8001e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e38:	f006 f81a 	bl	8007e70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001e4c:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_InitTick+0x30>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a09      	ldr	r2, [pc, #36]	; (8001e78 <HAL_InitTick+0x34>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	099b      	lsrs	r3, r3, #6
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f96e 	bl	800213a <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	f04f 30ff 	mov.w	r0, #4294967295
 8001e66:	f000 f930 	bl	80020ca <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000048 	.word	0x20000048
 8001e78:	10624dd3 	.word	0x10624dd3

08001e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  uwTick++;
 8001e80:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <HAL_IncTick+0x18>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3301      	adds	r3, #1
 8001e86:	4a03      	ldr	r2, [pc, #12]	; (8001e94 <HAL_IncTick+0x18>)
 8001e88:	6013      	str	r3, [r2, #0]
}
 8001e8a:	bf00      	nop
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	200001c0 	.word	0x200001c0

08001e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e9c:	4b03      	ldr	r3, [pc, #12]	; (8001eac <HAL_GetTick+0x14>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	200001c0 	.word	0x200001c0

08001eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb8:	f7ff ffee 	bl	8001e98 <HAL_GetTick>
 8001ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec8:	d002      	beq.n	8001ed0 <HAL_Delay+0x20>
  {
    wait++;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001ed0:	bf00      	nop
 8001ed2:	f7ff ffe1 	bl	8001e98 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	1ad2      	subs	r2, r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d3f7      	bcc.n	8001ed2 <HAL_Delay+0x22>
  {
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <NVIC_SetPriorityGrouping+0x44>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f08:	4013      	ands	r3, r2
 8001f0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f1e:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <NVIC_SetPriorityGrouping+0x44>)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	60d3      	str	r3, [r2, #12]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f38:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <NVIC_GetPriorityGrouping+0x18>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	0a1b      	lsrs	r3, r3, #8
 8001f3e:	f003 0307 	and.w	r3, r3, #7
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f5a:	4909      	ldr	r1, [pc, #36]	; (8001f80 <NVIC_EnableIRQ+0x30>)
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	095b      	lsrs	r3, r3, #5
 8001f62:	79fa      	ldrb	r2, [r7, #7]
 8001f64:	f002 021f 	and.w	r2, r2, #31
 8001f68:	2001      	movs	r0, #1
 8001f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f8e:	4909      	ldr	r1, [pc, #36]	; (8001fb4 <NVIC_DisableIRQ+0x30>)
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	095b      	lsrs	r3, r3, #5
 8001f96:	79fa      	ldrb	r2, [r7, #7]
 8001f98:	f002 021f 	and.w	r2, r2, #31
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa2:	3320      	adds	r3, #32
 8001fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da0b      	bge.n	8001fe4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	490d      	ldr	r1, [pc, #52]	; (8002004 <NVIC_SetPriority+0x4c>)
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	3b04      	subs	r3, #4
 8001fd6:	683a      	ldr	r2, [r7, #0]
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	0112      	lsls	r2, r2, #4
 8001fdc:	b2d2      	uxtb	r2, r2
 8001fde:	440b      	add	r3, r1
 8001fe0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe2:	e009      	b.n	8001ff8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe4:	4908      	ldr	r1, [pc, #32]	; (8002008 <NVIC_SetPriority+0x50>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	0112      	lsls	r2, r2, #4
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000ed00 	.word	0xe000ed00
 8002008:	e000e100 	.word	0xe000e100

0800200c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	; 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	2201      	movs	r2, #1
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	1e5a      	subs	r2, r3, #1
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	401a      	ands	r2, r3
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002052:	2101      	movs	r1, #1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa01 f303 	lsl.w	r3, r1, r3
 800205a:	1e59      	subs	r1, r3, #1
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	4313      	orrs	r3, r2
         );
}
 8002062:	4618      	mov	r0, r3
 8002064:	3724      	adds	r7, #36	; 0x24
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3b01      	subs	r3, #1
 800207c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002080:	d301      	bcc.n	8002086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002082:	2301      	movs	r3, #1
 8002084:	e00f      	b.n	80020a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002086:	4a0a      	ldr	r2, [pc, #40]	; (80020b0 <SysTick_Config+0x40>)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3b01      	subs	r3, #1
 800208c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800208e:	210f      	movs	r1, #15
 8002090:	f04f 30ff 	mov.w	r0, #4294967295
 8002094:	f7ff ff90 	bl	8001fb8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002098:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <SysTick_Config+0x40>)
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800209e:	4b04      	ldr	r3, [pc, #16]	; (80020b0 <SysTick_Config+0x40>)
 80020a0:	2207      	movs	r2, #7
 80020a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	e000e010 	.word	0xe000e010

080020b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff ff15 	bl	8001eec <NVIC_SetPriorityGrouping>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b086      	sub	sp, #24
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
 80020d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020dc:	f7ff ff2a 	bl	8001f34 <NVIC_GetPriorityGrouping>
 80020e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	68b9      	ldr	r1, [r7, #8]
 80020e6:	6978      	ldr	r0, [r7, #20]
 80020e8:	f7ff ff90 	bl	800200c <NVIC_EncodePriority>
 80020ec:	4602      	mov	r2, r0
 80020ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff ff5f 	bl	8001fb8 <NVIC_SetPriority>
}
 80020fa:	bf00      	nop
 80020fc:	3718      	adds	r7, #24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b082      	sub	sp, #8
 8002106:	af00      	add	r7, sp, #0
 8002108:	4603      	mov	r3, r0
 800210a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800210c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff ff1d 	bl	8001f50 <NVIC_EnableIRQ>
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	4603      	mov	r3, r0
 8002126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff ff29 	bl	8001f84 <NVIC_DisableIRQ>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b082      	sub	sp, #8
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff ff94 	bl	8002070 <SysTick_Config>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b04      	cmp	r3, #4
 8002160:	d106      	bne.n	8002170 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f043 0304 	orr.w	r3, r3, #4
 800216c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800216e:	e005      	b.n	800217c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002170:	4a05      	ldr	r2, [pc, #20]	; (8002188 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 0304 	bic.w	r3, r3, #4
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	e000e010 	.word	0xe000e010

0800218c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002190:	f000 f802 	bl	8002198 <HAL_SYSTICK_Callback>
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e09c      	b.n	80022f8 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	461a      	mov	r2, r3
 80021c4:	4b4f      	ldr	r3, [pc, #316]	; (8002304 <HAL_DMA_Init+0x15c>)
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d80f      	bhi.n	80021ea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	461a      	mov	r2, r3
 80021d0:	4b4d      	ldr	r3, [pc, #308]	; (8002308 <HAL_DMA_Init+0x160>)
 80021d2:	4413      	add	r3, r2
 80021d4:	4a4d      	ldr	r2, [pc, #308]	; (800230c <HAL_DMA_Init+0x164>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	091b      	lsrs	r3, r3, #4
 80021dc:	009a      	lsls	r2, r3, #2
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4a      	ldr	r2, [pc, #296]	; (8002310 <HAL_DMA_Init+0x168>)
 80021e6:	641a      	str	r2, [r3, #64]	; 0x40
 80021e8:	e00e      	b.n	8002208 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4b48      	ldr	r3, [pc, #288]	; (8002314 <HAL_DMA_Init+0x16c>)
 80021f2:	4413      	add	r3, r2
 80021f4:	4a45      	ldr	r2, [pc, #276]	; (800230c <HAL_DMA_Init+0x164>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	009a      	lsls	r2, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a44      	ldr	r2, [pc, #272]	; (8002318 <HAL_DMA_Init+0x170>)
 8002206:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2202      	movs	r2, #2
 800220c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800221e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002222:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800222c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002262:	d031      	beq.n	80022c8 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	4a29      	ldr	r2, [pc, #164]	; (8002310 <HAL_DMA_Init+0x168>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d116      	bne.n	800229c <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 800226e:	492b      	ldr	r1, [pc, #172]	; (800231c <HAL_DMA_Init+0x174>)
 8002270:	4b2a      	ldr	r3, [pc, #168]	; (800231c <HAL_DMA_Init+0x174>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002278:	200f      	movs	r0, #15
 800227a:	fa00 f303 	lsl.w	r3, r0, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	4013      	ands	r3, r2
 8002282:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 8002284:	4825      	ldr	r0, [pc, #148]	; (800231c <HAL_DMA_Init+0x174>)
 8002286:	4b25      	ldr	r3, [pc, #148]	; (800231c <HAL_DMA_Init+0x174>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6859      	ldr	r1, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	fa01 f303 	lsl.w	r3, r1, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	6003      	str	r3, [r0, #0]
 800229a:	e015      	b.n	80022c8 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 800229c:	4920      	ldr	r1, [pc, #128]	; (8002320 <HAL_DMA_Init+0x178>)
 800229e:	4b20      	ldr	r3, [pc, #128]	; (8002320 <HAL_DMA_Init+0x178>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	200f      	movs	r0, #15
 80022a8:	fa00 f303 	lsl.w	r3, r0, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	4013      	ands	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 80022b2:	481b      	ldr	r0, [pc, #108]	; (8002320 <HAL_DMA_Init+0x178>)
 80022b4:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <HAL_DMA_Init+0x178>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6859      	ldr	r1, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c0:	fa01 f303 	lsl.w	r3, r1, r3
 80022c4:	4313      	orrs	r3, r2
 80022c6:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	40020407 	.word	0x40020407
 8002308:	bffdfff8 	.word	0xbffdfff8
 800230c:	cccccccd 	.word	0xcccccccd
 8002310:	40020000 	.word	0x40020000
 8002314:	bffdfbf8 	.word	0xbffdfbf8
 8002318:	40020400 	.word	0x40020400
 800231c:	400200a8 	.word	0x400200a8
 8002320:	400204a8 	.word	0x400204a8

08002324 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800233c:	2b01      	cmp	r3, #1
 800233e:	d101      	bne.n	8002344 <HAL_DMA_Start_IT+0x20>
 8002340:	2302      	movs	r3, #2
 8002342:	e04b      	b.n	80023dc <HAL_DMA_Start_IT+0xb8>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2b01      	cmp	r3, #1
 8002356:	d13a      	bne.n	80023ce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2202      	movs	r2, #2
 800235c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	6812      	ldr	r2, [r2, #0]
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	f022 0201 	bic.w	r2, r2, #1
 8002374:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	68b9      	ldr	r1, [r7, #8]
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f945 	bl	800260c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	2b00      	cmp	r3, #0
 8002388:	d008      	beq.n	800239c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	f042 020e 	orr.w	r2, r2, #14
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	e00f      	b.n	80023bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	f022 0204 	bic.w	r2, r2, #4
 80023aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	6812      	ldr	r2, [r2, #0]
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	f042 020a 	orr.w	r2, r2, #10
 80023ba:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	6812      	ldr	r2, [r2, #0]
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	e005      	b.n	80023da <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80023d6:	2302      	movs	r3, #2
 80023d8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80023da:	7dfb      	ldrb	r3, [r7, #23]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ec:	2300      	movs	r3, #0
 80023ee:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e020      	b.n	800243c <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	f022 020e 	bic.w	r2, r2, #14
 8002408:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	f022 0201 	bic.w	r2, r2, #1
 8002418:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002422:	2101      	movs	r1, #1
 8002424:	fa01 f202 	lsl.w	r2, r1, r2
 8002428:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800243a:	7bfb      	ldrb	r3, [r7, #15]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d005      	beq.n	800246c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2204      	movs	r2, #4
 8002464:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e027      	b.n	80024bc <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	6812      	ldr	r2, [r2, #0]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002494:	2101      	movs	r1, #1
 8002496:	fa01 f202 	lsl.w	r2, r1, r2
 800249a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	4798      	blx	r3
    }
  }
  return status;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	2204      	movs	r2, #4
 80024e4:	409a      	lsls	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d024      	beq.n	8002538 <HAL_DMA_IRQHandler+0x72>
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d01f      	beq.n	8002538 <HAL_DMA_IRQHandler+0x72>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0320 	and.w	r3, r3, #32
 8002502:	2b00      	cmp	r3, #0
 8002504:	d107      	bne.n	8002516 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	f022 0204 	bic.w	r2, r2, #4
 8002514:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800251e:	2104      	movs	r1, #4
 8002520:	fa01 f202 	lsl.w	r2, r1, r2
 8002524:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	2b00      	cmp	r3, #0
 800252c:	d069      	beq.n	8002602 <HAL_DMA_IRQHandler+0x13c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002536:	e064      	b.n	8002602 <HAL_DMA_IRQHandler+0x13c>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	2202      	movs	r2, #2
 800253e:	409a      	lsls	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4013      	ands	r3, r2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d02c      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xdc>
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d027      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0320 	and.w	r3, r3, #32
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10b      	bne.n	8002578 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	f022 020a 	bic.w	r2, r2, #10
 800256e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002580:	2102      	movs	r1, #2
 8002582:	fa01 f202 	lsl.w	r2, r1, r2
 8002586:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	2b00      	cmp	r3, #0
 8002596:	d034      	beq.n	8002602 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025a0:	e02f      	b.n	8002602 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a6:	2208      	movs	r2, #8
 80025a8:	409a      	lsls	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d028      	beq.n	8002604 <HAL_DMA_IRQHandler+0x13e>
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f003 0308 	and.w	r3, r3, #8
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d023      	beq.n	8002604 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	6812      	ldr	r2, [r2, #0]
 80025c6:	f022 020e 	bic.w	r2, r2, #14
 80025ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f202 	lsl.w	r2, r1, r2
 80025da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d004      	beq.n	8002604 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	4798      	blx	r3
    }
  }
  return;
 8002602:	bf00      	nop
 8002604:	bf00      	nop
}
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002622:	2101      	movs	r1, #1
 8002624:	fa01 f202 	lsl.w	r2, r1, r2
 8002628:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b10      	cmp	r3, #16
 8002638:	d108      	bne.n	800264c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800264a:	e007      	b.n	800265c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	60da      	str	r2, [r3, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002672:	2300      	movs	r3, #0
 8002674:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800267e:	e17f      	b.n	8002980 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	2101      	movs	r1, #1
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	fa01 f303 	lsl.w	r3, r1, r3
 800268c:	4013      	ands	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 8171 	beq.w	800297a <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b02      	cmp	r3, #2
 800269e:	d003      	beq.n	80026a8 <HAL_GPIO_Init+0x40>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b12      	cmp	r3, #18
 80026a6:	d123      	bne.n	80026f0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	08da      	lsrs	r2, r3, #3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3208      	adds	r2, #8
 80026b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	220f      	movs	r2, #15
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	691a      	ldr	r2, [r3, #16]
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4313      	orrs	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	08da      	lsrs	r2, r3, #3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	3208      	adds	r2, #8
 80026ea:	6939      	ldr	r1, [r7, #16]
 80026ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	2203      	movs	r2, #3
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 0203 	and.w	r2, r3, #3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d00b      	beq.n	8002744 <HAL_GPIO_Init+0xdc>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d007      	beq.n	8002744 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002738:	2b11      	cmp	r3, #17
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b12      	cmp	r3, #18
 8002742:	d130      	bne.n	80027a6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800277a:	2201      	movs	r2, #1
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	091b      	lsrs	r3, r3, #4
 8002790:	f003 0201 	and.w	r2, r3, #1
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d118      	bne.n	80027e4 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027b8:	2201      	movs	r2, #1
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	4013      	ands	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	08db      	lsrs	r3, r3, #3
 80027ce:	f003 0201 	and.w	r2, r3, #1
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	4313      	orrs	r3, r2
 80027dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	2203      	movs	r2, #3
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	689a      	ldr	r2, [r3, #8]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 80ac 	beq.w	800297a <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002822:	4a5e      	ldr	r2, [pc, #376]	; (800299c <HAL_GPIO_Init+0x334>)
 8002824:	4b5d      	ldr	r3, [pc, #372]	; (800299c <HAL_GPIO_Init+0x334>)
 8002826:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002828:	f043 0301 	orr.w	r3, r3, #1
 800282c:	6613      	str	r3, [r2, #96]	; 0x60
 800282e:	4b5b      	ldr	r3, [pc, #364]	; (800299c <HAL_GPIO_Init+0x334>)
 8002830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800283a:	4a59      	ldr	r2, [pc, #356]	; (80029a0 <HAL_GPIO_Init+0x338>)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	3302      	adds	r3, #2
 8002842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002846:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	220f      	movs	r2, #15
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4013      	ands	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002864:	d025      	beq.n	80028b2 <HAL_GPIO_Init+0x24a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a4e      	ldr	r2, [pc, #312]	; (80029a4 <HAL_GPIO_Init+0x33c>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d01f      	beq.n	80028ae <HAL_GPIO_Init+0x246>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a4d      	ldr	r2, [pc, #308]	; (80029a8 <HAL_GPIO_Init+0x340>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d019      	beq.n	80028aa <HAL_GPIO_Init+0x242>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a4c      	ldr	r2, [pc, #304]	; (80029ac <HAL_GPIO_Init+0x344>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_GPIO_Init+0x23e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a4b      	ldr	r2, [pc, #300]	; (80029b0 <HAL_GPIO_Init+0x348>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00d      	beq.n	80028a2 <HAL_GPIO_Init+0x23a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a4a      	ldr	r2, [pc, #296]	; (80029b4 <HAL_GPIO_Init+0x34c>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d007      	beq.n	800289e <HAL_GPIO_Init+0x236>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a49      	ldr	r2, [pc, #292]	; (80029b8 <HAL_GPIO_Init+0x350>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d101      	bne.n	800289a <HAL_GPIO_Init+0x232>
 8002896:	2306      	movs	r3, #6
 8002898:	e00c      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 800289a:	2307      	movs	r3, #7
 800289c:	e00a      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 800289e:	2305      	movs	r3, #5
 80028a0:	e008      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 80028a2:	2304      	movs	r3, #4
 80028a4:	e006      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 80028a6:	2303      	movs	r3, #3
 80028a8:	e004      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e002      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 80028ae:	2301      	movs	r3, #1
 80028b0:	e000      	b.n	80028b4 <HAL_GPIO_Init+0x24c>
 80028b2:	2300      	movs	r3, #0
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	f002 0203 	and.w	r2, r2, #3
 80028ba:	0092      	lsls	r2, r2, #2
 80028bc:	4093      	lsls	r3, r2
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80028c4:	4936      	ldr	r1, [pc, #216]	; (80029a0 <HAL_GPIO_Init+0x338>)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028d2:	4b3a      	ldr	r3, [pc, #232]	; (80029bc <HAL_GPIO_Init+0x354>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	43db      	mvns	r3, r3
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4013      	ands	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028f6:	4a31      	ldr	r2, [pc, #196]	; (80029bc <HAL_GPIO_Init+0x354>)
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80028fc:	4b2f      	ldr	r3, [pc, #188]	; (80029bc <HAL_GPIO_Init+0x354>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	43db      	mvns	r3, r3
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002920:	4a26      	ldr	r2, [pc, #152]	; (80029bc <HAL_GPIO_Init+0x354>)
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002926:	4b25      	ldr	r3, [pc, #148]	; (80029bc <HAL_GPIO_Init+0x354>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	43db      	mvns	r3, r3
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4313      	orrs	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800294a:	4a1c      	ldr	r2, [pc, #112]	; (80029bc <HAL_GPIO_Init+0x354>)
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002950:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <HAL_GPIO_Init+0x354>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	43db      	mvns	r3, r3
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4013      	ands	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002974:	4a11      	ldr	r2, [pc, #68]	; (80029bc <HAL_GPIO_Init+0x354>)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	3301      	adds	r3, #1
 800297e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa22 f303 	lsr.w	r3, r2, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	f47f ae78 	bne.w	8002680 <HAL_GPIO_Init+0x18>
  }
}
 8002990:	bf00      	nop
 8002992:	371c      	adds	r7, #28
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000
 80029a4:	48000400 	.word	0x48000400
 80029a8:	48000800 	.word	0x48000800
 80029ac:	48000c00 	.word	0x48000c00
 80029b0:	48001000 	.word	0x48001000
 80029b4:	48001400 	.word	0x48001400
 80029b8:	48001800 	.word	0x48001800
 80029bc:	40010400 	.word	0x40010400

080029c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80029d6:	e0cd      	b.n	8002b74 <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80029d8:	2201      	movs	r2, #1
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	409a      	lsls	r2, r3
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f000 80c1 	beq.w	8002b6e <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	2103      	movs	r1, #3
 80029f6:	fa01 f303 	lsl.w	r3, r1, r3
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	08da      	lsrs	r2, r3, #3
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	08d9      	lsrs	r1, r3, #3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3108      	adds	r1, #8
 8002a0c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	200f      	movs	r0, #15
 8002a1a:	fa00 f303 	lsl.w	r3, r0, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	4019      	ands	r1, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	2103      	movs	r1, #3
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	2101      	movs	r1, #1
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	401a      	ands	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	401a      	ands	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a6e:	2101      	movs	r1, #1
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	43db      	mvns	r3, r3
 8002a78:	401a      	ands	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8002a7e:	4a44      	ldr	r2, [pc, #272]	; (8002b90 <HAL_GPIO_DeInit+0x1d0>)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002aa6:	d025      	beq.n	8002af4 <HAL_GPIO_DeInit+0x134>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a3a      	ldr	r2, [pc, #232]	; (8002b94 <HAL_GPIO_DeInit+0x1d4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d01f      	beq.n	8002af0 <HAL_GPIO_DeInit+0x130>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a39      	ldr	r2, [pc, #228]	; (8002b98 <HAL_GPIO_DeInit+0x1d8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d019      	beq.n	8002aec <HAL_GPIO_DeInit+0x12c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a38      	ldr	r2, [pc, #224]	; (8002b9c <HAL_GPIO_DeInit+0x1dc>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d013      	beq.n	8002ae8 <HAL_GPIO_DeInit+0x128>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a37      	ldr	r2, [pc, #220]	; (8002ba0 <HAL_GPIO_DeInit+0x1e0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d00d      	beq.n	8002ae4 <HAL_GPIO_DeInit+0x124>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a36      	ldr	r2, [pc, #216]	; (8002ba4 <HAL_GPIO_DeInit+0x1e4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d007      	beq.n	8002ae0 <HAL_GPIO_DeInit+0x120>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a35      	ldr	r2, [pc, #212]	; (8002ba8 <HAL_GPIO_DeInit+0x1e8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_GPIO_DeInit+0x11c>
 8002ad8:	2306      	movs	r3, #6
 8002ada:	e00c      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002adc:	2307      	movs	r3, #7
 8002ade:	e00a      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002ae0:	2305      	movs	r3, #5
 8002ae2:	e008      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	e006      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e004      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e002      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_GPIO_DeInit+0x136>
 8002af4:	2300      	movs	r3, #0
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	f002 0203 	and.w	r2, r2, #3
 8002afc:	0092      	lsls	r2, r2, #2
 8002afe:	fa03 f202 	lsl.w	r2, r3, r2
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d132      	bne.n	8002b6e <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	220f      	movs	r2, #15
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002b18:	481d      	ldr	r0, [pc, #116]	; (8002b90 <HAL_GPIO_DeInit+0x1d0>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	491c      	ldr	r1, [pc, #112]	; (8002b90 <HAL_GPIO_DeInit+0x1d0>)
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	0892      	lsrs	r2, r2, #2
 8002b24:	3202      	adds	r2, #2
 8002b26:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	43d2      	mvns	r2, r2
 8002b2e:	400a      	ands	r2, r1
 8002b30:	3302      	adds	r3, #2
 8002b32:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8002b36:	491d      	ldr	r1, [pc, #116]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b38:	4b1c      	ldr	r3, [pc, #112]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	4013      	ands	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8002b44:	4919      	ldr	r1, [pc, #100]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b46:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	4013      	ands	r3, r2
 8002b50:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8002b52:	4916      	ldr	r1, [pc, #88]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8002b60:	4912      	ldr	r1, [pc, #72]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b62:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_GPIO_DeInit+0x1ec>)
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	3301      	adds	r3, #1
 8002b72:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	fa22 f303 	lsr.w	r3, r2, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f47f af2b 	bne.w	80029d8 <HAL_GPIO_DeInit+0x18>
  }
}
 8002b82:	bf00      	nop
 8002b84:	371c      	adds	r7, #28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	40010000 	.word	0x40010000
 8002b94:	48000400 	.word	0x48000400
 8002b98:	48000800 	.word	0x48000800
 8002b9c:	48000c00 	.word	0x48000c00
 8002ba0:	48001000 	.word	0x48001000
 8002ba4:	48001400 	.word	0x48001400
 8002ba8:	48001800 	.word	0x48001800
 8002bac:	40010400 	.word	0x40010400

08002bb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	807b      	strh	r3, [r7, #2]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bc0:	787b      	ldrb	r3, [r7, #1]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bc6:	887a      	ldrh	r2, [r7, #2]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bcc:	e002      	b.n	8002bd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bce:	887a      	ldrh	r2, [r7, #2]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bea:	4b08      	ldr	r3, [pc, #32]	; (8002c0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bec:	695a      	ldr	r2, [r3, #20]
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d006      	beq.n	8002c04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bf6:	4a05      	ldr	r2, [pc, #20]	; (8002c0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bfc:	88fb      	ldrh	r3, [r7, #6]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f004 fc6a 	bl	80074d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40010400 	.word	0x40010400

08002c10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e080      	b.n	8002d24 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f8a7 	bl	8002d8a <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2224      	movs	r2, #36	; 0x24
 8002c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	f022 0201 	bic.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6852      	ldr	r2, [r2, #4]
 8002c5c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	6892      	ldr	r2, [r2, #8]
 8002c6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d107      	bne.n	8002c8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6892      	ldr	r2, [r2, #8]
 8002c82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	e006      	b.n	8002c98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6892      	ldr	r2, [r2, #8]
 8002c92:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002c96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d104      	bne.n	8002caa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6812      	ldr	r2, [r2, #0]
 8002cc6:	68d2      	ldr	r2, [r2, #12]
 8002cc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ccc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6911      	ldr	r1, [r2, #16]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6952      	ldr	r2, [r2, #20]
 8002cda:	4311      	orrs	r1, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6992      	ldr	r2, [r2, #24]
 8002ce0:	0212      	lsls	r2, r2, #8
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	69d1      	ldr	r1, [r2, #28]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6a12      	ldr	r2, [r2, #32]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	f042 0201 	orr.w	r2, r2, #1
 8002d04:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e021      	b.n	8002d82 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2224      	movs	r2, #36	; 0x24
 8002d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6812      	ldr	r2, [r2, #0]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	f022 0201 	bic.w	r2, r2, #1
 8002d54:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f821 	bl	8002d9e <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af02      	add	r7, sp, #8
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	4608      	mov	r0, r1
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	817b      	strh	r3, [r7, #10]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	813b      	strh	r3, [r7, #8]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	f040 8109 	bne.w	8002ff2 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_I2C_Mem_Write+0x38>
 8002de6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e101      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_I2C_Mem_Write+0x4a>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e0fa      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e06:	f7ff f847 	bl	8001e98 <HAL_GetTick>
 8002e0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2319      	movs	r3, #25
 8002e12:	2201      	movs	r2, #1
 8002e14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 fb09 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e0e5      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2221      	movs	r2, #33	; 0x21
 8002e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2240      	movs	r2, #64	; 0x40
 8002e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a3a      	ldr	r2, [r7, #32]
 8002e42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e50:	88f8      	ldrh	r0, [r7, #6]
 8002e52:	893a      	ldrh	r2, [r7, #8]
 8002e54:	8979      	ldrh	r1, [r7, #10]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	9301      	str	r3, [sp, #4]
 8002e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	4603      	mov	r3, r0
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 fa01 	bl	8003268 <I2C_RequestMemoryWrite>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00f      	beq.n	8002e8c <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d105      	bne.n	8002e80 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0b9      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e0b3      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2bff      	cmp	r3, #255	; 0xff
 8002e94:	d90e      	bls.n	8002eb4 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	22ff      	movs	r2, #255	; 0xff
 8002e9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	8979      	ldrh	r1, [r7, #10]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 fbd3 	bl	8003658 <I2C_TransferConfig>
 8002eb2:	e00f      	b.n	8002ed4 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	8979      	ldrh	r1, [r7, #10]
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 fbc2 	bl	8003658 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 fae3 	bl	80034a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d007      	beq.n	8002ef4 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d101      	bne.n	8002ef0 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e081      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e07f      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	1c58      	adds	r0, r3, #1
 8002efe:	68f9      	ldr	r1, [r7, #12]
 8002f00:	6248      	str	r0, [r1, #36]	; 0x24
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d135      	bne.n	8002f94 <HAL_I2C_Mem_Write+0x1e0>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d030      	beq.n	8002f94 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2180      	movs	r1, #128	; 0x80
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 fa77 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e053      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	2bff      	cmp	r3, #255	; 0xff
 8002f54:	d90e      	bls.n	8002f74 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	22ff      	movs	r2, #255	; 0xff
 8002f5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	8979      	ldrh	r1, [r7, #10]
 8002f64:	2300      	movs	r3, #0
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 fb73 	bl	8003658 <I2C_TransferConfig>
 8002f72:	e00f      	b.n	8002f94 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	8979      	ldrh	r1, [r7, #10]
 8002f86:	2300      	movs	r3, #0
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 fb62 	bl	8003658 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d19a      	bne.n	8002ed4 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 fabe 	bl	8003524 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d101      	bne.n	8002fba <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e01c      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e01a      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6859      	ldr	r1, [r3, #4]
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <HAL_I2C_Mem_Write+0x248>)
 8002fd2:	400b      	ands	r3, r1
 8002fd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	e000      	b.n	8002ff4 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8002ff2:	2302      	movs	r3, #2
  }
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	fe00e800 	.word	0xfe00e800

08003000 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b088      	sub	sp, #32
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	4608      	mov	r0, r1
 800300a:	4611      	mov	r1, r2
 800300c:	461a      	mov	r2, r3
 800300e:	4603      	mov	r3, r0
 8003010:	817b      	strh	r3, [r7, #10]
 8003012:	460b      	mov	r3, r1
 8003014:	813b      	strh	r3, [r7, #8]
 8003016:	4613      	mov	r3, r2
 8003018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800301a:	2300      	movs	r3, #0
 800301c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b20      	cmp	r3, #32
 8003028:	f040 8107 	bne.w	800323a <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d002      	beq.n	8003038 <HAL_I2C_Mem_Read+0x38>
 8003032:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0ff      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003042:	2b01      	cmp	r3, #1
 8003044:	d101      	bne.n	800304a <HAL_I2C_Mem_Read+0x4a>
 8003046:	2302      	movs	r3, #2
 8003048:	e0f8      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003052:	f7fe ff21 	bl	8001e98 <HAL_GetTick>
 8003056:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2319      	movs	r3, #25
 800305e:	2201      	movs	r2, #1
 8003060:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 f9e3 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e0e3      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2222      	movs	r2, #34	; 0x22
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2240      	movs	r2, #64	; 0x40
 8003080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a3a      	ldr	r2, [r7, #32]
 800308e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003094:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800309c:	88f8      	ldrh	r0, [r7, #6]
 800309e:	893a      	ldrh	r2, [r7, #8]
 80030a0:	8979      	ldrh	r1, [r7, #10]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	4603      	mov	r3, r0
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f93b 	bl	8003328 <I2C_RequestMemoryRead>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00f      	beq.n	80030d8 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d105      	bne.n	80030cc <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0b7      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e0b1      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	2bff      	cmp	r3, #255	; 0xff
 80030e0:	d90e      	bls.n	8003100 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	22ff      	movs	r2, #255	; 0xff
 80030e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	8979      	ldrh	r1, [r7, #10]
 80030f0:	4b54      	ldr	r3, [pc, #336]	; (8003244 <HAL_I2C_Mem_Read+0x244>)
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 faad 	bl	8003658 <I2C_TransferConfig>
 80030fe:	e00f      	b.n	8003120 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310e:	b2da      	uxtb	r2, r3
 8003110:	8979      	ldrh	r1, [r7, #10]
 8003112:	4b4c      	ldr	r3, [pc, #304]	; (8003244 <HAL_I2C_Mem_Read+0x244>)
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 fa9c 	bl	8003658 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003126:	2200      	movs	r2, #0
 8003128:	2104      	movs	r1, #4
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 f980 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e080      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	1c59      	adds	r1, r3, #1
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	6251      	str	r1, [r2, #36]	; 0x24
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800314a:	b2d2      	uxtb	r2, r2
 800314c:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800315e:	b29b      	uxth	r3, r3
 8003160:	3b01      	subs	r3, #1
 8003162:	b29a      	uxth	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316c:	2b00      	cmp	r3, #0
 800316e:	d135      	bne.n	80031dc <HAL_I2C_Mem_Read+0x1dc>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003174:	b29b      	uxth	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d030      	beq.n	80031dc <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003180:	2200      	movs	r2, #0
 8003182:	2180      	movs	r1, #128	; 0x80
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 f953 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e053      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003198:	b29b      	uxth	r3, r3
 800319a:	2bff      	cmp	r3, #255	; 0xff
 800319c:	d90e      	bls.n	80031bc <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	22ff      	movs	r2, #255	; 0xff
 80031a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	8979      	ldrh	r1, [r7, #10]
 80031ac:	2300      	movs	r3, #0
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 fa4f 	bl	8003658 <I2C_TransferConfig>
 80031ba:	e00f      	b.n	80031dc <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	8979      	ldrh	r1, [r7, #10]
 80031ce:	2300      	movs	r3, #0
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 fa3e 	bl	8003658 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d19c      	bne.n	8003120 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f99a 	bl	8003524 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d007      	beq.n	8003206 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d101      	bne.n	8003202 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e01c      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e01a      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2220      	movs	r2, #32
 800320c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <HAL_I2C_Mem_Read+0x248>)
 800321a:	400b      	ands	r3, r1
 800321c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	e000      	b.n	800323c <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
  }
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	80002400 	.word	0x80002400
 8003248:	fe00e800 	.word	0xfe00e800

0800324c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800325a:	b2db      	uxtb	r3, r3
}
 800325c:	4618      	mov	r0, r3
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	8979      	ldrh	r1, [r7, #10]
 8003288:	4b26      	ldr	r3, [pc, #152]	; (8003324 <I2C_RequestMemoryWrite+0xbc>)
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 f9e1 	bl	8003658 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003296:	69fa      	ldr	r2, [r7, #28]
 8003298:	69b9      	ldr	r1, [r7, #24]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 f902 	bl	80034a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d007      	beq.n	80032b6 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d101      	bne.n	80032b2 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e034      	b.n	800331c <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e032      	b.n	800331c <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d105      	bne.n	80032c8 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	893a      	ldrh	r2, [r7, #8]
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	629a      	str	r2, [r3, #40]	; 0x28
 80032c6:	e01b      	b.n	8003300 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	893a      	ldrh	r2, [r7, #8]
 80032ce:	0a12      	lsrs	r2, r2, #8
 80032d0:	b292      	uxth	r2, r2
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d6:	69fa      	ldr	r2, [r7, #28]
 80032d8:	69b9      	ldr	r1, [r7, #24]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f8e2 	bl	80034a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d007      	beq.n	80032f6 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d101      	bne.n	80032f2 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e014      	b.n	800331c <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e012      	b.n	800331c <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	893a      	ldrh	r2, [r7, #8]
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2200      	movs	r2, #0
 8003308:	2180      	movs	r1, #128	; 0x80
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f890 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e000      	b.n	800331c <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	80002000 	.word	0x80002000

08003328 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4603      	mov	r3, r0
 8003338:	817b      	strh	r3, [r7, #10]
 800333a:	460b      	mov	r3, r1
 800333c:	813b      	strh	r3, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	b2da      	uxtb	r2, r3
 8003346:	8979      	ldrh	r1, [r7, #10]
 8003348:	4b26      	ldr	r3, [pc, #152]	; (80033e4 <I2C_RequestMemoryRead+0xbc>)
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	2300      	movs	r3, #0
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 f982 	bl	8003658 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003354:	69fa      	ldr	r2, [r7, #28]
 8003356:	69b9      	ldr	r1, [r7, #24]
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f8a3 	bl	80034a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d007      	beq.n	8003374 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003368:	2b04      	cmp	r3, #4
 800336a:	d101      	bne.n	8003370 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e034      	b.n	80033da <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e032      	b.n	80033da <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	893a      	ldrh	r2, [r7, #8]
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	629a      	str	r2, [r3, #40]	; 0x28
 8003384:	e01b      	b.n	80033be <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	893a      	ldrh	r2, [r7, #8]
 800338c:	0a12      	lsrs	r2, r2, #8
 800338e:	b292      	uxth	r2, r2
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003394:	69fa      	ldr	r2, [r7, #28]
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f883 	bl	80034a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d007      	beq.n	80033b4 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d101      	bne.n	80033b0 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e014      	b.n	80033da <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e012      	b.n	80033da <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	893a      	ldrh	r2, [r7, #8]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	2200      	movs	r2, #0
 80033c6:	2140      	movs	r1, #64	; 0x40
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f831 	bl	8003430 <I2C_WaitOnFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e000      	b.n	80033da <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	80002000 	.word	0x80002000

080033e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d103      	bne.n	8003406 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2200      	movs	r2, #0
 8003404:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d007      	beq.n	8003424 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	6992      	ldr	r2, [r2, #24]
 800341e:	f042 0201 	orr.w	r2, r2, #1
 8003422:	619a      	str	r2, [r3, #24]
  }
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	603b      	str	r3, [r7, #0]
 800343c:	4613      	mov	r3, r2
 800343e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003440:	e01c      	b.n	800347c <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d018      	beq.n	800347c <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d007      	beq.n	8003460 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003450:	f7fe fd22 	bl	8001e98 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	1ad2      	subs	r2, r2, r3
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d90d      	bls.n	800347c <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e00f      	b.n	800349c <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	401a      	ands	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	429a      	cmp	r2, r3
 800348a:	bf0c      	ite	eq
 800348c:	2301      	moveq	r3, #1
 800348e:	2300      	movne	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	429a      	cmp	r2, r3
 8003498:	d0d3      	beq.n	8003442 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034b0:	e02c      	b.n	800350c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f870 	bl	800359c <I2C_IsAcknowledgeFailed>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e02a      	b.n	800351c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034cc:	d01e      	beq.n	800350c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d007      	beq.n	80034e4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80034d4:	f7fe fce0 	bl	8001e98 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	1ad2      	subs	r2, r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d913      	bls.n	800350c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e8:	f043 0220 	orr.w	r2, r3, #32
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e007      	b.n	800351c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b02      	cmp	r3, #2
 8003518:	d1cb      	bne.n	80034b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003530:	e028      	b.n	8003584 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 f830 	bl	800359c <I2C_IsAcknowledgeFailed>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e026      	b.n	8003594 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800354c:	f7fe fca4 	bl	8001e98 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	1ad2      	subs	r2, r2, r3
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	429a      	cmp	r2, r3
 800355a:	d913      	bls.n	8003584 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003560:	f043 0220 	orr.w	r2, r3, #32
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e007      	b.n	8003594 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	2b20      	cmp	r3, #32
 8003590:	d1cf      	bne.n	8003532 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	f003 0310 	and.w	r3, r3, #16
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d148      	bne.n	8003648 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035b6:	e01c      	b.n	80035f2 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035be:	d018      	beq.n	80035f2 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <I2C_IsAcknowledgeFailed+0x3a>
 80035c6:	f7fe fc67 	bl	8001e98 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	1ad2      	subs	r2, r2, r3
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d90d      	bls.n	80035f2 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e02b      	b.n	800364a <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	f003 0320 	and.w	r3, r3, #32
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d1db      	bne.n	80035b8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2210      	movs	r2, #16
 8003606:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2220      	movs	r2, #32
 800360e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff fee9 	bl	80033e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6859      	ldr	r1, [r3, #4]
 8003620:	4b0c      	ldr	r3, [pc, #48]	; (8003654 <I2C_IsAcknowledgeFailed+0xb8>)
 8003622:	400b      	ands	r3, r1
 8003624:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2204      	movs	r2, #4
 800362a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e000      	b.n	800364a <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	fe00e800 	.word	0xfe00e800

08003658 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	460b      	mov	r3, r1
 8003664:	817b      	strh	r3, [r7, #10]
 8003666:	4613      	mov	r3, r2
 8003668:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6859      	ldr	r1, [r3, #4]
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	0d5b      	lsrs	r3, r3, #21
 8003678:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 800367c:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <I2C_TransferConfig+0x54>)
 800367e:	4303      	orrs	r3, r0
 8003680:	43db      	mvns	r3, r3
 8003682:	4019      	ands	r1, r3
 8003684:	897b      	ldrh	r3, [r7, #10]
 8003686:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800368a:	7a7b      	ldrb	r3, [r7, #9]
 800368c:	041b      	lsls	r3, r3, #16
 800368e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003692:	4318      	orrs	r0, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4318      	orrs	r0, r3
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	4303      	orrs	r3, r0
 800369c:	430b      	orrs	r3, r1
 800369e:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	03ff63ff 	.word	0x03ff63ff

080036b0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80036bc:	2300      	movs	r3, #0
 80036be:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e0a8      	b.n	800381c <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f003 feb8 	bl	8007454 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	6812      	ldr	r2, [r2, #0]
 80036f6:	f022 0201 	bic.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80036fc:	2300      	movs	r3, #0
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	e00a      	b.n	8003718 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	3304      	adds	r3, #4
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	2200      	movs	r2, #0
 8003710:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	3301      	adds	r3, #1
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	d9f1      	bls.n	8003702 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	6892      	ldr	r2, [r2, #8]
 8003728:	f042 0204 	orr.w	r2, r2, #4
 800372c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	4b3a      	ldr	r3, [pc, #232]	; (8003824 <HAL_LCD_Init+0x174>)
 800373a:	400b      	ands	r3, r1
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	6848      	ldr	r0, [r1, #4]
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	6889      	ldr	r1, [r1, #8]
 8003744:	4308      	orrs	r0, r1
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800374a:	4308      	orrs	r0, r1
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003750:	4308      	orrs	r0, r1
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	69c9      	ldr	r1, [r1, #28]
 8003756:	4308      	orrs	r0, r1
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	6a09      	ldr	r1, [r1, #32]
 800375c:	4308      	orrs	r0, r1
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	6989      	ldr	r1, [r1, #24]
 8003762:	4308      	orrs	r0, r1
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003768:	4301      	orrs	r1, r0
 800376a:	430b      	orrs	r3, r1
 800376c:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f94e 	bl	8003a10 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	68d0      	ldr	r0, [r2, #12]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6912      	ldr	r2, [r2, #16]
 800378a:	4310      	orrs	r0, r2
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6952      	ldr	r2, [r2, #20]
 8003790:	4310      	orrs	r0, r2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003796:	4302      	orrs	r2, r0
 8003798:	430a      	orrs	r2, r1
 800379a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	6812      	ldr	r2, [r2, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80037ac:	f7fe fb74 	bl	8001e98 <HAL_GetTick>
 80037b0:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80037b2:	e00c      	b.n	80037ce <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80037b4:	f7fe fb70 	bl	8001e98 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037c2:	d904      	bls.n	80037ce <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2208      	movs	r2, #8
 80037c8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e026      	b.n	800381c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d1eb      	bne.n	80037b4 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80037dc:	f7fe fb5c 	bl	8001e98 <HAL_GetTick>
 80037e0:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80037e2:	e00c      	b.n	80037fe <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80037e4:	f7fe fb58 	bl	8001e98 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037f2:	d904      	bls.n	80037fe <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2210      	movs	r2, #16
 80037f8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e00e      	b.n	800381c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 0310 	and.w	r3, r3, #16
 8003808:	2b10      	cmp	r3, #16
 800380a:	d1eb      	bne.n	80037e4 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	fc00000e 	.word	0xfc00000e

08003828 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
 8003834:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b01      	cmp	r3, #1
 8003844:	d005      	beq.n	8003852 <HAL_LCD_Write+0x2a>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d144      	bne.n	80038dc <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b01      	cmp	r3, #1
 800385c:	d12a      	bne.n	80038b4 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_LCD_Write+0x44>
 8003868:	2302      	movs	r3, #2
 800386a:	e038      	b.n	80038de <HAL_LCD_Write+0xb6>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800387c:	f7fe fb0c 	bl	8001e98 <HAL_GetTick>
 8003880:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003882:	e010      	b.n	80038a6 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003884:	f7fe fb08 	bl	8001e98 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003892:	d908      	bls.n	80038a6 <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2202      	movs	r2, #2
 8003898:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e01b      	b.n	80038de <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d0e7      	beq.n	8003884 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	3304      	adds	r3, #4
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	401a      	ands	r2, r3
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	431a      	orrs	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	3304      	adds	r3, #4
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80038d8:	2300      	movs	r3, #0
 80038da:	e000      	b.n	80038de <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
  }
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d005      	beq.n	800390e <HAL_LCD_Clear+0x28>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d140      	bne.n	8003990 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_LCD_Clear+0x36>
 8003918:	2302      	movs	r3, #2
 800391a:	e03a      	b.n	8003992 <HAL_LCD_Clear+0xac>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 800392c:	f7fe fab4 	bl	8001e98 <HAL_GetTick>
 8003930:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003932:	e010      	b.n	8003956 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003934:	f7fe fab0 	bl	8001e98 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003942:	d908      	bls.n	8003956 <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e01d      	b.n	8003992 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b04      	cmp	r3, #4
 8003962:	d0e7      	beq.n	8003934 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003964:	2300      	movs	r3, #0
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	e00a      	b.n	8003980 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	3304      	adds	r3, #4
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	2200      	movs	r2, #0
 8003978:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	3301      	adds	r3, #1
 800397e:	60fb      	str	r3, [r7, #12]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b0f      	cmp	r3, #15
 8003984:	d9f1      	bls.n	800396a <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f807 	bl	800399a <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	e000      	b.n	8003992 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
  }
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80039a2:	2300      	movs	r3, #0
 80039a4:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2208      	movs	r2, #8
 80039ac:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6812      	ldr	r2, [r2, #0]
 80039b6:	6892      	ldr	r2, [r2, #8]
 80039b8:	f042 0204 	orr.w	r2, r2, #4
 80039bc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039be:	f7fe fa6b 	bl	8001e98 <HAL_GetTick>
 80039c2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80039c4:	e010      	b.n	80039e8 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80039c6:	f7fe fa67 	bl	8001e98 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039d4:	d908      	bls.n	80039e8 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2204      	movs	r2, #4
 80039da:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e00f      	b.n	8003a08 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b08      	cmp	r3, #8
 80039f4:	d1e7      	bne.n	80039c6 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003a1c:	f7fe fa3c 	bl	8001e98 <HAL_GetTick>
 8003a20:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003a22:	e00c      	b.n	8003a3e <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003a24:	f7fe fa38 	bl	8001e98 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a32:	d904      	bls.n	8003a3e <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e007      	b.n	8003a4e <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	d1eb      	bne.n	8003a24 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a5c:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40007000 	.word	0x40007000

08003a74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a86:	d12f      	bne.n	8003ae8 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a88:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a94:	d037      	beq.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a96:	4a1f      	ldr	r2, [pc, #124]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a98:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aa0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aa4:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8003aa6:	4b1c      	ldr	r3, [pc, #112]	; (8003b18 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a1c      	ldr	r2, [pc, #112]	; (8003b1c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003aac:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab0:	0c9b      	lsrs	r3, r3, #18
 8003ab2:	2232      	movs	r2, #50	; 0x32
 8003ab4:	fb02 f303 	mul.w	r3, r2, r3
 8003ab8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8003aba:	e002      	b.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d006      	beq.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x62>
 8003ac8:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ad4:	d0f2      	beq.n	8003abc <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ae2:	d110      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e00f      	b.n	8003b08 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003af0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af4:	d007      	beq.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003af6:	4a07      	ldr	r2, [pc, #28]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003af8:	4b06      	ldr	r3, [pc, #24]	; (8003b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b04:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}  
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	40007000 	.word	0x40007000
 8003b18:	20000048 	.word	0x20000048
 8003b1c:	431bde83 	.word	0x431bde83

08003b20 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003b24:	4a05      	ldr	r2, [pc, #20]	; (8003b3c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003b26:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b2e:	6053      	str	r3, [r2, #4]
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40007000 	.word	0x40007000

08003b40 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003b44:	4a05      	ldr	r2, [pc, #20]	; (8003b5c <HAL_PWREx_DisableVddIO2+0x1c>)
 8003b46:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <HAL_PWREx_DisableVddIO2+0x1c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b4e:	6053      	str	r3, [r2, #4]
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40007000 	.word	0x40007000

08003b60 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003b6c:	f7fe f994 	bl	8001e98 <HAL_GetTick>
 8003b70:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d101      	bne.n	8003b7c <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e06f      	b.n	8003c5c <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d101      	bne.n	8003b8c <HAL_QSPI_Init+0x2c>
 8003b88:	2302      	movs	r3, #2
 8003b8a:	e067      	b.n	8003c5c <HAL_QSPI_Init+0xfc>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10b      	bne.n	8003bb8 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f004 f82d 	bl	8007c08 <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8003bae:	f241 3188 	movw	r1, #5000	; 0x1388
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fda2 	bl	80046fc <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6812      	ldr	r2, [r2, #0]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6892      	ldr	r2, [r2, #8]
 8003bca:	3a01      	subs	r2, #1
 8003bcc:	0212      	lsls	r2, r2, #8
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	2120      	movs	r1, #32
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fdcd 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 8003be4:	4603      	mov	r3, r0
 8003be6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d131      	bne.n	8003c52 <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003bfc:	f023 0310 	bic.w	r3, r3, #16
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	6849      	ldr	r1, [r1, #4]
 8003c04:	0608      	lsls	r0, r1, #24
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	68c9      	ldr	r1, [r1, #12]
 8003c0a:	4301      	orrs	r1, r0
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6859      	ldr	r1, [r3, #4]
 8003c1a:	4b12      	ldr	r3, [pc, #72]	; (8003c64 <HAL_QSPI_Init+0x104>)
 8003c1c:	400b      	ands	r3, r1
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	6909      	ldr	r1, [r1, #16]
 8003c22:	0408      	lsls	r0, r1, #16
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	6949      	ldr	r1, [r1, #20]
 8003c28:	4308      	orrs	r0, r1
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	6989      	ldr	r1, [r1, #24]
 8003c2e:	4301      	orrs	r1, r0
 8003c30:	430b      	orrs	r3, r1
 8003c32:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	6812      	ldr	r2, [r2, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	ffe0f8fe 	.word	0xffe0f8fe

08003c68 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e022      	b.n	8003cc0 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d101      	bne.n	8003c8a <HAL_QSPI_DeInit+0x22>
 8003c86:	2302      	movs	r3, #2
 8003c88:	e01a      	b.n	8003cc0 <HAL_QSPI_DeInit+0x58>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6812      	ldr	r2, [r2, #0]
 8003c9a:	6812      	ldr	r2, [r2, #0]
 8003c9c:	f022 0201 	bic.w	r2, r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f003 ffe8 	bl	8007c78 <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3708      	adds	r7, #8
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0) && ((itsource & QSPI_IT_FT) !=0 ))
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f003 0304 	and.w	r3, r3, #4
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d060      	beq.n	8003dac <HAL_QSPI_IRQHandler+0xe4>
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d05b      	beq.n	8003dac <HAL_QSPI_IRQHandler+0xe4>
  {
    data_reg = &hqspi->Instance->DR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	3320      	adds	r3, #32
 8003cfa:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b12      	cmp	r3, #18
 8003d06:	d123      	bne.n	8003d50 <HAL_QSPI_IRQHandler+0x88>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003d08:	e01a      	b.n	8003d40 <HAL_QSPI_IRQHandler+0x78>
      {
        if (hqspi->TxXferCount > 0)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00d      	beq.n	8003d2e <HAL_QSPI_IRQHandler+0x66>
        {
          /* Fill the FIFO until the threshold is reached */
          *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	1c59      	adds	r1, r3, #1
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	61d1      	str	r1, [r2, #28]
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	701a      	strb	r2, [r3, #0]
          hqspi->TxXferCount--;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d26:	1e5a      	subs	r2, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	625a      	str	r2, [r3, #36]	; 0x24
 8003d2c:	e008      	b.n	8003d40 <HAL_QSPI_IRQHandler+0x78>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6812      	ldr	r2, [r2, #0]
 8003d36:	6812      	ldr	r2, [r2, #0]
 8003d38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d3c:	601a      	str	r2, [r3, #0]
          break;
 8003d3e:	e031      	b.n	8003da4 <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1dd      	bne.n	8003d0a <HAL_QSPI_IRQHandler+0x42>
 8003d4e:	e029      	b.n	8003da4 <HAL_QSPI_IRQHandler+0xdc>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b22      	cmp	r3, #34	; 0x22
 8003d5a:	d123      	bne.n	8003da4 <HAL_QSPI_IRQHandler+0xdc>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003d5c:	e01b      	b.n	8003d96 <HAL_QSPI_IRQHandler+0xce>
      {
        if (hqspi->RxXferCount > 0)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00e      	beq.n	8003d84 <HAL_QSPI_IRQHandler+0xbc>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	1c59      	adds	r1, r3, #1
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6291      	str	r1, [r2, #40]	; 0x28
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	7812      	ldrb	r2, [r2, #0]
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]
          hqspi->RxXferCount--;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	1e5a      	subs	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	631a      	str	r2, [r3, #48]	; 0x30
 8003d82:	e008      	b.n	8003d96 <HAL_QSPI_IRQHandler+0xce>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d92:	601a      	str	r2, [r3, #0]
          break;
 8003d94:	e006      	b.n	8003da4 <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1dc      	bne.n	8003d5e <HAL_QSPI_IRQHandler+0x96>
        }
      }
    }
    
    /* FIFO Threshold callback */
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 fbd3 	bl	8004550 <HAL_QSPI_FifoThresholdCallback>
 8003daa:	e126      	b.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0) && ((itsource & QSPI_IT_TC) != 0))
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 80ac 	beq.w	8003f10 <HAL_QSPI_IRQHandler+0x248>
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 80a6 	beq.w	8003f10 <HAL_QSPI_IRQHandler+0x248>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6812      	ldr	r2, [r2, #0]
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8003dda:	601a      	str	r2, [r3, #0]
    
    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b12      	cmp	r3, #18
 8003de6:	d123      	bne.n	8003e30 <HAL_QSPI_IRQHandler+0x168>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0304 	and.w	r3, r3, #4
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d011      	beq.n	8003e1a <HAL_QSPI_IRQHandler+0x152>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6812      	ldr	r2, [r2, #0]
 8003dfe:	6812      	ldr	r2, [r2, #0]
 8003e00:	f022 0204 	bic.w	r2, r2, #4
 8003e04:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	f022 0201 	bic.w	r2, r2, #1
 8003e18:	601a      	str	r2, [r3, #0]
      }
      
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fc1c 	bl	8004658 <HAL_QSPI_Abort_IT>
#endif
      
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* TX Complete callback */
      HAL_QSPI_TxCpltCallback(hqspi);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fb87 	bl	800453c <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003e2e:	e0e3      	b.n	8003ff8 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b22      	cmp	r3, #34	; 0x22
 8003e3a:	d144      	bne.n	8003ec6 <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d012      	beq.n	8003e70 <HAL_QSPI_IRQHandler+0x1a8>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	f022 0204 	bic.w	r2, r2, #4
 8003e58:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e64:	6812      	ldr	r2, [r2, #0]
 8003e66:	6812      	ldr	r2, [r2, #0]
 8003e68:	f022 0201 	bic.w	r2, r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	e01f      	b.n	8003eb0 <HAL_QSPI_IRQHandler+0x1e8>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	3320      	adds	r3, #32
 8003e76:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8003e78:	e011      	b.n	8003e9e <HAL_QSPI_IRQHandler+0x1d6>
        {
          if (hqspi->RxXferCount > 0)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d015      	beq.n	8003eae <HAL_QSPI_IRQHandler+0x1e6>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e86:	1c59      	adds	r1, r3, #1
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6291      	str	r1, [r2, #40]	; 0x28
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	7812      	ldrb	r2, [r2, #0]
 8003e90:	b2d2      	uxtb	r2, r2
 8003e92:	701a      	strb	r2, [r3, #0]
            hqspi->RxXferCount--;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e98:	1e5a      	subs	r2, r3, #1
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	631a      	str	r2, [r3, #48]	; 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1e6      	bne.n	8003e7a <HAL_QSPI_IRQHandler+0x1b2>
 8003eac:	e000      	b.n	8003eb0 <HAL_QSPI_IRQHandler+0x1e8>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8003eae:	bf00      	nop
        }
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fbd1 	bl	8004658 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* RX Complete callback */
      HAL_QSPI_RxCpltCallback(hqspi);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fb32 	bl	8004528 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003ec4:	e098      	b.n	8003ff8 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d107      	bne.n	8003ee2 <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Command Complete callback */
      HAL_QSPI_CmdCpltCallback(hqspi);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fb1a 	bl	8004514 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003ee0:	e08a      	b.n	8003ff8 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	f040 8084 	bne.w	8003ff8 <HAL_QSPI_IRQHandler+0x330>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d103      	bne.n	8003f08 <HAL_QSPI_IRQHandler+0x240>
      {
        /* Abort called by the user */

        /* Abort Complete callback */
        HAL_QSPI_AbortCpltCallback(hqspi);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fafd 	bl	8004500 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003f06:	e077      	b.n	8003ff8 <HAL_QSPI_IRQHandler+0x330>
      else 
      {
        /* Abort due to an error (eg :  DMA error) */

        /* Error callback */
        HAL_QSPI_ErrorCallback(hqspi);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 faef 	bl	80044ec <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003f0e:	e073      	b.n	8003ff8 <HAL_QSPI_IRQHandler+0x330>
      }
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0) && ((itsource & QSPI_IT_SM) != 0))
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d01f      	beq.n	8003f5a <HAL_QSPI_IRQHandler+0x292>
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d01a      	beq.n	8003f5a <HAL_QSPI_IRQHandler+0x292>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2208      	movs	r2, #8
 8003f2a:	60da      	str	r2, [r3, #12]
   
    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00b      	beq.n	8003f52 <HAL_QSPI_IRQHandler+0x28a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	6812      	ldr	r2, [r2, #0]
 8003f44:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8003f48:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Status match callback */
    HAL_QSPI_StatusMatchCallback(hqspi);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 fb06 	bl	8004564 <HAL_QSPI_StatusMatchCallback>
 8003f58:	e04f      	b.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0) && ((itsource & QSPI_IT_TE) != 0))
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d037      	beq.n	8003fd4 <HAL_QSPI_IRQHandler+0x30c>
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d032      	beq.n	8003fd4 <HAL_QSPI_IRQHandler+0x30c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2201      	movs	r2, #1
 8003f74:	60da      	str	r2, [r3, #12]
    
    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003f84:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f8a:	f043 0202 	orr.w	r2, r3, #2
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d011      	beq.n	8003fc4 <HAL_QSPI_IRQHandler+0x2fc>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	6812      	ldr	r2, [r2, #0]
 8003faa:	f022 0204 	bic.w	r2, r2, #4
 8003fae:	601a      	str	r2, [r3, #0]
      
      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb4:	4a13      	ldr	r2, [pc, #76]	; (8004004 <HAL_QSPI_IRQHandler+0x33c>)
 8003fb6:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fe fa43 	bl	8002448 <HAL_DMA_Abort_IT>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003fc2:	e01a      	b.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Error callback */
      HAL_QSPI_ErrorCallback(hqspi);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 fa8d 	bl	80044ec <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003fd2:	e012      	b.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0) && ((itsource & QSPI_IT_TO) != 0))
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00d      	beq.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d008      	beq.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2210      	movs	r2, #16
 8003fee:	60da      	str	r2, [r3, #12]
    
    /* Timeout callback */
    HAL_QSPI_TimeOutCallback(hqspi);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fac1 	bl	8004578 <HAL_QSPI_TimeOutCallback>
  }
}
 8003ff6:	e000      	b.n	8003ffa <HAL_QSPI_IRQHandler+0x332>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003ff8:	bf00      	nop
}
 8003ffa:	bf00      	nop
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	08004719 	.word	0x08004719

08004008 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af02      	add	r7, sp, #8
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004018:	f7fd ff3e 	bl	8001e98 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b01      	cmp	r3, #1
 8004028:	d101      	bne.n	800402e <HAL_QSPI_Command+0x26>
 800402a:	2302      	movs	r3, #2
 800402c:	e048      	b.n	80040c0 <HAL_QSPI_Command+0xb8>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b01      	cmp	r3, #1
 8004040:	d137      	bne.n	80040b2 <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2200      	movs	r2, #0
 8004058:	2120      	movs	r1, #32
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 fb8f 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004064:	7dfb      	ldrb	r3, [r7, #23]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d125      	bne.n	80040b6 <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800406a:	2200      	movs	r2, #0
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fbbc 	bl	80047ec <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	2b00      	cmp	r3, #0
 800407a:	d115      	bne.n	80040a8 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2201      	movs	r2, #1
 8004084:	2102      	movs	r1, #2
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 fb79 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004090:	7dfb      	ldrb	r3, [r7, #23]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10f      	bne.n	80040b6 <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2202      	movs	r2, #2
 800409c:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80040a6:	e006      	b.n	80040b6 <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80040b0:	e001      	b.n	80040b6 <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 80040b2:	2302      	movs	r3, #2
 80040b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80040be:	7dfb      	ldrb	r3, [r7, #23]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b08a      	sub	sp, #40	; 0x28
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80040d8:	f7fd fede 	bl	8001e98 <HAL_GetTick>
 80040dc:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	3320      	adds	r3, #32
 80040e4:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d101      	bne.n	80040f6 <HAL_QSPI_Transmit+0x2e>
 80040f2:	2302      	movs	r3, #2
 80040f4:	e079      	b.n	80041ea <HAL_QSPI_Transmit+0x122>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	d168      	bne.n	80041dc <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d059      	beq.n	80041ca <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2212      	movs	r2, #18
 800411a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	68ba      	ldr	r2, [r7, #8]
 800413a:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	6952      	ldr	r2, [r2, #20]
 8004146:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800414a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 800414c:	e019      	b.n	8004182 <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	2201      	movs	r2, #1
 8004156:	2104      	movs	r1, #4
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 fb10 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800415e:	4603      	mov	r3, r0
 8004160:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004162:	7ffb      	ldrb	r3, [r7, #31]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d111      	bne.n	800418c <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	1c59      	adds	r1, r3, #1
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	61d1      	str	r1, [r2, #28]
 8004172:	781a      	ldrb	r2, [r3, #0]
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	1e5a      	subs	r2, r3, #1
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1e1      	bne.n	800414e <HAL_QSPI_Transmit+0x86>
 800418a:	e000      	b.n	800418e <HAL_QSPI_Transmit+0xc6>
          break;
 800418c:	bf00      	nop
      }
    
      if (status == HAL_OK)
 800418e:	7ffb      	ldrb	r3, [r7, #31]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d115      	bne.n	80041c0 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	2201      	movs	r2, #1
 800419c:	2102      	movs	r1, #2
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 faed 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80041a8:	7ffb      	ldrb	r3, [r7, #31]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d108      	bne.n	80041c0 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2202      	movs	r2, #2
 80041b4:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 f9e8 	bl	800458c <HAL_QSPI_Abort>
 80041bc:	4603      	mov	r3, r0
 80041be:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80041c8:	e00a      	b.n	80041e0 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ce:	f043 0208 	orr.w	r2, r3, #8
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	77fb      	strb	r3, [r7, #31]
 80041da:	e001      	b.n	80041e0 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 80041dc:	2302      	movs	r3, #2
 80041de:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80041e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3720      	adds	r7, #32
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b08a      	sub	sp, #40	; 0x28
 80041f6:	af02      	add	r7, sp, #8
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041fe:	2300      	movs	r3, #0
 8004200:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004202:	f7fd fe49 	bl	8001e98 <HAL_GetTick>
 8004206:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3320      	adds	r3, #32
 8004216:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b01      	cmp	r3, #1
 8004222:	d101      	bne.n	8004228 <HAL_QSPI_Receive+0x36>
 8004224:	2302      	movs	r3, #2
 8004226:	e080      	b.n	800432a <HAL_QSPI_Receive+0x138>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b01      	cmp	r3, #1
 800423a:	d16f      	bne.n	800431c <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d060      	beq.n	800430a <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2222      	movs	r2, #34	; 0x22
 800424c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	6952      	ldr	r2, [r2, #20]
 8004278:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800427c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004280:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 800428a:	e01a      	b.n	80042c2 <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	2201      	movs	r2, #1
 8004294:	2106      	movs	r1, #6
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 fa71 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800429c:	4603      	mov	r3, r0
 800429e:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80042a0:	7ffb      	ldrb	r3, [r7, #31]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d112      	bne.n	80042cc <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	1c59      	adds	r1, r3, #1
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	6291      	str	r1, [r2, #40]	; 0x28
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	7812      	ldrb	r2, [r2, #0]
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042bc:	1e5a      	subs	r2, r3, #1
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1e0      	bne.n	800428c <HAL_QSPI_Receive+0x9a>
 80042ca:	e000      	b.n	80042ce <HAL_QSPI_Receive+0xdc>
          break;
 80042cc:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80042ce:	7ffb      	ldrb	r3, [r7, #31]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d115      	bne.n	8004300 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	2201      	movs	r2, #1
 80042dc:	2102      	movs	r1, #2
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 fa4d 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80042e8:	7ffb      	ldrb	r3, [r7, #31]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d108      	bne.n	8004300 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2202      	movs	r2, #2
 80042f4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 f948 	bl	800458c <HAL_QSPI_Abort>
 80042fc:	4603      	mov	r3, r0
 80042fe:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004308:	e00a      	b.n	8004320 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800430e:	f043 0208 	orr.w	r2, r3, #8
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	77fb      	strb	r3, [r7, #31]
 800431a:	e001      	b.n	8004320 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 800431c:	2302      	movs	r3, #2
 800431e:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004328:	7ffb      	ldrb	r3, [r7, #31]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b088      	sub	sp, #32
 8004336:	af02      	add	r7, sp, #8
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004344:	f7fd fda8 	bl	8001e98 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_QSPI_AutoPolling+0x28>
 8004356:	2302      	movs	r3, #2
 8004358:	e060      	b.n	800441c <HAL_QSPI_AutoPolling+0xea>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d14f      	bne.n	800440e <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2242      	movs	r2, #66	; 0x42
 8004378:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2200      	movs	r2, #0
 8004384:	2120      	movs	r1, #32
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f9f9 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004390:	7dfb      	ldrb	r3, [r7, #23]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d13d      	bne.n	8004412 <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6852      	ldr	r2, [r2, #4]
 80043a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6892      	ldr	r2, [r2, #8]
 80043b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	6812      	ldr	r2, [r2, #0]
 80043be:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6912      	ldr	r2, [r2, #16]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80043cc:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80043d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043da:	68b9      	ldr	r1, [r7, #8]
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 fa05 	bl	80047ec <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	2201      	movs	r2, #1
 80043ea:	2108      	movs	r1, #8
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f9c6 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80043f6:	7dfb      	ldrb	r3, [r7, #23]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10a      	bne.n	8004412 <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2208      	movs	r2, #8
 8004402:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800440c:	e001      	b.n	8004412 <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 800440e:	2302      	movs	r3, #2
 8004410:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800441a:	7dfb      	ldrb	r3, [r7, #23]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3718      	adds	r7, #24
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af02      	add	r7, sp, #8
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004434:	f7fd fd30 	bl	8001e98 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <HAL_QSPI_MemoryMapped+0x26>
 8004446:	2302      	movs	r3, #2
 8004448:	e04c      	b.n	80044e4 <HAL_QSPI_MemoryMapped+0xc0>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b01      	cmp	r3, #1
 800445c:	d13b      	bne.n	80044d6 <HAL_QSPI_MemoryMapped+0xb2>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2282      	movs	r2, #130	; 0x82
 8004468:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2200      	movs	r2, #0
 8004476:	2120      	movs	r1, #32
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f980 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004482:	7dfb      	ldrb	r3, [r7, #23]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d128      	bne.n	80044da <HAL_QSPI_MemoryMapped+0xb6>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	f022 0108 	bic.w	r1, r2, #8
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6852      	ldr	r2, [r2, #4]
 800449a:	430a      	orrs	r2, r1
 800449c:	601a      	str	r2, [r3, #0]
      
    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d110      	bne.n	80044c8 <HAL_QSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));
        
        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6812      	ldr	r2, [r2, #0]
 80044ae:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2210      	movs	r2, #16
 80044b6:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	6812      	ldr	r2, [r2, #0]
 80044c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80044c6:	601a      	str	r2, [r3, #0]
      }
      
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 80044c8:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 f98c 	bl	80047ec <QSPI_Config>
 80044d4:	e001      	b.n	80044da <HAL_QSPI_MemoryMapped+0xb6>
    }
  }
  else
  {
    status = HAL_BUSY;   
 80044d6:	2302      	movs	r3, #2
 80044d8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 80044e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
 __weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */ 
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af02      	add	r7, sp, #8
 8004592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004594:	2300      	movs	r3, #0
 8004596:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004598:	f7fd fc7e 	bl	8001e98 <HAL_GetTick>
 800459c:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d04e      	beq.n	800464c <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d017      	beq.n	80045f4 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	6812      	ldr	r2, [r2, #0]
 80045ce:	f022 0204 	bic.w	r2, r2, #4
 80045d2:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d8:	4618      	mov	r0, r3
 80045da:	f7fd ff03 	bl	80023e4 <HAL_DMA_Abort>
 80045de:	4603      	mov	r3, r0
 80045e0:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ec:	f043 0204 	orr.w	r2, r3, #4
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	f042 0202 	orr.w	r2, r2, #2
 8004602:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2201      	movs	r2, #1
 800460e:	2102      	movs	r1, #2
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f8b4 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10e      	bne.n	800463e <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2202      	movs	r2, #2
 8004626:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2200      	movs	r2, #0
 8004632:	2120      	movs	r1, #32
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f8a2 	bl	800477e <QSPI_WaitFlagStateUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d103      	bne.n	800464c <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 800464c:	7bfb      	ldrb	r3, [r7, #15]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
	...

08004658 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	73fb      	strb	r3, [r7, #15]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800466a:	b2db      	uxtb	r3, r3
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d03c      	beq.n	80046ee <HAL_QSPI_Abort_IT+0x96>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;   
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2208      	movs	r2, #8
 8004680:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6812      	ldr	r2, [r2, #0]
 800468c:	6812      	ldr	r2, [r2, #0]
 800468e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004692:	601a      	str	r2, [r3, #0]
  
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d011      	beq.n	80046c6 <HAL_QSPI_Abort_IT+0x6e>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6812      	ldr	r2, [r2, #0]
 80046aa:	6812      	ldr	r2, [r2, #0]
 80046ac:	f022 0204 	bic.w	r2, r2, #4
 80046b0:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b6:	4a10      	ldr	r2, [pc, #64]	; (80046f8 <HAL_QSPI_Abort_IT+0xa0>)
 80046b8:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fd fec2 	bl	8002448 <HAL_DMA_Abort_IT>
 80046c4:	e013      	b.n	80046ee <HAL_QSPI_Abort_IT+0x96>
    }  
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2202      	movs	r2, #2
 80046cc:	60da      	str	r2, [r3, #12]
    
      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6812      	ldr	r2, [r2, #0]
 80046d6:	6812      	ldr	r2, [r2, #0]
 80046d8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80046dc:	601a      	str	r2, [r3, #0]
    
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6812      	ldr	r2, [r2, #0]
 80046e6:	6812      	ldr	r2, [r2, #0]
 80046e8:	f042 0202 	orr.w	r2, r2, #2
 80046ec:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	08004719 	.word	0x08004719

080046fc <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)   
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004724:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	; 0x30
  hqspi->TxXferCount = 0;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	625a      	str	r2, [r3, #36]	; 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b08      	cmp	r3, #8
 800473c:	d114      	bne.n	8004768 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2202      	movs	r2, #2
 8004744:	60da      	str	r2, [r3, #12]
    
    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004754:	601a      	str	r2, [r3, #0]
    
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	6812      	ldr	r2, [r2, #0]
 8004760:	f042 0202 	orr.w	r2, r2, #2
 8004764:	601a      	str	r2, [r3, #0]
    hqspi->State = HAL_QSPI_STATE_READY;

    /* Error callback */
    HAL_QSPI_ErrorCallback(hqspi);
  }
}
 8004766:	e006      	b.n	8004776 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f7ff febb 	bl	80044ec <HAL_QSPI_ErrorCallback>
}
 8004776:	bf00      	nop
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b084      	sub	sp, #16
 8004782:	af00      	add	r7, sp, #0
 8004784:	60f8      	str	r0, [r7, #12]
 8004786:	60b9      	str	r1, [r7, #8]
 8004788:	603b      	str	r3, [r7, #0]
 800478a:	4613      	mov	r3, r2
 800478c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800478e:	e01a      	b.n	80047c6 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004796:	d016      	beq.n	80047c6 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d007      	beq.n	80047ae <QSPI_WaitFlagStateUntilTimeout+0x30>
 800479e:	f7fd fb7b 	bl	8001e98 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	1ad2      	subs	r2, r2, r3
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d90b      	bls.n	80047c6 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2204      	movs	r2, #4
 80047b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	f043 0201 	orr.w	r2, r3, #1
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e00e      	b.n	80047e4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	4013      	ands	r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	461a      	mov	r2, r3
 80047dc:	79fb      	ldrb	r3, [r7, #7]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d1d6      	bne.n	8004790 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d009      	beq.n	8004814 <QSPI_Config+0x28>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004806:	d005      	beq.n	8004814 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004810:	3a01      	subs	r2, #1
 8004812:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80b5 	beq.w	8004988 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d05d      	beq.n	80048e2 <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	6892      	ldr	r2, [r2, #8]
 800482e:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d030      	beq.n	800489a <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004844:	4311      	orrs	r1, r2
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800484a:	4311      	orrs	r1, r2
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004850:	4311      	orrs	r1, r2
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	6952      	ldr	r2, [r2, #20]
 8004856:	0492      	lsls	r2, r2, #18
 8004858:	4311      	orrs	r1, r2
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	6912      	ldr	r2, [r2, #16]
 800485e:	4311      	orrs	r1, r2
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	6a12      	ldr	r2, [r2, #32]
 8004864:	4311      	orrs	r1, r2
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	68d2      	ldr	r2, [r2, #12]
 800486a:	4311      	orrs	r1, r2
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	69d2      	ldr	r2, [r2, #28]
 8004870:	4311      	orrs	r1, r2
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	6992      	ldr	r2, [r2, #24]
 8004876:	4311      	orrs	r1, r2
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	6812      	ldr	r2, [r2, #0]
 800487c:	4311      	orrs	r1, r2
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	430a      	orrs	r2, r1
 8004882:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800488a:	f000 8127 	beq.w	8004adc <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	6852      	ldr	r2, [r2, #4]
 8004896:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8004898:	e120      	b.n	8004adc <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048a6:	4311      	orrs	r1, r2
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048ac:	4311      	orrs	r1, r2
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048b2:	4311      	orrs	r1, r2
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	6952      	ldr	r2, [r2, #20]
 80048b8:	0492      	lsls	r2, r2, #18
 80048ba:	4311      	orrs	r1, r2
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	6912      	ldr	r2, [r2, #16]
 80048c0:	4311      	orrs	r1, r2
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	6a12      	ldr	r2, [r2, #32]
 80048c6:	4311      	orrs	r1, r2
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	69d2      	ldr	r2, [r2, #28]
 80048cc:	4311      	orrs	r1, r2
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	6992      	ldr	r2, [r2, #24]
 80048d2:	4311      	orrs	r1, r2
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	6812      	ldr	r2, [r2, #0]
 80048d8:	4311      	orrs	r1, r2
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	430a      	orrs	r2, r1
 80048de:	615a      	str	r2, [r3, #20]
}
 80048e0:	e0fc      	b.n	8004adc <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d02d      	beq.n	8004946 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048f6:	4311      	orrs	r1, r2
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048fc:	4311      	orrs	r1, r2
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004902:	4311      	orrs	r1, r2
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	6952      	ldr	r2, [r2, #20]
 8004908:	0492      	lsls	r2, r2, #18
 800490a:	4311      	orrs	r1, r2
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	6a12      	ldr	r2, [r2, #32]
 8004910:	4311      	orrs	r1, r2
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	68d2      	ldr	r2, [r2, #12]
 8004916:	4311      	orrs	r1, r2
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	69d2      	ldr	r2, [r2, #28]
 800491c:	4311      	orrs	r1, r2
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	6992      	ldr	r2, [r2, #24]
 8004922:	4311      	orrs	r1, r2
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	6812      	ldr	r2, [r2, #0]
 8004928:	4311      	orrs	r1, r2
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	430a      	orrs	r2, r1
 800492e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004936:	f000 80d1 	beq.w	8004adc <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	6852      	ldr	r2, [r2, #4]
 8004942:	619a      	str	r2, [r3, #24]
}
 8004944:	e0ca      	b.n	8004adc <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004952:	4311      	orrs	r1, r2
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004958:	4311      	orrs	r1, r2
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800495e:	4311      	orrs	r1, r2
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	6952      	ldr	r2, [r2, #20]
 8004964:	0492      	lsls	r2, r2, #18
 8004966:	4311      	orrs	r1, r2
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	6a12      	ldr	r2, [r2, #32]
 800496c:	4311      	orrs	r1, r2
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	69d2      	ldr	r2, [r2, #28]
 8004972:	4311      	orrs	r1, r2
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	6992      	ldr	r2, [r2, #24]
 8004978:	4311      	orrs	r1, r2
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	6812      	ldr	r2, [r2, #0]
 800497e:	4311      	orrs	r1, r2
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	430a      	orrs	r2, r1
 8004984:	615a      	str	r2, [r3, #20]
}
 8004986:	e0a9      	b.n	8004adc <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d056      	beq.n	8004a3e <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	6892      	ldr	r2, [r2, #8]
 8004998:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d02c      	beq.n	80049fc <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049ae:	4311      	orrs	r1, r2
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049b4:	4311      	orrs	r1, r2
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049ba:	4311      	orrs	r1, r2
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	6952      	ldr	r2, [r2, #20]
 80049c0:	0492      	lsls	r2, r2, #18
 80049c2:	4311      	orrs	r1, r2
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	6912      	ldr	r2, [r2, #16]
 80049c8:	4311      	orrs	r1, r2
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	6a12      	ldr	r2, [r2, #32]
 80049ce:	4311      	orrs	r1, r2
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	68d2      	ldr	r2, [r2, #12]
 80049d4:	4311      	orrs	r1, r2
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	69d2      	ldr	r2, [r2, #28]
 80049da:	4311      	orrs	r1, r2
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	6992      	ldr	r2, [r2, #24]
 80049e0:	4311      	orrs	r1, r2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80049ee:	d075      	beq.n	8004adc <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	6852      	ldr	r2, [r2, #4]
 80049f8:	619a      	str	r2, [r3, #24]
}
 80049fa:	e06f      	b.n	8004adc <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a08:	4311      	orrs	r1, r2
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a0e:	4311      	orrs	r1, r2
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a14:	4311      	orrs	r1, r2
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	6952      	ldr	r2, [r2, #20]
 8004a1a:	0492      	lsls	r2, r2, #18
 8004a1c:	4311      	orrs	r1, r2
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	6912      	ldr	r2, [r2, #16]
 8004a22:	4311      	orrs	r1, r2
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	6a12      	ldr	r2, [r2, #32]
 8004a28:	4311      	orrs	r1, r2
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	69d2      	ldr	r2, [r2, #28]
 8004a2e:	4311      	orrs	r1, r2
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	6992      	ldr	r2, [r2, #24]
 8004a34:	4311      	orrs	r1, r2
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	615a      	str	r2, [r3, #20]
}
 8004a3c:	e04e      	b.n	8004adc <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d029      	beq.n	8004a9a <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a52:	4311      	orrs	r1, r2
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a58:	4311      	orrs	r1, r2
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a5e:	4311      	orrs	r1, r2
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	6952      	ldr	r2, [r2, #20]
 8004a64:	0492      	lsls	r2, r2, #18
 8004a66:	4311      	orrs	r1, r2
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	6a12      	ldr	r2, [r2, #32]
 8004a6c:	4311      	orrs	r1, r2
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	68d2      	ldr	r2, [r2, #12]
 8004a72:	4311      	orrs	r1, r2
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	69d2      	ldr	r2, [r2, #28]
 8004a78:	4311      	orrs	r1, r2
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	6992      	ldr	r2, [r2, #24]
 8004a7e:	4311      	orrs	r1, r2
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004a8c:	d026      	beq.n	8004adc <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	6852      	ldr	r2, [r2, #4]
 8004a96:	619a      	str	r2, [r3, #24]
}
 8004a98:	e020      	b.n	8004adc <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d01c      	beq.n	8004adc <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004aae:	4311      	orrs	r1, r2
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ab4:	4311      	orrs	r1, r2
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004aba:	4311      	orrs	r1, r2
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	6952      	ldr	r2, [r2, #20]
 8004ac0:	0492      	lsls	r2, r2, #18
 8004ac2:	4311      	orrs	r1, r2
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	6a12      	ldr	r2, [r2, #32]
 8004ac8:	4311      	orrs	r1, r2
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	69d2      	ldr	r2, [r2, #28]
 8004ace:	4311      	orrs	r1, r2
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	6992      	ldr	r2, [r2, #24]
 8004ad4:	4311      	orrs	r1, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	615a      	str	r2, [r3, #20]
}
 8004adc:	bf00      	nop
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0310 	and.w	r3, r3, #16
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80d0 	beq.w	8004ca2 <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8004b02:	4ba1      	ldr	r3, [pc, #644]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d179      	bne.n	8004c02 <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b0e:	4b9e      	ldr	r3, [pc, #632]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_RCC_OscConfig+0x3e>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e33c      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1a      	ldr	r2, [r3, #32]
 8004b2a:	4b97      	ldr	r3, [pc, #604]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0308 	and.w	r3, r3, #8
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d004      	beq.n	8004b40 <HAL_RCC_OscConfig+0x58>
 8004b36:	4b94      	ldr	r3, [pc, #592]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b3e:	e005      	b.n	8004b4c <HAL_RCC_OscConfig+0x64>
 8004b40:	4b91      	ldr	r3, [pc, #580]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b46:	091b      	lsrs	r3, r3, #4
 8004b48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d923      	bls.n	8004b98 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fd25 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e31d      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b64:	4a88      	ldr	r2, [pc, #544]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b66:	4b88      	ldr	r3, [pc, #544]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f043 0308 	orr.w	r3, r3, #8
 8004b6e:	6013      	str	r3, [r2, #0]
 8004b70:	4985      	ldr	r1, [pc, #532]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b72:	4b85      	ldr	r3, [pc, #532]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b82:	4981      	ldr	r1, [pc, #516]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b84:	4b80      	ldr	r3, [pc, #512]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	021b      	lsls	r3, r3, #8
 8004b92:	4313      	orrs	r3, r2
 8004b94:	604b      	str	r3, [r1, #4]
 8004b96:	e022      	b.n	8004bde <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b98:	4a7b      	ldr	r2, [pc, #492]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b9a:	4b7b      	ldr	r3, [pc, #492]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f043 0308 	orr.w	r3, r3, #8
 8004ba2:	6013      	str	r3, [r2, #0]
 8004ba4:	4978      	ldr	r1, [pc, #480]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004ba6:	4b78      	ldr	r3, [pc, #480]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bb6:	4974      	ldr	r1, [pc, #464]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004bb8:	4b73      	ldr	r3, [pc, #460]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	021b      	lsls	r3, r3, #8
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fce8 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e2e0      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bde:	f000 fbfd 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8004be2:	4601      	mov	r1, r0
 8004be4:	4b68      	ldr	r3, [pc, #416]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	091b      	lsrs	r3, r3, #4
 8004bea:	f003 030f 	and.w	r3, r3, #15
 8004bee:	4a67      	ldr	r2, [pc, #412]	; (8004d8c <HAL_RCC_OscConfig+0x2a4>)
 8004bf0:	5cd3      	ldrb	r3, [r2, r3]
 8004bf2:	fa21 f303 	lsr.w	r3, r1, r3
 8004bf6:	4a66      	ldr	r2, [pc, #408]	; (8004d90 <HAL_RCC_OscConfig+0x2a8>)
 8004bf8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8004bfa:	2000      	movs	r0, #0
 8004bfc:	f7fd f922 	bl	8001e44 <HAL_InitTick>
 8004c00:	e04f      	b.n	8004ca2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d032      	beq.n	8004c70 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c0a:	4a5f      	ldr	r2, [pc, #380]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c0c:	4b5e      	ldr	r3, [pc, #376]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c16:	f7fd f93f 	bl	8001e98 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c1e:	f7fd f93b 	bl	8001e98 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e2b7      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004c30:	4b55      	ldr	r3, [pc, #340]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c3c:	4a52      	ldr	r2, [pc, #328]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c3e:	4b52      	ldr	r3, [pc, #328]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f043 0308 	orr.w	r3, r3, #8
 8004c46:	6013      	str	r3, [r2, #0]
 8004c48:	494f      	ldr	r1, [pc, #316]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c4a:	4b4f      	ldr	r3, [pc, #316]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c5a:	494b      	ldr	r1, [pc, #300]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c5c:	4b4a      	ldr	r3, [pc, #296]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	021b      	lsls	r3, r3, #8
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	604b      	str	r3, [r1, #4]
 8004c6e:	e018      	b.n	8004ca2 <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c70:	4a45      	ldr	r2, [pc, #276]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c72:	4b45      	ldr	r3, [pc, #276]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f023 0301 	bic.w	r3, r3, #1
 8004c7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c7c:	f7fd f90c 	bl	8001e98 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c84:	f7fd f908 	bl	8001e98 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e284      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8004c96:	4b3c      	ldr	r3, [pc, #240]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1f0      	bne.n	8004c84 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d07a      	beq.n	8004da4 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8004cae:	4b36      	ldr	r3, [pc, #216]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d00b      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cba:	4b33      	ldr	r3, [pc, #204]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8004cc2:	2b0c      	cmp	r3, #12
 8004cc4:	d111      	bne.n	8004cea <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cc6:	4b30      	ldr	r3, [pc, #192]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d10b      	bne.n	8004cea <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd2:	4b2d      	ldr	r3, [pc, #180]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d061      	beq.n	8004da2 <HAL_RCC_OscConfig+0x2ba>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d15d      	bne.n	8004da2 <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e25a      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cf2:	d106      	bne.n	8004d02 <HAL_RCC_OscConfig+0x21a>
 8004cf4:	4a24      	ldr	r2, [pc, #144]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cf6:	4b24      	ldr	r3, [pc, #144]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	e01d      	b.n	8004d3e <HAL_RCC_OscConfig+0x256>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d0a:	d10c      	bne.n	8004d26 <HAL_RCC_OscConfig+0x23e>
 8004d0c:	4a1e      	ldr	r2, [pc, #120]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d0e:	4b1e      	ldr	r3, [pc, #120]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	4a1b      	ldr	r2, [pc, #108]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d1a:	4b1b      	ldr	r3, [pc, #108]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d22:	6013      	str	r3, [r2, #0]
 8004d24:	e00b      	b.n	8004d3e <HAL_RCC_OscConfig+0x256>
 8004d26:	4a18      	ldr	r2, [pc, #96]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d28:	4b17      	ldr	r3, [pc, #92]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	4a15      	ldr	r2, [pc, #84]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d34:	4b14      	ldr	r3, [pc, #80]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d3c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d013      	beq.n	8004d6e <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d46:	f7fd f8a7 	bl	8001e98 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4e:	f7fd f8a3 	bl	8001e98 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b64      	cmp	r3, #100	; 0x64
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e21f      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004d60:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <HAL_RCC_OscConfig+0x2a0>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d0f0      	beq.n	8004d4e <HAL_RCC_OscConfig+0x266>
 8004d6c:	e01a      	b.n	8004da4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6e:	f7fd f893 	bl	8001e98 <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004d74:	e00e      	b.n	8004d94 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d76:	f7fd f88f 	bl	8001e98 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b64      	cmp	r3, #100	; 0x64
 8004d82:	d907      	bls.n	8004d94 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e20b      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	08008a18 	.word	0x08008a18
 8004d90:	20000048 	.word	0x20000048
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004d94:	4ba9      	ldr	r3, [pc, #676]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1ea      	bne.n	8004d76 <HAL_RCC_OscConfig+0x28e>
 8004da0:	e000      	b.n	8004da4 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d069      	beq.n	8004e84 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8004db0:	4ba2      	ldr	r3, [pc, #648]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 030c 	and.w	r3, r3, #12
 8004db8:	2b04      	cmp	r3, #4
 8004dba:	d00b      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004dbc:	4b9f      	ldr	r3, [pc, #636]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	d11c      	bne.n	8004e02 <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004dc8:	4b9c      	ldr	r3, [pc, #624]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d116      	bne.n	8004e02 <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004dd4:	4b99      	ldr	r3, [pc, #612]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_RCC_OscConfig+0x304>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d101      	bne.n	8004dec <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e1d9      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dec:	4993      	ldr	r1, [pc, #588]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004dee:	4b93      	ldr	r3, [pc, #588]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	061b      	lsls	r3, r3, #24
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e00:	e040      	b.n	8004e84 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d023      	beq.n	8004e52 <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e0a:	4a8c      	ldr	r2, [pc, #560]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e0c:	4b8b      	ldr	r3, [pc, #556]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e16:	f7fd f83f 	bl	8001e98 <HAL_GetTick>
 8004e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1e:	f7fd f83b 	bl	8001e98 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e1b7      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004e30:	4b82      	ldr	r3, [pc, #520]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0f0      	beq.n	8004e1e <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3c:	497f      	ldr	r1, [pc, #508]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e3e:	4b7f      	ldr	r3, [pc, #508]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	061b      	lsls	r3, r3, #24
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	604b      	str	r3, [r1, #4]
 8004e50:	e018      	b.n	8004e84 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e52:	4a7a      	ldr	r2, [pc, #488]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e54:	4b79      	ldr	r3, [pc, #484]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5e:	f7fd f81b 	bl	8001e98 <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e66:	f7fd f817 	bl	8001e98 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e193      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004e78:	4b70      	ldr	r3, [pc, #448]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1f0      	bne.n	8004e66 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0308 	and.w	r3, r3, #8
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d03c      	beq.n	8004f0a <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d01c      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e98:	4a68      	ldr	r2, [pc, #416]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e9a:	4b68      	ldr	r3, [pc, #416]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea8:	f7fc fff6 	bl	8001e98 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eb0:	f7fc fff2 	bl	8001e98 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e16e      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8004ec2:	4b5e      	ldr	r3, [pc, #376]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ef      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x3c8>
 8004ed0:	e01b      	b.n	8004f0a <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ed2:	4a5a      	ldr	r2, [pc, #360]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004ed4:	4b59      	ldr	r3, [pc, #356]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eda:	f023 0301 	bic.w	r3, r3, #1
 8004ede:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee2:	f7fc ffd9 	bl	8001e98 <HAL_GetTick>
 8004ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8004ee8:	e008      	b.n	8004efc <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eea:	f7fc ffd5 	bl	8001e98 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d901      	bls.n	8004efc <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e151      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8004efc:	4b4f      	ldr	r3, [pc, #316]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1ef      	bne.n	8004eea <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	f000 80a6 	beq.w	8005064 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f1c:	4b47      	ldr	r3, [pc, #284]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10d      	bne.n	8004f44 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f28:	4a44      	ldr	r2, [pc, #272]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f2a:	4b44      	ldr	r3, [pc, #272]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f32:	6593      	str	r3, [r2, #88]	; 0x58
 8004f34:	4b41      	ldr	r3, [pc, #260]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004f40:	2301      	movs	r3, #1
 8004f42:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f44:	4b3e      	ldr	r3, [pc, #248]	; (8005040 <HAL_RCC_OscConfig+0x558>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d118      	bne.n	8004f82 <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f50:	4a3b      	ldr	r2, [pc, #236]	; (8005040 <HAL_RCC_OscConfig+0x558>)
 8004f52:	4b3b      	ldr	r3, [pc, #236]	; (8005040 <HAL_RCC_OscConfig+0x558>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f5c:	f7fc ff9c 	bl	8001e98 <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f62:	e008      	b.n	8004f76 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f64:	f7fc ff98 	bl	8001e98 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e114      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f76:	4b32      	ldr	r3, [pc, #200]	; (8005040 <HAL_RCC_OscConfig+0x558>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0f0      	beq.n	8004f64 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d108      	bne.n	8004f9c <HAL_RCC_OscConfig+0x4b4>
 8004f8a:	4a2c      	ldr	r2, [pc, #176]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f8c:	4b2b      	ldr	r3, [pc, #172]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f9a:	e024      	b.n	8004fe6 <HAL_RCC_OscConfig+0x4fe>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b05      	cmp	r3, #5
 8004fa2:	d110      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x4de>
 8004fa4:	4a25      	ldr	r2, [pc, #148]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fa6:	4b25      	ldr	r3, [pc, #148]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f043 0304 	orr.w	r3, r3, #4
 8004fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004fb4:	4a21      	ldr	r2, [pc, #132]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fb6:	4b21      	ldr	r3, [pc, #132]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fbc:	f043 0301 	orr.w	r3, r3, #1
 8004fc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004fc4:	e00f      	b.n	8004fe6 <HAL_RCC_OscConfig+0x4fe>
 8004fc6:	4a1d      	ldr	r2, [pc, #116]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fc8:	4b1c      	ldr	r3, [pc, #112]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fce:	f023 0301 	bic.w	r3, r3, #1
 8004fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004fd6:	4a19      	ldr	r2, [pc, #100]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fd8:	4b18      	ldr	r3, [pc, #96]	; (800503c <HAL_RCC_OscConfig+0x554>)
 8004fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fde:	f023 0304 	bic.w	r3, r3, #4
 8004fe2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d016      	beq.n	800501c <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fee:	f7fc ff53 	bl	8001e98 <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8004ff4:	e00a      	b.n	800500c <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff6:	f7fc ff4f 	bl	8001e98 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	f241 3288 	movw	r2, #5000	; 0x1388
 8005004:	4293      	cmp	r3, r2
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e0c9      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800500c:	4b0b      	ldr	r3, [pc, #44]	; (800503c <HAL_RCC_OscConfig+0x554>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0ed      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x50e>
 800501a:	e01a      	b.n	8005052 <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501c:	f7fc ff3c 	bl	8001e98 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8005022:	e00f      	b.n	8005044 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005024:	f7fc ff38 	bl	8001e98 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005032:	4293      	cmp	r3, r2
 8005034:	d906      	bls.n	8005044 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e0b2      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
 800503a:	bf00      	nop
 800503c:	40021000 	.word	0x40021000
 8005040:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8005044:	4b58      	ldr	r3, [pc, #352]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1e8      	bne.n	8005024 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005052:	7dfb      	ldrb	r3, [r7, #23]
 8005054:	2b01      	cmp	r3, #1
 8005056:	d105      	bne.n	8005064 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005058:	4a53      	ldr	r2, [pc, #332]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 800505a:	4b53      	ldr	r3, [pc, #332]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 800505c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005062:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 8098 	beq.w	800519e <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800506e:	4b4e      	ldr	r3, [pc, #312]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 030c 	and.w	r3, r3, #12
 8005076:	2b0c      	cmp	r3, #12
 8005078:	f000 808f 	beq.w	800519a <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005080:	2b02      	cmp	r3, #2
 8005082:	d156      	bne.n	8005132 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005084:	4a48      	ldr	r2, [pc, #288]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005086:	4b48      	ldr	r3, [pc, #288]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800508e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005090:	f7fc ff02 	bl	8001e98 <HAL_GetTick>
 8005094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005096:	e008      	b.n	80050aa <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005098:	f7fc fefe 	bl	8001e98 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e07a      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80050aa:	4b3f      	ldr	r3, [pc, #252]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f0      	bne.n	8005098 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050b6:	493c      	ldr	r1, [pc, #240]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	3b01      	subs	r3, #1
 80050be:	011a      	lsls	r2, r3, #4
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050cc:	091b      	lsrs	r3, r3, #4
 80050ce:	045b      	lsls	r3, r3, #17
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050dc:	085b      	lsrs	r3, r3, #1
 80050de:	3b01      	subs	r3, #1
 80050e0:	055b      	lsls	r3, r3, #21
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e8:	085b      	lsrs	r3, r3, #1
 80050ea:	3b01      	subs	r3, #1
 80050ec:	065b      	lsls	r3, r3, #25
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050f2:	4a2d      	ldr	r2, [pc, #180]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 80050f4:	4b2c      	ldr	r3, [pc, #176]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050fc:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050fe:	4a2a      	ldr	r2, [pc, #168]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005100:	4b29      	ldr	r3, [pc, #164]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005108:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510a:	f7fc fec5 	bl	8001e98 <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005112:	f7fc fec1 	bl	8001e98 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e03d      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005124:	4b20      	ldr	r3, [pc, #128]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x62a>
 8005130:	e035      	b.n	800519e <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005132:	4a1d      	ldr	r2, [pc, #116]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005134:	4b1c      	ldr	r3, [pc, #112]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800513c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800513e:	4b1a      	ldr	r3, [pc, #104]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10b      	bne.n	8005162 <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800514a:	4b17      	ldr	r3, [pc, #92]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 8005152:	2b00      	cmp	r3, #0
 8005154:	d105      	bne.n	8005162 <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005156:	4a14      	ldr	r2, [pc, #80]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005158:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	f023 0303 	bic.w	r3, r3, #3
 8005160:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005162:	4a11      	ldr	r2, [pc, #68]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005164:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800516c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005170:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005172:	f7fc fe91 	bl	8001e98 <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800517a:	f7fc fe8d 	bl	8001e98 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e009      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800518c:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <HAL_RCC_OscConfig+0x6c0>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1f0      	bne.n	800517a <HAL_RCC_OscConfig+0x692>
 8005198:	e001      	b.n	800519e <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e000      	b.n	80051a0 <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40021000 	.word	0x40021000

080051ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80051b6:	2300      	movs	r3, #0
 80051b8:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80051ba:	4b84      	ldr	r3, [pc, #528]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0207 	and.w	r2, r3, #7
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d210      	bcs.n	80051ea <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c8:	4980      	ldr	r1, [pc, #512]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 80051ca:	4b80      	ldr	r3, [pc, #512]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f023 0207 	bic.w	r2, r3, #7
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80051d8:	4b7c      	ldr	r3, [pc, #496]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0207 	and.w	r2, r3, #7
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d001      	beq.n	80051ea <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e0ec      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 808e 	beq.w	8005314 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	d107      	bne.n	8005210 <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005200:	4b73      	ldr	r3, [pc, #460]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d121      	bne.n	8005250 <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0d9      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	2b02      	cmp	r3, #2
 8005216:	d107      	bne.n	8005228 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8005218:	4b6d      	ldr	r3, [pc, #436]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d115      	bne.n	8005250 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e0cd      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d107      	bne.n	8005240 <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8005230:	4b67      	ldr	r3, [pc, #412]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d109      	bne.n	8005250 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e0c1      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005240:	4b63      	ldr	r3, [pc, #396]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005248:	2b00      	cmp	r3, #0
 800524a:	d101      	bne.n	8005250 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e0b9      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005250:	495f      	ldr	r1, [pc, #380]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005252:	4b5f      	ldr	r3, [pc, #380]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f023 0203 	bic.w	r2, r3, #3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	4313      	orrs	r3, r2
 8005260:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005262:	f7fc fe19 	bl	8001e98 <HAL_GetTick>
 8005266:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b03      	cmp	r3, #3
 800526e:	d112      	bne.n	8005296 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005270:	e00a      	b.n	8005288 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005272:	f7fc fe11 	bl	8001e98 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005280:	4293      	cmp	r3, r2
 8005282:	d901      	bls.n	8005288 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e09d      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005288:	4b51      	ldr	r3, [pc, #324]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 030c 	and.w	r3, r3, #12
 8005290:	2b0c      	cmp	r3, #12
 8005292:	d1ee      	bne.n	8005272 <HAL_RCC_ClockConfig+0xc6>
 8005294:	e03e      	b.n	8005314 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2b02      	cmp	r3, #2
 800529c:	d112      	bne.n	80052c4 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800529e:	e00a      	b.n	80052b6 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052a0:	f7fc fdfa 	bl	8001e98 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e086      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80052b6:	4b46      	ldr	r3, [pc, #280]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f003 030c 	and.w	r3, r3, #12
 80052be:	2b08      	cmp	r3, #8
 80052c0:	d1ee      	bne.n	80052a0 <HAL_RCC_ClockConfig+0xf4>
 80052c2:	e027      	b.n	8005314 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d11d      	bne.n	8005308 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80052cc:	e00a      	b.n	80052e4 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ce:	f7fc fde3 	bl	8001e98 <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052dc:	4293      	cmp	r3, r2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e06f      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80052e4:	4b3a      	ldr	r3, [pc, #232]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 030c 	and.w	r3, r3, #12
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1ee      	bne.n	80052ce <HAL_RCC_ClockConfig+0x122>
 80052f0:	e010      	b.n	8005314 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052f2:	f7fc fdd1 	bl	8001e98 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005300:	4293      	cmp	r3, r2
 8005302:	d901      	bls.n	8005308 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e05d      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8005308:	4b31      	ldr	r3, [pc, #196]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f003 030c 	and.w	r3, r3, #12
 8005310:	2b04      	cmp	r3, #4
 8005312:	d1ee      	bne.n	80052f2 <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d008      	beq.n	8005332 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005320:	492b      	ldr	r1, [pc, #172]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005322:	4b2b      	ldr	r3, [pc, #172]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	4313      	orrs	r3, r2
 8005330:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8005332:	4b26      	ldr	r3, [pc, #152]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0207 	and.w	r2, r3, #7
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	429a      	cmp	r2, r3
 800533e:	d910      	bls.n	8005362 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005340:	4922      	ldr	r1, [pc, #136]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 8005342:	4b22      	ldr	r3, [pc, #136]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f023 0207 	bic.w	r2, r3, #7
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	4313      	orrs	r3, r2
 800534e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005350:	4b1e      	ldr	r3, [pc, #120]	; (80053cc <HAL_RCC_ClockConfig+0x220>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0207 	and.w	r2, r3, #7
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	429a      	cmp	r2, r3
 800535c:	d001      	beq.n	8005362 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e030      	b.n	80053c4 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d008      	beq.n	8005380 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800536e:	4918      	ldr	r1, [pc, #96]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005370:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	4313      	orrs	r3, r2
 800537e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d009      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800538c:	4910      	ldr	r1, [pc, #64]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 800538e:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	00db      	lsls	r3, r3, #3
 800539c:	4313      	orrs	r3, r2
 800539e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053a0:	f000 f81c 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80053a4:	4601      	mov	r1, r0
 80053a6:	4b0a      	ldr	r3, [pc, #40]	; (80053d0 <HAL_RCC_ClockConfig+0x224>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	091b      	lsrs	r3, r3, #4
 80053ac:	f003 030f 	and.w	r3, r3, #15
 80053b0:	4a08      	ldr	r2, [pc, #32]	; (80053d4 <HAL_RCC_ClockConfig+0x228>)
 80053b2:	5cd3      	ldrb	r3, [r2, r3]
 80053b4:	fa21 f303 	lsr.w	r3, r1, r3
 80053b8:	4a07      	ldr	r2, [pc, #28]	; (80053d8 <HAL_RCC_ClockConfig+0x22c>)
 80053ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80053bc:	2000      	movs	r0, #0
 80053be:	f7fc fd41 	bl	8001e44 <HAL_InitTick>

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	40022000 	.word	0x40022000
 80053d0:	40021000 	.word	0x40021000
 80053d4:	08008a18 	.word	0x08008a18
 80053d8:	20000048 	.word	0x20000048

080053dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	617b      	str	r3, [r7, #20]
 80053e6:	2300      	movs	r3, #0
 80053e8:	613b      	str	r3, [r7, #16]
 80053ea:	2300      	movs	r3, #0
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	2302      	movs	r3, #2
 80053f0:	607b      	str	r3, [r7, #4]
 80053f2:	2302      	movs	r3, #2
 80053f4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80053fa:	4b4c      	ldr	r3, [pc, #304]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 030c 	and.w	r3, r3, #12
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00b      	beq.n	800541e <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005406:	4b49      	ldr	r3, [pc, #292]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800540e:	2b0c      	cmp	r3, #12
 8005410:	d127      	bne.n	8005462 <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005412:	4b46      	ldr	r3, [pc, #280]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	2b01      	cmp	r3, #1
 800541c:	d121      	bne.n	8005462 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800541e:	4b43      	ldr	r3, [pc, #268]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b00      	cmp	r3, #0
 8005428:	d107      	bne.n	800543a <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800542a:	4b40      	ldr	r3, [pc, #256]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 800542c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005430:	0a1b      	lsrs	r3, r3, #8
 8005432:	f003 030f 	and.w	r3, r3, #15
 8005436:	617b      	str	r3, [r7, #20]
 8005438:	e005      	b.n	8005446 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800543a:	4b3c      	ldr	r3, [pc, #240]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	091b      	lsrs	r3, r3, #4
 8005440:	f003 030f 	and.w	r3, r3, #15
 8005444:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005446:	4a3a      	ldr	r2, [pc, #232]	; (8005530 <HAL_RCC_GetSysClockFreq+0x154>)
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800544e:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005450:	4b36      	ldr	r3, [pc, #216]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f003 030c 	and.w	r3, r3, #12
 8005458:	2b00      	cmp	r3, #0
 800545a:	d113      	bne.n	8005484 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005460:	e010      	b.n	8005484 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005462:	4b32      	ldr	r3, [pc, #200]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 030c 	and.w	r3, r3, #12
 800546a:	2b04      	cmp	r3, #4
 800546c:	d102      	bne.n	8005474 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800546e:	4b31      	ldr	r3, [pc, #196]	; (8005534 <HAL_RCC_GetSysClockFreq+0x158>)
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e007      	b.n	8005484 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005474:	4b2d      	ldr	r3, [pc, #180]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f003 030c 	and.w	r3, r3, #12
 800547c:	2b08      	cmp	r3, #8
 800547e:	d101      	bne.n	8005484 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005480:	4b2d      	ldr	r3, [pc, #180]	; (8005538 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005482:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005484:	4b29      	ldr	r3, [pc, #164]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f003 030c 	and.w	r3, r3, #12
 800548c:	2b0c      	cmp	r3, #12
 800548e:	d145      	bne.n	800551c <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005490:	4b26      	ldr	r3, [pc, #152]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0303 	and.w	r3, r3, #3
 8005498:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800549a:	4b24      	ldr	r3, [pc, #144]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	091b      	lsrs	r3, r3, #4
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	3301      	adds	r3, #1
 80054a6:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d002      	beq.n	80054b4 <HAL_RCC_GetSysClockFreq+0xd8>
 80054ae:	2b03      	cmp	r3, #3
 80054b0:	d00d      	beq.n	80054ce <HAL_RCC_GetSysClockFreq+0xf2>
 80054b2:	e019      	b.n	80054e8 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054b4:	4a1f      	ldr	r2, [pc, #124]	; (8005534 <HAL_RCC_GetSysClockFreq+0x158>)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054bc:	4a1b      	ldr	r2, [pc, #108]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 80054be:	68d2      	ldr	r2, [r2, #12]
 80054c0:	0a12      	lsrs	r2, r2, #8
 80054c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054c6:	fb02 f303 	mul.w	r3, r2, r3
 80054ca:	613b      	str	r3, [r7, #16]
      break;
 80054cc:	e019      	b.n	8005502 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054ce:	4a1a      	ldr	r2, [pc, #104]	; (8005538 <HAL_RCC_GetSysClockFreq+0x15c>)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d6:	4a15      	ldr	r2, [pc, #84]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 80054d8:	68d2      	ldr	r2, [r2, #12]
 80054da:	0a12      	lsrs	r2, r2, #8
 80054dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054e0:	fb02 f303 	mul.w	r3, r2, r3
 80054e4:	613b      	str	r3, [r7, #16]
      break;
 80054e6:	e00c      	b.n	8005502 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f0:	4a0e      	ldr	r2, [pc, #56]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 80054f2:	68d2      	ldr	r2, [r2, #12]
 80054f4:	0a12      	lsrs	r2, r2, #8
 80054f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054fa:	fb02 f303 	mul.w	r3, r2, r3
 80054fe:	613b      	str	r3, [r7, #16]
      break;
 8005500:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005502:	4b0a      	ldr	r3, [pc, #40]	; (800552c <HAL_RCC_GetSysClockFreq+0x150>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	0e5b      	lsrs	r3, r3, #25
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	3301      	adds	r3, #1
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	fbb2 f3f3 	udiv	r3, r2, r3
 800551a:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800551c:	68fb      	ldr	r3, [r7, #12]
}
 800551e:	4618      	mov	r0, r3
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40021000 	.word	0x40021000
 8005530:	08008a30 	.word	0x08008a30
 8005534:	00f42400 	.word	0x00f42400
 8005538:	007a1200 	.word	0x007a1200

0800553c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005540:	4b03      	ldr	r3, [pc, #12]	; (8005550 <HAL_RCC_GetHCLKFreq+0x14>)
 8005542:	681b      	ldr	r3, [r3, #0]
}
 8005544:	4618      	mov	r0, r3
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	20000048 	.word	0x20000048

08005554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005558:	f7ff fff0 	bl	800553c <HAL_RCC_GetHCLKFreq>
 800555c:	4601      	mov	r1, r0
 800555e:	4b05      	ldr	r3, [pc, #20]	; (8005574 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	4a03      	ldr	r2, [pc, #12]	; (8005578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800556a:	5cd3      	ldrb	r3, [r2, r3]
 800556c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005570:	4618      	mov	r0, r3
 8005572:	bd80      	pop	{r7, pc}
 8005574:	40021000 	.word	0x40021000
 8005578:	08008a28 	.word	0x08008a28

0800557c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005580:	f7ff ffdc 	bl	800553c <HAL_RCC_GetHCLKFreq>
 8005584:	4601      	mov	r1, r0
 8005586:	4b05      	ldr	r3, [pc, #20]	; (800559c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	0adb      	lsrs	r3, r3, #11
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	4a03      	ldr	r2, [pc, #12]	; (80055a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005592:	5cd3      	ldrb	r3, [r2, r3]
 8005594:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005598:	4618      	mov	r0, r3
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40021000 	.word	0x40021000
 80055a0:	08008a28 	.word	0x08008a28

080055a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80055ac:	2300      	movs	r3, #0
 80055ae:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055b0:	2300      	movs	r3, #0
 80055b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055b4:	4b2a      	ldr	r3, [pc, #168]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d003      	beq.n	80055c8 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055c0:	f7fe fa4a 	bl	8003a58 <HAL_PWREx_GetVoltageRange>
 80055c4:	6178      	str	r0, [r7, #20]
 80055c6:	e014      	b.n	80055f2 <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055c8:	4a25      	ldr	r2, [pc, #148]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ca:	4b25      	ldr	r3, [pc, #148]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055d2:	6593      	str	r3, [r2, #88]	; 0x58
 80055d4:	4b22      	ldr	r3, [pc, #136]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055e0:	f7fe fa3a 	bl	8003a58 <HAL_PWREx_GetVoltageRange>
 80055e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055e6:	4a1e      	ldr	r2, [pc, #120]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055e8:	4b1d      	ldr	r3, [pc, #116]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055f8:	d10b      	bne.n	8005612 <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b80      	cmp	r3, #128	; 0x80
 80055fe:	d919      	bls.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2ba0      	cmp	r3, #160	; 0xa0
 8005604:	d902      	bls.n	800560c <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005606:	2302      	movs	r3, #2
 8005608:	613b      	str	r3, [r7, #16]
 800560a:	e013      	b.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800560c:	2301      	movs	r3, #1
 800560e:	613b      	str	r3, [r7, #16]
 8005610:	e010      	b.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b80      	cmp	r3, #128	; 0x80
 8005616:	d902      	bls.n	800561e <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005618:	2303      	movs	r3, #3
 800561a:	613b      	str	r3, [r7, #16]
 800561c:	e00a      	b.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b80      	cmp	r3, #128	; 0x80
 8005622:	d102      	bne.n	800562a <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005624:	2302      	movs	r3, #2
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	e004      	b.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b70      	cmp	r3, #112	; 0x70
 800562e:	d101      	bne.n	8005634 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005630:	2301      	movs	r3, #1
 8005632:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005634:	490b      	ldr	r1, [pc, #44]	; (8005664 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005636:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f023 0207 	bic.w	r2, r3, #7
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	4313      	orrs	r3, r2
 8005642:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8005644:	4b07      	ldr	r3, [pc, #28]	; (8005664 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0207 	and.w	r2, r3, #7
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	429a      	cmp	r2, r3
 8005650:	d001      	beq.n	8005656 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e000      	b.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40021000 	.word	0x40021000
 8005664:	40022000 	.word	0x40022000

08005668 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005678:	2300      	movs	r3, #0
 800567a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800567c:	2300      	movs	r3, #0
 800567e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005688:	2b00      	cmp	r3, #0
 800568a:	d03f      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005690:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005694:	d01c      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8005696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800569a:	d802      	bhi.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00e      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x56>
 80056a0:	e01f      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80056a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80056a6:	d003      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 80056a8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80056ac:	d01c      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
 80056ae:	e018      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056b0:	4a82      	ldr	r2, [pc, #520]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056b2:	4b82      	ldr	r3, [pc, #520]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056bc:	e015      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	3304      	adds	r3, #4
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 ffa5 	bl	8006614 <RCCEx_PLLSAI1_Config>
 80056ca:	4603      	mov	r3, r0
 80056cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056ce:	e00c      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3320      	adds	r3, #32
 80056d4:	2100      	movs	r1, #0
 80056d6:	4618      	mov	r0, r3
 80056d8:	f001 f88e 	bl	80067f8 <RCCEx_PLLSAI2_Config>
 80056dc:	4603      	mov	r3, r0
 80056de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056e0:	e003      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	74fb      	strb	r3, [r7, #19]
      break;
 80056e6:	e000      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 80056e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056ea:	7cfb      	ldrb	r3, [r7, #19]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10b      	bne.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056f0:	4972      	ldr	r1, [pc, #456]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056f2:	4b72      	ldr	r3, [pc, #456]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005700:	4313      	orrs	r3, r2
 8005702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005706:	e001      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005708:	7cfb      	ldrb	r3, [r7, #19]
 800570a:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d03f      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800571c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005720:	d01c      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005722:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005726:	d802      	bhi.n	800572e <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00e      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800572c:	e01f      	b.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800572e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005732:	d003      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005734:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005738:	d01c      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800573a:	e018      	b.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800573c:	4a5f      	ldr	r2, [pc, #380]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800573e:	4b5f      	ldr	r3, [pc, #380]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005746:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005748:	e015      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3304      	adds	r3, #4
 800574e:	2100      	movs	r1, #0
 8005750:	4618      	mov	r0, r3
 8005752:	f000 ff5f 	bl	8006614 <RCCEx_PLLSAI1_Config>
 8005756:	4603      	mov	r3, r0
 8005758:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800575a:	e00c      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	3320      	adds	r3, #32
 8005760:	2100      	movs	r1, #0
 8005762:	4618      	mov	r0, r3
 8005764:	f001 f848 	bl	80067f8 <RCCEx_PLLSAI2_Config>
 8005768:	4603      	mov	r3, r0
 800576a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800576c:	e003      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	74fb      	strb	r3, [r7, #19]
      break;
 8005772:	e000      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005774:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005776:	7cfb      	ldrb	r3, [r7, #19]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800577c:	494f      	ldr	r1, [pc, #316]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800577e:	4b4f      	ldr	r3, [pc, #316]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005784:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800578c:	4313      	orrs	r3, r2
 800578e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005792:	e001      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 809a 	beq.w	80058da <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a6:	2300      	movs	r3, #0
 80057a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057aa:	4b44      	ldr	r3, [pc, #272]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10d      	bne.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057b6:	4a41      	ldr	r2, [pc, #260]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057b8:	4b40      	ldr	r3, [pc, #256]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c0:	6593      	str	r3, [r2, #88]	; 0x58
 80057c2:	4b3e      	ldr	r3, [pc, #248]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ca:	60bb      	str	r3, [r7, #8]
 80057cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ce:	2301      	movs	r3, #1
 80057d0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057d2:	4a3b      	ldr	r2, [pc, #236]	; (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80057d4:	4b3a      	ldr	r3, [pc, #232]	; (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057de:	f7fc fb5b 	bl	8001e98 <HAL_GetTick>
 80057e2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80057e4:	e009      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057e6:	f7fc fb57 	bl	8001e98 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d902      	bls.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	74fb      	strb	r3, [r7, #19]
        break;
 80057f8:	e005      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80057fa:	4b31      	ldr	r3, [pc, #196]	; (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0ef      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 8005806:	7cfb      	ldrb	r3, [r7, #19]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d15b      	bne.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800580c:	4b2b      	ldr	r3, [pc, #172]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800580e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005816:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d01f      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	429a      	cmp	r2, r3
 8005828:	d019      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800582a:	4b24      	ldr	r3, [pc, #144]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800582c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005834:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005836:	4a21      	ldr	r2, [pc, #132]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005838:	4b20      	ldr	r3, [pc, #128]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800583a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005846:	4a1d      	ldr	r2, [pc, #116]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005848:	4b1c      	ldr	r3, [pc, #112]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800584a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005856:	4a19      	ldr	r2, [pc, #100]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d016      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005868:	f7fc fb16 	bl	8001e98 <HAL_GetTick>
 800586c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800586e:	e00b      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005870:	f7fc fb12 	bl	8001e98 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	f241 3288 	movw	r2, #5000	; 0x1388
 800587e:	4293      	cmp	r3, r2
 8005880:	d902      	bls.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	74fb      	strb	r3, [r7, #19]
            break;
 8005886:	e006      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8005888:	4b0c      	ldr	r3, [pc, #48]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800588a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0ec      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8005896:	7cfb      	ldrb	r3, [r7, #19]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10c      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800589c:	4907      	ldr	r1, [pc, #28]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800589e:	4b07      	ldr	r3, [pc, #28]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80058a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80058b4:	e008      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	74bb      	strb	r3, [r7, #18]
 80058ba:	e005      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80058bc:	40021000 	.word	0x40021000
 80058c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c4:	7cfb      	ldrb	r3, [r7, #19]
 80058c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058c8:	7c7b      	ldrb	r3, [r7, #17]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d105      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ce:	4a9e      	ldr	r2, [pc, #632]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058d0:	4b9d      	ldr	r3, [pc, #628]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058e6:	4998      	ldr	r1, [pc, #608]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058e8:	4b97      	ldr	r3, [pc, #604]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ee:	f023 0203 	bic.w	r2, r3, #3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00a      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005908:	498f      	ldr	r1, [pc, #572]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800590a:	4b8f      	ldr	r3, [pc, #572]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005910:	f023 020c 	bic.w	r2, r3, #12
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005918:	4313      	orrs	r3, r2
 800591a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00a      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800592a:	4987      	ldr	r1, [pc, #540]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800592c:	4b86      	ldr	r3, [pc, #536]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005932:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0308 	and.w	r3, r3, #8
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00a      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800594c:	497e      	ldr	r1, [pc, #504]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800594e:	4b7e      	ldr	r3, [pc, #504]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005954:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800595c:	4313      	orrs	r3, r2
 800595e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800596e:	4976      	ldr	r1, [pc, #472]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005970:	4b75      	ldr	r3, [pc, #468]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005976:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800597e:	4313      	orrs	r3, r2
 8005980:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0320 	and.w	r3, r3, #32
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00a      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005990:	496d      	ldr	r1, [pc, #436]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005992:	4b6d      	ldr	r3, [pc, #436]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005998:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00a      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059b2:	4965      	ldr	r1, [pc, #404]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059b4:	4b64      	ldr	r3, [pc, #400]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ba:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059c2:	4313      	orrs	r3, r2
 80059c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00a      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059d4:	495c      	ldr	r1, [pc, #368]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059d6:	4b5c      	ldr	r3, [pc, #368]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059f6:	4954      	ldr	r1, [pc, #336]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059f8:	4b53      	ldr	r3, [pc, #332]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a06:	4313      	orrs	r3, r2
 8005a08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a18:	494b      	ldr	r1, [pc, #300]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a1a:	4b4b      	ldr	r3, [pc, #300]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a3a:	4943      	ldr	r1, [pc, #268]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a3c:	4b42      	ldr	r3, [pc, #264]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a42:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d028      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a5c:	493a      	ldr	r1, [pc, #232]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a5e:	4b3a      	ldr	r3, [pc, #232]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a7a:	d106      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a7c:	4a32      	ldr	r2, [pc, #200]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a7e:	4b32      	ldr	r3, [pc, #200]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a86:	60d3      	str	r3, [r2, #12]
 8005a88:	e011      	b.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a8e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a92:	d10c      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	3304      	adds	r3, #4
 8005a98:	2101      	movs	r1, #1
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fdba 	bl	8006614 <RCCEx_PLLSAI1_Config>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005aa4:	7cfb      	ldrb	r3, [r7, #19]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8005aaa:	7cfb      	ldrb	r3, [r7, #19]
 8005aac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d028      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005aba:	4923      	ldr	r1, [pc, #140]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005abc:	4b22      	ldr	r3, [pc, #136]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ad8:	d106      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ada:	4a1b      	ldr	r2, [pc, #108]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005adc:	4b1a      	ldr	r3, [pc, #104]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ae4:	60d3      	str	r3, [r2, #12]
 8005ae6:	e011      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005af0:	d10c      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3304      	adds	r3, #4
 8005af6:	2101      	movs	r1, #1
 8005af8:	4618      	mov	r0, r3
 8005afa:	f000 fd8b 	bl	8006614 <RCCEx_PLLSAI1_Config>
 8005afe:	4603      	mov	r3, r0
 8005b00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8005b08:	7cfb      	ldrb	r3, [r7, #19]
 8005b0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d02b      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b18:	490b      	ldr	r1, [pc, #44]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005b1a:	4b0b      	ldr	r3, [pc, #44]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b36:	d109      	bne.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b38:	4a03      	ldr	r2, [pc, #12]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005b3a:	4b03      	ldr	r3, [pc, #12]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b42:	60d3      	str	r3, [r2, #12]
 8005b44:	e014      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005b46:	bf00      	nop
 8005b48:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b54:	d10c      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 fd59 	bl	8006614 <RCCEx_PLLSAI1_Config>
 8005b62:	4603      	mov	r3, r0
 8005b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b66:	7cfb      	ldrb	r3, [r7, #19]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8005b6c:	7cfb      	ldrb	r3, [r7, #19]
 8005b6e:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d02f      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b7c:	492b      	ldr	r1, [pc, #172]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b7e:	4b2b      	ldr	r3, [pc, #172]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b84:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b9a:	d10d      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3304      	adds	r3, #4
 8005ba0:	2102      	movs	r1, #2
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 fd36 	bl	8006614 <RCCEx_PLLSAI1_Config>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bac:	7cfb      	ldrb	r3, [r7, #19]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d014      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8005bb2:	7cfb      	ldrb	r3, [r7, #19]
 8005bb4:	74bb      	strb	r3, [r7, #18]
 8005bb6:	e011      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3320      	adds	r3, #32
 8005bc6:	2102      	movs	r1, #2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 fe15 	bl	80067f8 <RCCEx_PLLSAI2_Config>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bd2:	7cfb      	ldrb	r3, [r7, #19]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8005bd8:	7cfb      	ldrb	r3, [r7, #19]
 8005bda:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005be8:	4910      	ldr	r1, [pc, #64]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005bea:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00b      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c0a:	4908      	ldr	r1, [pc, #32]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c0c:	4b07      	ldr	r3, [pc, #28]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c12:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c22:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40021000 	.word	0x40021000

08005c30 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b088      	sub	sp, #32
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	617b      	str	r3, [r7, #20]
 8005c44:	2300      	movs	r3, #0
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	2300      	movs	r3, #0
 8005c4a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c52:	d138      	bne.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005c54:	4bb2      	ldr	r3, [pc, #712]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c5e:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c66:	d10b      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8005c68:	4bad      	ldr	r3, [pc, #692]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d104      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8005c76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c7a:	61fb      	str	r3, [r7, #28]
 8005c7c:	f000 bcc0 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c86:	d10b      	bne.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8005c88:	4ba5      	ldr	r3, [pc, #660]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d104      	bne.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8005c96:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005c9a:	61fb      	str	r3, [r7, #28]
 8005c9c:	f000 bcb0 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ca6:	d10a      	bne.n	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8005ca8:	4b9d      	ldr	r3, [pc, #628]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005cb4:	d103      	bne.n	8005cbe <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8005cb6:	4b9b      	ldr	r3, [pc, #620]	; (8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005cb8:	61fb      	str	r3, [r7, #28]
 8005cba:	f000 bca1 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	61fb      	str	r3, [r7, #28]
 8005cc2:	f000 bc9d 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8005cc6:	4b96      	ldr	r3, [pc, #600]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d11f      	bne.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005cd2:	4b93      	ldr	r3, [pc, #588]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d116      	bne.n	8005d0c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005cde:	4b90      	ldr	r3, [pc, #576]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0308 	and.w	r3, r3, #8
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d005      	beq.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8005cea:	4b8d      	ldr	r3, [pc, #564]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	091b      	lsrs	r3, r3, #4
 8005cf0:	f003 030f 	and.w	r3, r3, #15
 8005cf4:	e005      	b.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005cf6:	4b8a      	ldr	r3, [pc, #552]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	f003 030f 	and.w	r3, r3, #15
 8005d02:	4a89      	ldr	r2, [pc, #548]	; (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d08:	617b      	str	r3, [r7, #20]
 8005d0a:	e02a      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	e027      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8005d12:	4b83      	ldr	r3, [pc, #524]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f003 0303 	and.w	r3, r3, #3
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d10c      	bne.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d1e:	4b80      	ldr	r3, [pc, #512]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d2a:	d102      	bne.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8005d2c:	4b7f      	ldr	r3, [pc, #508]	; (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e017      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	e014      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8005d38:	4b79      	ldr	r3, [pc, #484]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f003 0303 	and.w	r3, r3, #3
 8005d40:	2b03      	cmp	r3, #3
 8005d42:	d10c      	bne.n	8005d5e <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005d44:	4b76      	ldr	r3, [pc, #472]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d50:	d102      	bne.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8005d52:	4b77      	ldr	r3, [pc, #476]	; (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	e004      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	e001      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005d62:	4b6f      	ldr	r3, [pc, #444]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	091b      	lsrs	r3, r3, #4
 8005d68:	f003 0307 	and.w	r3, r3, #7
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d74:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d7c:	f000 83a5 	beq.w	80064ca <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8005d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d84:	d829      	bhi.n	8005dda <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005d86:	2b10      	cmp	r3, #16
 8005d88:	f000 825a 	beq.w	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8005d8c:	2b10      	cmp	r3, #16
 8005d8e:	d811      	bhi.n	8005db4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	f000 81b5 	beq.w	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d804      	bhi.n	8005da4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	f000 817d 	beq.w	800609a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005da0:	f000 bc2e 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005da4:	2b04      	cmp	r3, #4
 8005da6:	f000 81de 	beq.w	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8005daa:	2b08      	cmp	r3, #8
 8005dac:	f000 820e 	beq.w	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8005db0:	f000 bc26 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005db4:	2b40      	cmp	r3, #64	; 0x40
 8005db6:	f000 8311 	beq.w	80063dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005dba:	2b40      	cmp	r3, #64	; 0x40
 8005dbc:	d804      	bhi.n	8005dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8005dbe:	2b20      	cmp	r3, #32
 8005dc0:	f000 8274 	beq.w	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8005dc4:	f000 bc1c 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005dc8:	2b80      	cmp	r3, #128	; 0x80
 8005dca:	f000 832d 	beq.w	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8005dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dd2:	f000 834f 	beq.w	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8005dd6:	f000 bc13 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005dda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dde:	f000 829b 	beq.w	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8005de2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005de6:	d813      	bhi.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8005de8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005dec:	d025      	beq.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005df2:	d805      	bhi.n	8005e00 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8005df4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005df8:	f000 83a4 	beq.w	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8005dfc:	f000 bc00 	b.w	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e04:	d019      	beq.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e0a:	f000 80c4 	beq.w	8005f96 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8005e0e:	e3f7      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e14:	f000 82d1 	beq.w	80063ba <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e1c:	d804      	bhi.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8005e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e22:	f000 83cc 	beq.w	80065be <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8005e26:	e3eb      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005e28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e2c:	f000 80b3 	beq.w	8005f96 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8005e30:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005e34:	f000 80af 	beq.w	8005f96 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8005e38:	e3e2      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e40:	d10c      	bne.n	8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005e42:	4b37      	ldr	r3, [pc, #220]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e48:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005e4c:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e54:	d10e      	bne.n	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005e56:	4b37      	ldr	r3, [pc, #220]	; (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005e58:	61fb      	str	r3, [r7, #28]
 8005e5a:	e00b      	b.n	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005e5c:	4b30      	ldr	r3, [pc, #192]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e62:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8005e66:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005e6e:	d101      	bne.n	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005e70:	4b30      	ldr	r3, [pc, #192]	; (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005e72:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f040 83bf 	bne.w	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e82:	d003      	beq.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e8a:	d122      	bne.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8005e8c:	4b24      	ldr	r3, [pc, #144]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d07d      	beq.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005e98:	4b21      	ldr	r3, [pc, #132]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	0a1b      	lsrs	r3, r3, #8
 8005e9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ea2:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10a      	bne.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8005eaa:	4b1d      	ldr	r3, [pc, #116]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8005eb6:	2311      	movs	r3, #17
 8005eb8:	613b      	str	r3, [r7, #16]
 8005eba:	e001      	b.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8005ebc:	2307      	movs	r3, #7
 8005ebe:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	fb02 f203 	mul.w	r2, r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ece:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8005ed0:	e060      	b.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d12f      	bne.n	8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8005ed8:	4b11      	ldr	r3, [pc, #68]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 838a 	beq.w	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005ee6:	4b0e      	ldr	r3, [pc, #56]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	0a1b      	lsrs	r3, r3, #8
 8005eec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ef0:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10a      	bne.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 8005ef8:	4b09      	ldr	r3, [pc, #36]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 8005f04:	2311      	movs	r3, #17
 8005f06:	613b      	str	r3, [r7, #16]
 8005f08:	e001      	b.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 8005f0a:	2307      	movs	r3, #7
 8005f0c:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	fb02 f203 	mul.w	r2, r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1c:	61fb      	str	r3, [r7, #28]
      break;
 8005f1e:	e36c      	b.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8005f20:	40021000 	.word	0x40021000
 8005f24:	0003d090 	.word	0x0003d090
 8005f28:	08008a30 	.word	0x08008a30
 8005f2c:	00f42400 	.word	0x00f42400
 8005f30:	007a1200 	.word	0x007a1200
 8005f34:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f3e:	d003      	beq.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f46:	d122      	bne.n	8005f8e <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005f48:	4ba7      	ldr	r3, [pc, #668]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d01f      	beq.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005f54:	4ba4      	ldr	r3, [pc, #656]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f56:	695b      	ldr	r3, [r3, #20]
 8005f58:	0a1b      	lsrs	r3, r3, #8
 8005f5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f5e:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10a      	bne.n	8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8005f66:	4ba0      	ldr	r3, [pc, #640]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d002      	beq.n	8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 8005f72:	2311      	movs	r3, #17
 8005f74:	613b      	str	r3, [r7, #16]
 8005f76:	e001      	b.n	8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8005f78:	2307      	movs	r3, #7
 8005f7a:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	fb02 f203 	mul.w	r2, r2, r3
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8a:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005f8c:	e002      	b.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	61fb      	str	r3, [r7, #28]
      break;
 8005f92:	e332      	b.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8005f94:	e331      	b.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005f96:	4b94      	ldr	r3, [pc, #592]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f9c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005fa0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005fa8:	d11f      	bne.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005faa:	4b8f      	ldr	r3, [pc, #572]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d116      	bne.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005fb6:	4b8c      	ldr	r3, [pc, #560]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d005      	beq.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8005fc2:	4b89      	ldr	r3, [pc, #548]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	091b      	lsrs	r3, r3, #4
 8005fc8:	f003 030f 	and.w	r3, r3, #15
 8005fcc:	e005      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8005fce:	4b86      	ldr	r3, [pc, #536]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fd4:	0a1b      	lsrs	r3, r3, #8
 8005fd6:	f003 030f 	and.w	r3, r3, #15
 8005fda:	4a84      	ldr	r2, [pc, #528]	; (80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8005fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fe0:	61fb      	str	r3, [r7, #28]
      break;
 8005fe2:	e30d      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61fb      	str	r3, [r7, #28]
      break;
 8005fe8:	e30a      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ff0:	d125      	bne.n	800603e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005ff2:	4b7d      	ldr	r3, [pc, #500]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ffa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ffe:	d11b      	bne.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8006000:	4b79      	ldr	r3, [pc, #484]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006008:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800600c:	d114      	bne.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800600e:	4b76      	ldr	r3, [pc, #472]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	0a1b      	lsrs	r3, r3, #8
 8006014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006018:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	fb02 f203 	mul.w	r2, r2, r3
 8006022:	4b71      	ldr	r3, [pc, #452]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	0d5b      	lsrs	r3, r3, #21
 8006028:	f003 0303 	and.w	r3, r3, #3
 800602c:	3301      	adds	r3, #1
 800602e:	005b      	lsls	r3, r3, #1
 8006030:	fbb2 f3f3 	udiv	r3, r2, r3
 8006034:	61fb      	str	r3, [r7, #28]
 8006036:	e02f      	b.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	61fb      	str	r3, [r7, #28]
      break;
 800603c:	e2e0      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006044:	d125      	bne.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006046:	4b68      	ldr	r3, [pc, #416]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800604e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006052:	d11b      	bne.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8006054:	4b64      	ldr	r3, [pc, #400]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800605c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006060:	d114      	bne.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006062:	4b61      	ldr	r3, [pc, #388]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	0a1b      	lsrs	r3, r3, #8
 8006068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800606c:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	fb02 f203 	mul.w	r2, r2, r3
 8006076:	4b5c      	ldr	r3, [pc, #368]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	0d5b      	lsrs	r3, r3, #21
 800607c:	f003 0303 	and.w	r3, r3, #3
 8006080:	3301      	adds	r3, #1
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	fbb2 f3f3 	udiv	r3, r2, r3
 8006088:	61fb      	str	r3, [r7, #28]
 800608a:	e005      	b.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	61fb      	str	r3, [r7, #28]
      break;
 8006090:	e2b6      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
      break;
 8006096:	e2b3      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006098:	e2b2      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800609a:	4b53      	ldr	r3, [pc, #332]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800609c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d103      	bne.n	80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 80060ac:	f7ff fa66 	bl	800557c <HAL_RCC_GetPCLK2Freq>
 80060b0:	61f8      	str	r0, [r7, #28]
      break;
 80060b2:	e2a5      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d103      	bne.n	80060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 80060ba:	f7ff f98f 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80060be:	61f8      	str	r0, [r7, #28]
      break;
 80060c0:	e29e      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d109      	bne.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 80060c8:	4b47      	ldr	r3, [pc, #284]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060d4:	d102      	bne.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 80060d6:	4b46      	ldr	r3, [pc, #280]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 80060d8:	61fb      	str	r3, [r7, #28]
 80060da:	e010      	b.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	2b03      	cmp	r3, #3
 80060e0:	d10a      	bne.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 80060e2:	4b41      	ldr	r3, [pc, #260]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80060e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d103      	bne.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 80060f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060f4:	61fb      	str	r3, [r7, #28]
 80060f6:	e002      	b.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	61fb      	str	r3, [r7, #28]
      break;
 80060fc:	e280      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80060fe:	e27f      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006100:	4b39      	ldr	r3, [pc, #228]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006106:	f003 030c 	and.w	r3, r3, #12
 800610a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d103      	bne.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006112:	f7ff fa1f 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 8006116:	61f8      	str	r0, [r7, #28]
      break;
 8006118:	e272      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	2b04      	cmp	r3, #4
 800611e:	d103      	bne.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8006120:	f7ff f95c 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8006124:	61f8      	str	r0, [r7, #28]
      break;
 8006126:	e26b      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	2b08      	cmp	r3, #8
 800612c:	d109      	bne.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 800612e:	4b2e      	ldr	r3, [pc, #184]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800613a:	d102      	bne.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 800613c:	4b2c      	ldr	r3, [pc, #176]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800613e:	61fb      	str	r3, [r7, #28]
 8006140:	e010      	b.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	2b0c      	cmp	r3, #12
 8006146:	d10a      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006148:	4b27      	ldr	r3, [pc, #156]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800614a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800614e:	f003 0302 	and.w	r3, r3, #2
 8006152:	2b02      	cmp	r3, #2
 8006154:	d103      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8006156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800615a:	61fb      	str	r3, [r7, #28]
 800615c:	e002      	b.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	61fb      	str	r3, [r7, #28]
      break;
 8006162:	e24d      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006164:	e24c      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006166:	4b20      	ldr	r3, [pc, #128]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006170:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d103      	bne.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006178:	f7ff f9ec 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 800617c:	61f8      	str	r0, [r7, #28]
      break;
 800617e:	e23f      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	2b10      	cmp	r3, #16
 8006184:	d103      	bne.n	800618e <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8006186:	f7ff f929 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800618a:	61f8      	str	r0, [r7, #28]
      break;
 800618c:	e238      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	2b20      	cmp	r3, #32
 8006192:	d109      	bne.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006194:	4b14      	ldr	r3, [pc, #80]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800619c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a0:	d102      	bne.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 80061a2:	4b13      	ldr	r3, [pc, #76]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 80061a4:	61fb      	str	r3, [r7, #28]
 80061a6:	e010      	b.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	2b30      	cmp	r3, #48	; 0x30
 80061ac:	d10a      	bne.n	80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 80061ae:	4b0e      	ldr	r3, [pc, #56]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80061b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d103      	bne.n	80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 80061bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061c0:	61fb      	str	r3, [r7, #28]
 80061c2:	e002      	b.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	61fb      	str	r3, [r7, #28]
      break;
 80061c8:	e21a      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80061ca:	e219      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80061cc:	4b06      	ldr	r3, [pc, #24]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80061d6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10a      	bne.n	80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 80061de:	f7ff f9b9 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 80061e2:	61f8      	str	r0, [r7, #28]
      break;
 80061e4:	e20c      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80061e6:	bf00      	nop
 80061e8:	40021000 	.word	0x40021000
 80061ec:	08008a30 	.word	0x08008a30
 80061f0:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	2b40      	cmp	r3, #64	; 0x40
 80061f8:	d103      	bne.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 80061fa:	f7ff f8ef 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80061fe:	61f8      	str	r0, [r7, #28]
      break;
 8006200:	e1fe      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b80      	cmp	r3, #128	; 0x80
 8006206:	d109      	bne.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8006208:	4ba5      	ldr	r3, [pc, #660]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006214:	d102      	bne.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 8006216:	4ba3      	ldr	r3, [pc, #652]	; (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006218:	61fb      	str	r3, [r7, #28]
 800621a:	e010      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	2bc0      	cmp	r3, #192	; 0xc0
 8006220:	d10a      	bne.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 8006222:	4b9f      	ldr	r3, [pc, #636]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006228:	f003 0302 	and.w	r3, r3, #2
 800622c:	2b02      	cmp	r3, #2
 800622e:	d103      	bne.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 8006230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006234:	61fb      	str	r3, [r7, #28]
 8006236:	e002      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	61fb      	str	r3, [r7, #28]
      break;
 800623c:	e1e0      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800623e:	e1df      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006240:	4b97      	ldr	r3, [pc, #604]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800624a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d103      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006252:	f7ff f97f 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 8006256:	61f8      	str	r0, [r7, #28]
      break;
 8006258:	e1d2      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006260:	d103      	bne.n	800626a <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 8006262:	f7ff f8bb 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8006266:	61f8      	str	r0, [r7, #28]
      break;
 8006268:	e1ca      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006270:	d109      	bne.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 8006272:	4b8b      	ldr	r3, [pc, #556]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800627a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800627e:	d102      	bne.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 8006280:	4b88      	ldr	r3, [pc, #544]	; (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006282:	61fb      	str	r3, [r7, #28]
 8006284:	e011      	b.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800628c:	d10a      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 800628e:	4b84      	ldr	r3, [pc, #528]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b02      	cmp	r3, #2
 800629a:	d103      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 800629c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	e002      	b.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	61fb      	str	r3, [r7, #28]
      break;
 80062a8:	e1aa      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80062aa:	e1a9      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80062ac:	4b7c      	ldr	r3, [pc, #496]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80062b6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d103      	bne.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 80062be:	f7ff f949 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 80062c2:	61f8      	str	r0, [r7, #28]
      break;
 80062c4:	e19c      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062cc:	d103      	bne.n	80062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 80062ce:	f7ff f885 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80062d2:	61f8      	str	r0, [r7, #28]
      break;
 80062d4:	e194      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062dc:	d109      	bne.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 80062de:	4b70      	ldr	r3, [pc, #448]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ea:	d102      	bne.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 80062ec:	4b6d      	ldr	r3, [pc, #436]	; (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	e011      	b.n	8006316 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062f8:	d10a      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80062fa:	4b69      	ldr	r3, [pc, #420]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b02      	cmp	r3, #2
 8006306:	d103      	bne.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8006308:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800630c:	61fb      	str	r3, [r7, #28]
 800630e:	e002      	b.n	8006316 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	61fb      	str	r3, [r7, #28]
      break;
 8006314:	e174      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006316:	e173      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006318:	4b61      	ldr	r3, [pc, #388]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800631a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800631e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006322:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800632a:	d103      	bne.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 800632c:	f7ff f856 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8006330:	61f8      	str	r0, [r7, #28]
      break;
 8006332:	e164      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800633a:	d11b      	bne.n	8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 800633c:	4b58      	ldr	r3, [pc, #352]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 815a 	beq.w	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800634a:	4b55      	ldr	r3, [pc, #340]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	0a1b      	lsrs	r3, r3, #8
 8006350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006354:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	fb02 f203 	mul.w	r2, r2, r3
 800635e:	4b50      	ldr	r3, [pc, #320]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	0e5b      	lsrs	r3, r3, #25
 8006364:	f003 0303 	and.w	r3, r3, #3
 8006368:	3301      	adds	r3, #1
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006370:	61fb      	str	r3, [r7, #28]
      break;
 8006372:	e144      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800637a:	d11b      	bne.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 800637c:	4b48      	ldr	r3, [pc, #288]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 813a 	beq.w	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800638a:	4b45      	ldr	r3, [pc, #276]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	0a1b      	lsrs	r3, r3, #8
 8006390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006394:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	fb02 f203 	mul.w	r2, r2, r3
 800639e:	4b40      	ldr	r3, [pc, #256]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	0e5b      	lsrs	r3, r3, #25
 80063a4:	f003 0303 	and.w	r3, r3, #3
 80063a8:	3301      	adds	r3, #1
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b0:	61fb      	str	r3, [r7, #28]
      break;
 80063b2:	e124      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 80063b4:	2300      	movs	r3, #0
 80063b6:	61fb      	str	r3, [r7, #28]
      break;
 80063b8:	e121      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80063ba:	4b39      	ldr	r3, [pc, #228]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80063bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063c4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d103      	bne.n	80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 80063cc:	f7ff f8d6 	bl	800557c <HAL_RCC_GetPCLK2Freq>
 80063d0:	61f8      	str	r0, [r7, #28]
      break;
 80063d2:	e115      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 80063d4:	f7ff f802 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80063d8:	61f8      	str	r0, [r7, #28]
      break;
 80063da:	e111      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80063dc:	4b30      	ldr	r3, [pc, #192]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80063e6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d103      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 80063ee:	f7ff f8b1 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 80063f2:	61f8      	str	r0, [r7, #28]
      break;
 80063f4:	e104      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fc:	d103      	bne.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 80063fe:	f7fe ffed 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8006402:	61f8      	str	r0, [r7, #28]
      break;
 8006404:	e0fc      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800640c:	d109      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800640e:	4b24      	ldr	r3, [pc, #144]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800641a:	d102      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 800641c:	4b21      	ldr	r3, [pc, #132]	; (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800641e:	61fb      	str	r3, [r7, #28]
      break;
 8006420:	e0ee      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006422:	2300      	movs	r3, #0
 8006424:	61fb      	str	r3, [r7, #28]
      break;
 8006426:	e0eb      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006428:	4b1d      	ldr	r3, [pc, #116]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800642a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800642e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006432:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d103      	bne.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 800643a:	f7ff f88b 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 800643e:	61f8      	str	r0, [r7, #28]
      break;
 8006440:	e0de      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006448:	d103      	bne.n	8006452 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 800644a:	f7fe ffc7 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800644e:	61f8      	str	r0, [r7, #28]
      break;
 8006450:	e0d6      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006458:	d109      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 800645a:	4b11      	ldr	r3, [pc, #68]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006466:	d102      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 8006468:	4b0e      	ldr	r3, [pc, #56]	; (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800646a:	61fb      	str	r3, [r7, #28]
      break;
 800646c:	e0c8      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800646e:	2300      	movs	r3, #0
 8006470:	61fb      	str	r3, [r7, #28]
      break;
 8006472:	e0c5      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006474:	4b0a      	ldr	r3, [pc, #40]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800647a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800647e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d103      	bne.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006486:	f7ff f865 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 800648a:	61f8      	str	r0, [r7, #28]
      break;
 800648c:	e0b8      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006494:	d108      	bne.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 8006496:	f7fe ffa1 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800649a:	61f8      	str	r0, [r7, #28]
      break;
 800649c:	e0b0      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800649e:	bf00      	nop
 80064a0:	40021000 	.word	0x40021000
 80064a4:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80064ae:	d109      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80064b0:	4b56      	ldr	r3, [pc, #344]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064bc:	d102      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 80064be:	4b54      	ldr	r3, [pc, #336]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80064c0:	61fb      	str	r3, [r7, #28]
      break;
 80064c2:	e09d      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	61fb      	str	r3, [r7, #28]
      break;
 80064c8:	e09a      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80064ca:	4b50      	ldr	r3, [pc, #320]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80064d4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d103      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 80064dc:	f7ff f83a 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 80064e0:	61f8      	str	r0, [r7, #28]
      break;
 80064e2:	e08d      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064ea:	d10a      	bne.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 80064ec:	4b47      	ldr	r3, [pc, #284]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064f2:	f003 0302 	and.w	r3, r3, #2
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d103      	bne.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 80064fa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80064fe:	61fb      	str	r3, [r7, #28]
 8006500:	e01f      	b.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006508:	d109      	bne.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 800650a:	4b40      	ldr	r3, [pc, #256]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006516:	d102      	bne.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 8006518:	4b3d      	ldr	r3, [pc, #244]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800651a:	61fb      	str	r3, [r7, #28]
 800651c:	e011      	b.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006524:	d10a      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 8006526:	4b39      	ldr	r3, [pc, #228]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800652c:	f003 0302 	and.w	r3, r3, #2
 8006530:	2b02      	cmp	r3, #2
 8006532:	d103      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 8006534:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006538:	61fb      	str	r3, [r7, #28]
 800653a:	e002      	b.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	61fb      	str	r3, [r7, #28]
      break;
 8006540:	e05e      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006542:	e05d      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006544:	4b31      	ldr	r3, [pc, #196]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800654e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d103      	bne.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006556:	f7fe fffd 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 800655a:	61f8      	str	r0, [r7, #28]
      break;
 800655c:	e050      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006564:	d10a      	bne.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8006566:	4b29      	ldr	r3, [pc, #164]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006568:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b02      	cmp	r3, #2
 8006572:	d103      	bne.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 8006574:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006578:	61fb      	str	r3, [r7, #28]
 800657a:	e01f      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006582:	d109      	bne.n	8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8006584:	4b21      	ldr	r3, [pc, #132]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800658c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006590:	d102      	bne.n	8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 8006592:	4b1f      	ldr	r3, [pc, #124]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8006594:	61fb      	str	r3, [r7, #28]
 8006596:	e011      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800659e:	d10a      	bne.n	80065b6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80065a0:	4b1a      	ldr	r3, [pc, #104]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80065a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d103      	bne.n	80065b6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 80065ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065b2:	61fb      	str	r3, [r7, #28]
 80065b4:	e002      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	61fb      	str	r3, [r7, #28]
      break;
 80065ba:	e021      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80065bc:	e020      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80065be:	4b13      	ldr	r3, [pc, #76]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80065c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80065c8:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d103      	bne.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 80065d0:	f7fe ffc0 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 80065d4:	61f8      	str	r0, [r7, #28]
      break;
 80065d6:	e013      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065de:	d109      	bne.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80065e0:	4b0a      	ldr	r3, [pc, #40]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ec:	d102      	bne.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 80065ee:	4b08      	ldr	r3, [pc, #32]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80065f0:	61fb      	str	r3, [r7, #28]
      break;
 80065f2:	e005      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61fb      	str	r3, [r7, #28]
      break;
 80065f8:	e002      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 80065fa:	bf00      	nop
 80065fc:	e000      	b.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 80065fe:	bf00      	nop
    }
  }

  return(frequency);
 8006600:	69fb      	ldr	r3, [r7, #28]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3720      	adds	r7, #32
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40021000 	.word	0x40021000
 8006610:	00f42400 	.word	0x00f42400

08006614 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006622:	2300      	movs	r3, #0
 8006624:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006626:	4b73      	ldr	r3, [pc, #460]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d018      	beq.n	8006664 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006632:	4b70      	ldr	r3, [pc, #448]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	f003 0203 	and.w	r2, r3, #3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d10d      	bne.n	800665e <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
       ||
 8006646:	2b00      	cmp	r3, #0
 8006648:	d009      	beq.n	800665e <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800664a:	4b6a      	ldr	r3, [pc, #424]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	091b      	lsrs	r3, r3, #4
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	1c5a      	adds	r2, r3, #1
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
       ||
 800665a:	429a      	cmp	r2, r3
 800665c:	d044      	beq.n	80066e8 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	73fb      	strb	r3, [r7, #15]
 8006662:	e041      	b.n	80066e8 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b02      	cmp	r3, #2
 800666a:	d00c      	beq.n	8006686 <RCCEx_PLLSAI1_Config+0x72>
 800666c:	2b03      	cmp	r3, #3
 800666e:	d013      	beq.n	8006698 <RCCEx_PLLSAI1_Config+0x84>
 8006670:	2b01      	cmp	r3, #1
 8006672:	d120      	bne.n	80066b6 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006674:	4b5f      	ldr	r3, [pc, #380]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0302 	and.w	r3, r3, #2
 800667c:	2b00      	cmp	r3, #0
 800667e:	d11d      	bne.n	80066bc <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006684:	e01a      	b.n	80066bc <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006686:	4b5b      	ldr	r3, [pc, #364]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800668e:	2b00      	cmp	r3, #0
 8006690:	d116      	bne.n	80066c0 <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006696:	e013      	b.n	80066c0 <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006698:	4b56      	ldr	r3, [pc, #344]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d10f      	bne.n	80066c4 <RCCEx_PLLSAI1_Config+0xb0>
 80066a4:	4b53      	ldr	r3, [pc, #332]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d109      	bne.n	80066c4 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066b4:	e006      	b.n	80066c4 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	73fb      	strb	r3, [r7, #15]
      break;
 80066ba:	e004      	b.n	80066c6 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80066bc:	bf00      	nop
 80066be:	e002      	b.n	80066c6 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80066c0:	bf00      	nop
 80066c2:	e000      	b.n	80066c6 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80066c4:	bf00      	nop
    }

    if(status == HAL_OK)
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10d      	bne.n	80066e8 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80066cc:	4849      	ldr	r0, [pc, #292]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066ce:	4b49      	ldr	r3, [pc, #292]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6819      	ldr	r1, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	3b01      	subs	r3, #1
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	430b      	orrs	r3, r1
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d17d      	bne.n	80067ea <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80066ee:	4a41      	ldr	r2, [pc, #260]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f0:	4b40      	ldr	r3, [pc, #256]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80066f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066fa:	f7fb fbcd 	bl	8001e98 <HAL_GetTick>
 80066fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8006700:	e009      	b.n	8006716 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006702:	f7fb fbc9 	bl	8001e98 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d902      	bls.n	8006716 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	73fb      	strb	r3, [r7, #15]
        break;
 8006714:	e005      	b.n	8006722 <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8006716:	4b37      	ldr	r3, [pc, #220]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1ef      	bne.n	8006702 <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8006722:	7bfb      	ldrb	r3, [r7, #15]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d160      	bne.n	80067ea <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d111      	bne.n	8006752 <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800672e:	4831      	ldr	r0, [pc, #196]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006730:	4b30      	ldr	r3, [pc, #192]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	6892      	ldr	r2, [r2, #8]
 8006740:	0211      	lsls	r1, r2, #8
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	68d2      	ldr	r2, [r2, #12]
 8006746:	0912      	lsrs	r2, r2, #4
 8006748:	0452      	lsls	r2, r2, #17
 800674a:	430a      	orrs	r2, r1
 800674c:	4313      	orrs	r3, r2
 800674e:	6103      	str	r3, [r0, #16]
 8006750:	e027      	b.n	80067a2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d112      	bne.n	800677e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006758:	4826      	ldr	r0, [pc, #152]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800675a:	4b26      	ldr	r3, [pc, #152]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006762:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6892      	ldr	r2, [r2, #8]
 800676a:	0211      	lsls	r1, r2, #8
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	6912      	ldr	r2, [r2, #16]
 8006770:	0852      	lsrs	r2, r2, #1
 8006772:	3a01      	subs	r2, #1
 8006774:	0552      	lsls	r2, r2, #21
 8006776:	430a      	orrs	r2, r1
 8006778:	4313      	orrs	r3, r2
 800677a:	6103      	str	r3, [r0, #16]
 800677c:	e011      	b.n	80067a2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800677e:	481d      	ldr	r0, [pc, #116]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006780:	4b1c      	ldr	r3, [pc, #112]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006788:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	6892      	ldr	r2, [r2, #8]
 8006790:	0211      	lsls	r1, r2, #8
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6952      	ldr	r2, [r2, #20]
 8006796:	0852      	lsrs	r2, r2, #1
 8006798:	3a01      	subs	r2, #1
 800679a:	0652      	lsls	r2, r2, #25
 800679c:	430a      	orrs	r2, r1
 800679e:	4313      	orrs	r3, r2
 80067a0:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80067a2:	4a14      	ldr	r2, [pc, #80]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067a4:	4b13      	ldr	r3, [pc, #76]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80067ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067ae:	f7fb fb73 	bl	8001e98 <HAL_GetTick>
 80067b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80067b4:	e009      	b.n	80067ca <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067b6:	f7fb fb6f 	bl	8001e98 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d902      	bls.n	80067ca <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	73fb      	strb	r3, [r7, #15]
          break;
 80067c8:	e005      	b.n	80067d6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80067ca:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d0ef      	beq.n	80067b6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d106      	bne.n	80067ea <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80067dc:	4905      	ldr	r1, [pc, #20]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067de:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067e0:	691a      	ldr	r2, [r3, #16]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80067ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	40021000 	.word	0x40021000

080067f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006802:	2300      	movs	r3, #0
 8006804:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006806:	2300      	movs	r3, #0
 8006808:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800680a:	4b68      	ldr	r3, [pc, #416]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d018      	beq.n	8006848 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006816:	4b65      	ldr	r3, [pc, #404]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f003 0203 	and.w	r2, r3, #3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	429a      	cmp	r2, r3
 8006824:	d10d      	bne.n	8006842 <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
       ||
 800682a:	2b00      	cmp	r3, #0
 800682c:	d009      	beq.n	8006842 <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800682e:	4b5f      	ldr	r3, [pc, #380]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	091b      	lsrs	r3, r3, #4
 8006834:	f003 0307 	and.w	r3, r3, #7
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
       ||
 800683e:	429a      	cmp	r2, r3
 8006840:	d044      	beq.n	80068cc <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	73fb      	strb	r3, [r7, #15]
 8006846:	e041      	b.n	80068cc <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b02      	cmp	r3, #2
 800684e:	d00c      	beq.n	800686a <RCCEx_PLLSAI2_Config+0x72>
 8006850:	2b03      	cmp	r3, #3
 8006852:	d013      	beq.n	800687c <RCCEx_PLLSAI2_Config+0x84>
 8006854:	2b01      	cmp	r3, #1
 8006856:	d120      	bne.n	800689a <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006858:	4b54      	ldr	r3, [pc, #336]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0302 	and.w	r3, r3, #2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d11d      	bne.n	80068a0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006868:	e01a      	b.n	80068a0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800686a:	4b50      	ldr	r3, [pc, #320]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006872:	2b00      	cmp	r3, #0
 8006874:	d116      	bne.n	80068a4 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800687a:	e013      	b.n	80068a4 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800687c:	4b4b      	ldr	r3, [pc, #300]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10f      	bne.n	80068a8 <RCCEx_PLLSAI2_Config+0xb0>
 8006888:	4b48      	ldr	r3, [pc, #288]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d109      	bne.n	80068a8 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006898:	e006      	b.n	80068a8 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	73fb      	strb	r3, [r7, #15]
      break;
 800689e:	e004      	b.n	80068aa <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80068a0:	bf00      	nop
 80068a2:	e002      	b.n	80068aa <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80068a4:	bf00      	nop
 80068a6:	e000      	b.n	80068aa <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80068a8:	bf00      	nop
    }

    if(status == HAL_OK)
 80068aa:	7bfb      	ldrb	r3, [r7, #15]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d10d      	bne.n	80068cc <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80068b0:	483e      	ldr	r0, [pc, #248]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80068b2:	4b3e      	ldr	r3, [pc, #248]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6819      	ldr	r1, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	3b01      	subs	r3, #1
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	430b      	orrs	r3, r1
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d167      	bne.n	80069a2 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80068d2:	4a36      	ldr	r2, [pc, #216]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80068d4:	4b35      	ldr	r3, [pc, #212]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068de:	f7fb fadb 	bl	8001e98 <HAL_GetTick>
 80068e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 80068e4:	e009      	b.n	80068fa <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80068e6:	f7fb fad7 	bl	8001e98 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d902      	bls.n	80068fa <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	73fb      	strb	r3, [r7, #15]
        break;
 80068f8:	e005      	b.n	8006906 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 80068fa:	4b2c      	ldr	r3, [pc, #176]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1ef      	bne.n	80068e6 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8006906:	7bfb      	ldrb	r3, [r7, #15]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d14a      	bne.n	80069a2 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d111      	bne.n	8006936 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006912:	4826      	ldr	r0, [pc, #152]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006914:	4b25      	ldr	r3, [pc, #148]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800691c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	6892      	ldr	r2, [r2, #8]
 8006924:	0211      	lsls	r1, r2, #8
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	68d2      	ldr	r2, [r2, #12]
 800692a:	0912      	lsrs	r2, r2, #4
 800692c:	0452      	lsls	r2, r2, #17
 800692e:	430a      	orrs	r2, r1
 8006930:	4313      	orrs	r3, r2
 8006932:	6143      	str	r3, [r0, #20]
 8006934:	e011      	b.n	800695a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006936:	481d      	ldr	r0, [pc, #116]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006938:	4b1c      	ldr	r3, [pc, #112]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006940:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6892      	ldr	r2, [r2, #8]
 8006948:	0211      	lsls	r1, r2, #8
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	6912      	ldr	r2, [r2, #16]
 800694e:	0852      	lsrs	r2, r2, #1
 8006950:	3a01      	subs	r2, #1
 8006952:	0652      	lsls	r2, r2, #25
 8006954:	430a      	orrs	r2, r1
 8006956:	4313      	orrs	r3, r2
 8006958:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800695a:	4a14      	ldr	r2, [pc, #80]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800695c:	4b13      	ldr	r3, [pc, #76]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006964:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006966:	f7fb fa97 	bl	8001e98 <HAL_GetTick>
 800696a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800696c:	e009      	b.n	8006982 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800696e:	f7fb fa93 	bl	8001e98 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d902      	bls.n	8006982 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	73fb      	strb	r3, [r7, #15]
          break;
 8006980:	e005      	b.n	800698e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8006982:	4b0a      	ldr	r3, [pc, #40]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0ef      	beq.n	800696e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d106      	bne.n	80069a2 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006994:	4905      	ldr	r1, [pc, #20]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006996:	4b05      	ldr	r3, [pc, #20]	; (80069ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8006998:	695a      	ldr	r2, [r3, #20]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	4313      	orrs	r3, r2
 80069a0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	40021000 	.word	0x40021000

080069b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 80069bc:	2300      	movs	r3, #0
 80069be:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80069c0:	2300      	movs	r3, #0
 80069c2:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d101      	bne.n	80069ce <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e14a      	b.n	8006c64 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d106      	bne.n	80069e8 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f001 f9c8 	bl	8007d78 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fbdd 	bl	80071b0 <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d007      	beq.n	8006a0e <HAL_SAI_Init+0x5e>
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d302      	bcc.n	8006a08 <HAL_SAI_Init+0x58>
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d006      	beq.n	8006a14 <HAL_SAI_Init+0x64>
 8006a06:	e008      	b.n	8006a1a <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	61fb      	str	r3, [r7, #28]
      break;
 8006a0c:	e005      	b.n	8006a1a <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8006a0e:	2310      	movs	r3, #16
 8006a10:	61fb      	str	r3, [r7, #28]
      break;
 8006a12:	e002      	b.n	8006a1a <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006a14:	2320      	movs	r3, #32
 8006a16:	61fb      	str	r3, [r7, #28]
      break;
 8006a18:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	2b03      	cmp	r3, #3
 8006a20:	d81d      	bhi.n	8006a5e <HAL_SAI_Init+0xae>
 8006a22:	a201      	add	r2, pc, #4	; (adr r2, 8006a28 <HAL_SAI_Init+0x78>)
 8006a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a28:	08006a39 	.word	0x08006a39
 8006a2c:	08006a3f 	.word	0x08006a3f
 8006a30:	08006a47 	.word	0x08006a47
 8006a34:	08006a4f 	.word	0x08006a4f
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]
      }
      break;
 8006a3c:	e00f      	b.n	8006a5e <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 8006a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a42:	617b      	str	r3, [r7, #20]
      }
      break;
 8006a44:	e00b      	b.n	8006a5e <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8006a46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a4a:	617b      	str	r3, [r7, #20]
      }
      break;
 8006a4c:	e007      	b.n	8006a5e <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8006a4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a52:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	f043 0301 	orr.w	r3, r3, #1
 8006a5a:	61fb      	str	r3, [r7, #28]
      }
      break;
 8006a5c:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a82      	ldr	r2, [pc, #520]	; (8006c6c <HAL_SAI_Init+0x2bc>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d004      	beq.n	8006a72 <HAL_SAI_Init+0xc2>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a80      	ldr	r2, [pc, #512]	; (8006c70 <HAL_SAI_Init+0x2c0>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d103      	bne.n	8006a7a <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 8006a72:	4a80      	ldr	r2, [pc, #512]	; (8006c74 <HAL_SAI_Init+0x2c4>)
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	6013      	str	r3, [r2, #0]
 8006a78:	e002      	b.n	8006a80 <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8006a7a:	4a7f      	ldr	r2, [pc, #508]	; (8006c78 <HAL_SAI_Init+0x2c8>)
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d043      	beq.n	8006b10 <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a76      	ldr	r2, [pc, #472]	; (8006c6c <HAL_SAI_Init+0x2bc>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d004      	beq.n	8006aa0 <HAL_SAI_Init+0xf0>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a75      	ldr	r2, [pc, #468]	; (8006c70 <HAL_SAI_Init+0x2c0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d104      	bne.n	8006aaa <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006aa0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006aa4:	f7ff f8c4 	bl	8005c30 <HAL_RCCEx_GetPeriphCLKFreq>
 8006aa8:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a73      	ldr	r2, [pc, #460]	; (8006c7c <HAL_SAI_Init+0x2cc>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d004      	beq.n	8006abe <HAL_SAI_Init+0x10e>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a71      	ldr	r2, [pc, #452]	; (8006c80 <HAL_SAI_Init+0x2d0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d104      	bne.n	8006ac8 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8006abe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006ac2:	f7ff f8b5 	bl	8005c30 <HAL_RCCEx_GetPeriphCLKFreq>
 8006ac6:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	025b      	lsls	r3, r3, #9
 8006ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ade:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	4a68      	ldr	r2, [pc, #416]	; (8006c84 <HAL_SAI_Init+0x2d4>)
 8006ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae8:	08da      	lsrs	r2, r3, #3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 8006aee:	68f9      	ldr	r1, [r7, #12]
 8006af0:	4b64      	ldr	r3, [pc, #400]	; (8006c84 <HAL_SAI_Init+0x2d4>)
 8006af2:	fba3 2301 	umull	r2, r3, r3, r1
 8006af6:	08da      	lsrs	r2, r3, #3
 8006af8:	4613      	mov	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4413      	add	r3, r2
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	1aca      	subs	r2, r1, r3
 8006b02:	2a08      	cmp	r2, #8
 8006b04:	d904      	bls.n	8006b10 <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	1c5a      	adds	r2, r3, #1
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <HAL_SAI_Init+0x170>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d109      	bne.n	8006b34 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_SAI_Init+0x17c>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e001      	b.n	8006b30 <HAL_SAI_Init+0x180>
 8006b2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b30:	61bb      	str	r3, [r7, #24]
 8006b32:	e008      	b.n	8006b46 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d102      	bne.n	8006b42 <HAL_SAI_Init+0x192>
 8006b3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b40:	e000      	b.n	8006b44 <HAL_SAI_Init+0x194>
 8006b42:	2300      	movs	r3, #0
 8006b44:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6819      	ldr	r1, [r3, #0]
 8006b50:	4b4d      	ldr	r3, [pc, #308]	; (8006c88 <HAL_SAI_Init+0x2d8>)
 8006b52:	400b      	ands	r3, r1
 8006b54:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6812      	ldr	r2, [r2, #0]
 8006b5e:	6811      	ldr	r1, [r2, #0]
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	6850      	ldr	r0, [r2, #4]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006b68:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b6e:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b74:	4310      	orrs	r0, r2
 8006b76:	69ba      	ldr	r2, [r7, #24]
 8006b78:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 8006b82:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	6912      	ldr	r2, [r2, #16]
 8006b88:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006b8e:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6a12      	ldr	r2, [r2, #32]
 8006b94:	0512      	lsls	r2, r2, #20
 8006b96:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006baa:	f023 030f 	bic.w	r3, r3, #15
 8006bae:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6812      	ldr	r2, [r2, #0]
 8006bb8:	6851      	ldr	r1, [r2, #4]
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	6990      	ldr	r0, [r2, #24]
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006bc2:	4310      	orrs	r0, r2
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006bc8:	4302      	orrs	r2, r0
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	6899      	ldr	r1, [r3, #8]
 8006bd8:	4b2c      	ldr	r3, [pc, #176]	; (8006c8c <HAL_SAI_Init+0x2dc>)
 8006bda:	400b      	ands	r3, r1
 8006bdc:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	6812      	ldr	r2, [r2, #0]
 8006be6:	6891      	ldr	r1, [r2, #8]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006bec:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006bf2:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8006bf8:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8006bfe:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006c04:	3a01      	subs	r2, #1
 8006c06:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8006c08:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68d9      	ldr	r1, [r3, #12]
 8006c18:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006c1c:	400b      	ands	r3, r1
 8006c1e:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6812      	ldr	r2, [r2, #0]
 8006c28:	68d1      	ldr	r1, [r2, #12]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006c32:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8006c38:	0412      	lsls	r2, r2, #16
 8006c3a:	4310      	orrs	r0, r2
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006c40:	3a01      	subs	r2, #1
 8006c42:	0212      	lsls	r2, r2, #8
 8006c44:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006c46:	430a      	orrs	r2, r1
 8006c48:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3720      	adds	r7, #32
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	40015404 	.word	0x40015404
 8006c70:	40015424 	.word	0x40015424
 8006c74:	40015400 	.word	0x40015400
 8006c78:	40015800 	.word	0x40015800
 8006c7c:	40015804 	.word	0x40015804
 8006c80:	40015824 	.word	0x40015824
 8006c84:	cccccccd 	.word	0xcccccccd
 8006c88:	ff05c010 	.word	0xff05c010
 8006c8c:	fff88000 	.word	0xfff88000

08006c90 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d101      	bne.n	8006ca6 <HAL_SAI_Abort+0x16>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	e04c      	b.n	8006d40 <HAL_SAI_Abort+0xb0>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Check SAI DMA is enabled or not */
  if((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006cbc:	d123      	bne.n	8006d06 <HAL_SAI_Abort+0x76>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	6812      	ldr	r2, [r2, #0]
 8006cc6:	6812      	ldr	r2, [r2, #0]
 8006cc8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006ccc:	601a      	str	r2, [r3, #0]
    
    /* Abort the SAI DMA Streams */
    if(hsai->hdmatx != NULL)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d009      	beq.n	8006cea <HAL_SAI_Abort+0x5a>
    {
      if(HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fb fb82 	bl	80023e4 <HAL_DMA_Abort>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <HAL_SAI_Abort+0x5a>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e02a      	b.n	8006d40 <HAL_SAI_Abort+0xb0>
      }
    }
    
    if(hsai->hdmarx != NULL)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d009      	beq.n	8006d06 <HAL_SAI_Abort+0x76>
    {
      if(HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fb fb74 	bl	80023e4 <HAL_DMA_Abort>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <HAL_SAI_Abort+0x76>
      {
        return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e01c      	b.n	8006d40 <HAL_SAI_Abort+0xb0>
      }
    }
  }
  
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f04f 32ff 	mov.w	r2, #4294967295
 8006d16:	619a      	str	r2, [r3, #24]
  
  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fa49 	bl	80071b0 <SAI_Disable>
  
  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	6852      	ldr	r2, [r2, #4]
 8006d28:	f042 0208 	orr.w	r2, r2, #8
 8006d2c:	605a      	str	r2, [r3, #4]
  
  hsai->State = HAL_SAI_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3708      	adds	r7, #8
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	4613      	mov	r3, r2
 8006d54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006d56:	f7fb f89f 	bl	8001e98 <HAL_GetTick>
 8006d5a:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d002      	beq.n	8006d68 <HAL_SAI_Transmit_DMA+0x20>
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e093      	b.n	8006e94 <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	f040 808c 	bne.w	8006e92 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d101      	bne.n	8006d88 <HAL_SAI_Transmit_DMA+0x40>
 8006d84:	2302      	movs	r3, #2
 8006d86:	e085      	b.n	8006e94 <HAL_SAI_Transmit_DMA+0x14c>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	88fa      	ldrh	r2, [r7, #6]
 8006d9a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	88fa      	ldrh	r2, [r7, #6]
 8006da2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2212      	movs	r2, #18
 8006db2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dba:	4a38      	ldr	r2, [pc, #224]	; (8006e9c <HAL_SAI_Transmit_DMA+0x154>)
 8006dbc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dc2:	4a37      	ldr	r2, [pc, #220]	; (8006ea0 <HAL_SAI_Transmit_DMA+0x158>)
 8006dc4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dca:	4a36      	ldr	r2, [pc, #216]	; (8006ea4 <HAL_SAI_Transmit_DMA+0x15c>)
 8006dcc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006dde:	4619      	mov	r1, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	331c      	adds	r3, #28
 8006de6:	461a      	mov	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006dee:	f7fb fa99 	bl	8002324 <HAL_DMA_Start_IT>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d005      	beq.n	8006e04 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e047      	b.n	8006e94 <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006e04:	2100      	movs	r1, #0
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 f99c 	bl	8007144 <SAI_InterruptFlag>
 8006e0c:	4601      	mov	r1, r0
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	6812      	ldr	r2, [r2, #0]
 8006e16:	6912      	ldr	r2, [r2, #16]
 8006e18:	430a      	orrs	r2, r1
 8006e1a:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	6812      	ldr	r2, [r2, #0]
 8006e24:	6812      	ldr	r2, [r2, #0]
 8006e26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006e2a:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006e2c:	e015      	b.n	8006e5a <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006e2e:	f7fb f833 	bl	8001e98 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e3c:	d90d      	bls.n	8006e5a <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e01c      	b.n	8006e94 <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0e2      	beq.n	8006e2e <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d107      	bne.n	8006e86 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	6812      	ldr	r2, [r2, #0]
 8006e80:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006e84:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e000      	b.n	8006e94 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8006e92:	2302      	movs	r3, #2
  }
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3718      	adds	r7, #24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	08007273 	.word	0x08007273
 8006ea0:	0800720f 	.word	0x0800720f
 8006ea4:	0800728f 	.word	0x0800728f

08006ea8 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  if(hsai->State != HAL_SAI_STATE_RESET)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 8132 	beq.w	8007122 <HAL_SAI_IRQHandler+0x27a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;
    
    /* SAI Fifo request interrupt occured ------------------------------------*/
    if(((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	f003 0308 	and.w	r3, r3, #8
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d009      	beq.n	8006ef4 <HAL_SAI_IRQHandler+0x4c>
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d004      	beq.n	8006ef4 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	4798      	blx	r3
 8006ef2:	e116      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d01e      	beq.n	8006f3c <HAL_SAI_IRQHandler+0x94>
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d019      	beq.n	8006f3c <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	2b22      	cmp	r3, #34	; 0x22
 8006f1a:	d101      	bne.n	8006f20 <HAL_SAI_IRQHandler+0x78>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e000      	b.n	8006f22 <HAL_SAI_IRQHandler+0x7a>
 8006f20:	2302      	movs	r3, #2
 8006f22:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f8fb 	bl	8007130 <HAL_SAI_ErrorCallback>
 8006f3a:	e0f2      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d011      	beq.n	8006f6a <HAL_SAI_IRQHandler+0xc2>
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00c      	beq.n	8006f6a <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2202      	movs	r2, #2
 8006f56:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 80e0 	beq.w	8007122 <HAL_SAI_IRQHandler+0x27a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f66:	4798      	blx	r3
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006f68:	e0db      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d035      	beq.n	8006fe0 <HAL_SAI_IRQHandler+0x138>
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d030      	beq.n	8006fe0 <HAL_SAI_IRQHandler+0x138>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f84:	f043 0204 	orr.w	r2, r3, #4
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d01c      	beq.n	8006fd2 <HAL_SAI_IRQHandler+0x12a>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d009      	beq.n	8006fb4 <HAL_SAI_IRQHandler+0x10c>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fa4:	4a61      	ldr	r2, [pc, #388]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 8006fa6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fb fa4b 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fb2:	e0b1      	b.n	8007118 <HAL_SAI_IRQHandler+0x270>
        }
        else if(hsai->hdmarx != NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 80ad 	beq.w	8007118 <HAL_SAI_IRQHandler+0x270>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc2:	4a5a      	ldr	r2, [pc, #360]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 8006fc4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fb fa3c 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fd0:	e0a2      	b.n	8007118 <HAL_SAI_IRQHandler+0x270>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7ff fe5c 	bl	8006c90 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);          
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 f8a9 	bl	8007130 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fde:	e09b      	b.n	8007118 <HAL_SAI_IRQHandler+0x270>
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d034      	beq.n	8007054 <HAL_SAI_IRQHandler+0x1ac>
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d02f      	beq.n	8007054 <HAL_SAI_IRQHandler+0x1ac>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ffa:	f043 0208 	orr.w	r2, r3, #8
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d01b      	beq.n	8007046 <HAL_SAI_IRQHandler+0x19e>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007012:	2b00      	cmp	r3, #0
 8007014:	d009      	beq.n	800702a <HAL_SAI_IRQHandler+0x182>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800701a:	4a44      	ldr	r2, [pc, #272]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 800701c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007022:	4618      	mov	r0, r3
 8007024:	f7fb fa10 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007028:	e078      	b.n	800711c <HAL_SAI_IRQHandler+0x274>
        }
        else if(hsai->hdmarx != NULL)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800702e:	2b00      	cmp	r3, #0
 8007030:	d074      	beq.n	800711c <HAL_SAI_IRQHandler+0x274>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007036:	4a3d      	ldr	r2, [pc, #244]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 8007038:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800703e:	4618      	mov	r0, r3
 8007040:	f7fb fa02 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007044:	e06a      	b.n	800711c <HAL_SAI_IRQHandler+0x274>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7ff fe22 	bl	8006c90 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f86f 	bl	8007130 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007052:	e063      	b.n	800711c <HAL_SAI_IRQHandler+0x274>
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f003 0304 	and.w	r3, r3, #4
 800705a:	2b00      	cmp	r3, #0
 800705c:	d042      	beq.n	80070e4 <HAL_SAI_IRQHandler+0x23c>
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	d03d      	beq.n	80070e4 <HAL_SAI_IRQHandler+0x23c>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800706e:	f043 0220 	orr.w	r2, r3, #32
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800707e:	2b00      	cmp	r3, #0
 8007080:	d01b      	beq.n	80070ba <HAL_SAI_IRQHandler+0x212>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d009      	beq.n	800709e <HAL_SAI_IRQHandler+0x1f6>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800708e:	4a27      	ldr	r2, [pc, #156]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 8007090:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007096:	4618      	mov	r0, r3
 8007098:	f7fb f9d6 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800709c:	e040      	b.n	8007120 <HAL_SAI_IRQHandler+0x278>
        }
        else if(hsai->hdmarx != NULL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d03c      	beq.n	8007120 <HAL_SAI_IRQHandler+0x278>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070aa:	4a20      	ldr	r2, [pc, #128]	; (800712c <HAL_SAI_IRQHandler+0x284>)
 80070ac:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7fb f9c8 	bl	8002448 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80070b8:	e032      	b.n	8007120 <HAL_SAI_IRQHandler+0x278>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2200      	movs	r2, #0
 80070c0:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ca:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
        
        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        
        /* SAI error Callback */
        HAL_SAI_ErrorCallback(hsai);        
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 f827 	bl	8007130 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80070e2:	e01d      	b.n	8007120 <HAL_SAI_IRQHandler+0x278>
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	f003 0310 	and.w	r3, r3, #16
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d019      	beq.n	8007122 <HAL_SAI_IRQHandler+0x27a>
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f003 0310 	and.w	r3, r3, #16
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d014      	beq.n	8007122 <HAL_SAI_IRQHandler+0x27a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2210      	movs	r2, #16
 80070fe:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007106:	f043 0210 	orr.w	r2, r3, #16
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 f80d 	bl	8007130 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8007116:	e004      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007118:	bf00      	nop
 800711a:	e002      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800711c:	bf00      	nop
 800711e:	e000      	b.n	8007122 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007120:	bf00      	nop
}
 8007122:	bf00      	nop
 8007124:	3718      	adds	r7, #24
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	080072e1 	.word	0x080072e1

08007130 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800714e:	2301      	movs	r3, #1
 8007150:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b01      	cmp	r3, #1
 8007156:	d103      	bne.n	8007160 <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f043 0308 	orr.w	r3, r3, #8
 800715e:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007164:	2b08      	cmp	r3, #8
 8007166:	d10b      	bne.n	8007180 <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800716c:	2b03      	cmp	r3, #3
 800716e:	d003      	beq.n	8007178 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d103      	bne.n	8007180 <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f043 0310 	orr.w	r3, r3, #16
 800717e:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	2b03      	cmp	r3, #3
 8007186:	d003      	beq.n	8007190 <SAI_InterruptFlag+0x4c>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	2b02      	cmp	r3, #2
 800718e:	d104      	bne.n	800719a <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	e003      	b.n	80071a2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f043 0304 	orr.w	r3, r3, #4
 80071a0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80071a2:	68fb      	ldr	r3, [r7, #12]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80071b8:	f7fa fe6e 	bl	8001e98 <HAL_GetTick>
 80071bc:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	6812      	ldr	r2, [r2, #0]
 80071cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80071d0:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 80071d2:	e010      	b.n	80071f6 <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 80071d4:	f7fa fe60 	bl	8001e98 <HAL_GetTick>
 80071d8:	4602      	mov	r2, r0
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	2b04      	cmp	r3, #4
 80071e0:	d909      	bls.n	80071f6 <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e007      	b.n	8007206 <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e7      	bne.n	80071d4 <SAI_Disable+0x24>
    }
  }
  return status;
 8007204:	7afb      	ldrb	r3, [r7, #11]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b084      	sub	sp, #16
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721a:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0320 	and.w	r3, r3, #32
 8007226:	2b00      	cmp	r3, #0
 8007228:	d11c      	bne.n	8007264 <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	6812      	ldr	r2, [r2, #0]
 800723a:	6812      	ldr	r2, [r2, #0]
 800723c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007240:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007242:	2100      	movs	r1, #0
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f7ff ff7d 	bl	8007144 <SAI_InterruptFlag>
 800724a:	4603      	mov	r3, r0
 800724c:	43da      	mvns	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68f9      	ldr	r1, [r7, #12]
 8007254:	6809      	ldr	r1, [r1, #0]
 8007256:	6909      	ldr	r1, [r1, #16]
 8007258:	400a      	ands	r2, r1
 800725a:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f000 fc7f 	bl	8007b68 <HAL_SAI_TxCpltCallback>
}
 800726a:	bf00      	nop
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b084      	sub	sp, #16
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727e:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f000 fc81 	bl	8007b88 <HAL_SAI_TxHalfCpltCallback>
}
 8007286:	bf00      	nop
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b084      	sub	sp, #16
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800729a:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072a2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	6812      	ldr	r2, [r2, #0]
 80072b4:	6812      	ldr	r2, [r2, #0]
 80072b6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80072ba:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f7ff ff77 	bl	80071b0 <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f7ff ff2c 	bl	8007130 <HAL_SAI_ErrorCallback>
}
 80072d8:	bf00      	nop
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ec:	60fb      	str	r3, [r7, #12]
  
  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	6812      	ldr	r2, [r2, #0]
 80072f6:	6812      	ldr	r2, [r2, #0]
 80072f8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80072fc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2200      	movs	r2, #0
 8007304:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f04f 32ff 	mov.w	r2, #4294967295
 800730e:	619a      	str	r2, [r3, #24]
  
  if(hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007316:	2b20      	cmp	r3, #32
 8007318:	d00a      	beq.n	8007330 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f7ff ff48 	bl	80071b0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	6812      	ldr	r2, [r2, #0]
 8007328:	6852      	ldr	r2, [r2, #4]
 800732a:	f042 0208 	orr.w	r2, r2, #8
 800732e:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
  HAL_SAI_ErrorCallback(hsai);
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	f7ff fef5 	bl	8007130 <HAL_SAI_ErrorCallback>
}
 8007346:	bf00      	nop
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007356:	4a0c      	ldr	r2, [pc, #48]	; (8007388 <MX_DMA_Init+0x38>)
 8007358:	4b0b      	ldr	r3, [pc, #44]	; (8007388 <MX_DMA_Init+0x38>)
 800735a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800735c:	f043 0302 	orr.w	r3, r3, #2
 8007360:	6493      	str	r3, [r2, #72]	; 0x48
 8007362:	4b09      	ldr	r3, [pc, #36]	; (8007388 <MX_DMA_Init+0x38>)
 8007364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	607b      	str	r3, [r7, #4]
 800736c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800736e:	2200      	movs	r2, #0
 8007370:	2100      	movs	r1, #0
 8007372:	2038      	movs	r0, #56	; 0x38
 8007374:	f7fa fea9 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8007378:	2038      	movs	r0, #56	; 0x38
 800737a:	f7fa fec2 	bl	8002102 <HAL_NVIC_EnableIRQ>

}
 800737e:	bf00      	nop
 8007380:	3708      	adds	r7, #8
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	40021000 	.word	0x40021000

0800738c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b088      	sub	sp, #32
 8007390:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007392:	4a2e      	ldr	r2, [pc, #184]	; (800744c <MX_GPIO_Init+0xc0>)
 8007394:	4b2d      	ldr	r3, [pc, #180]	; (800744c <MX_GPIO_Init+0xc0>)
 8007396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007398:	f043 0310 	orr.w	r3, r3, #16
 800739c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800739e:	4b2b      	ldr	r3, [pc, #172]	; (800744c <MX_GPIO_Init+0xc0>)
 80073a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073a2:	f003 0310 	and.w	r3, r3, #16
 80073a6:	60bb      	str	r3, [r7, #8]
 80073a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80073aa:	4a28      	ldr	r2, [pc, #160]	; (800744c <MX_GPIO_Init+0xc0>)
 80073ac:	4b27      	ldr	r3, [pc, #156]	; (800744c <MX_GPIO_Init+0xc0>)
 80073ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073b0:	f043 0304 	orr.w	r3, r3, #4
 80073b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80073b6:	4b25      	ldr	r3, [pc, #148]	; (800744c <MX_GPIO_Init+0xc0>)
 80073b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073ba:	f003 0304 	and.w	r3, r3, #4
 80073be:	607b      	str	r3, [r7, #4]
 80073c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80073c2:	4a22      	ldr	r2, [pc, #136]	; (800744c <MX_GPIO_Init+0xc0>)
 80073c4:	4b21      	ldr	r3, [pc, #132]	; (800744c <MX_GPIO_Init+0xc0>)
 80073c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073c8:	f043 0301 	orr.w	r3, r3, #1
 80073cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80073ce:	4b1f      	ldr	r3, [pc, #124]	; (800744c <MX_GPIO_Init+0xc0>)
 80073d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = joy_center_Pin|joy_left_Pin|joy_right_Pin|joy_up_Pin 
 80073da:	232f      	movs	r3, #47	; 0x2f
 80073dc:	60fb      	str	r3, [r7, #12]
                          |joy_down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80073de:	4b1c      	ldr	r3, [pc, #112]	; (8007450 <MX_GPIO_Init+0xc4>)
 80073e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80073e2:	2302      	movs	r3, #2
 80073e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073e6:	f107 030c 	add.w	r3, r7, #12
 80073ea:	4619      	mov	r1, r3
 80073ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80073f0:	f7fb f93a 	bl	8002668 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80073f4:	2200      	movs	r2, #0
 80073f6:	2100      	movs	r1, #0
 80073f8:	2006      	movs	r0, #6
 80073fa:	f7fa fe66 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80073fe:	2006      	movs	r0, #6
 8007400:	f7fa fe7f 	bl	8002102 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8007404:	2200      	movs	r2, #0
 8007406:	2100      	movs	r1, #0
 8007408:	2007      	movs	r0, #7
 800740a:	f7fa fe5e 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800740e:	2007      	movs	r0, #7
 8007410:	f7fa fe77 	bl	8002102 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8007414:	2200      	movs	r2, #0
 8007416:	2100      	movs	r1, #0
 8007418:	2008      	movs	r0, #8
 800741a:	f7fa fe56 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800741e:	2008      	movs	r0, #8
 8007420:	f7fa fe6f 	bl	8002102 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8007424:	2200      	movs	r2, #0
 8007426:	2100      	movs	r1, #0
 8007428:	2009      	movs	r0, #9
 800742a:	f7fa fe4e 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800742e:	2009      	movs	r0, #9
 8007430:	f7fa fe67 	bl	8002102 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8007434:	2200      	movs	r2, #0
 8007436:	2100      	movs	r1, #0
 8007438:	2017      	movs	r0, #23
 800743a:	f7fa fe46 	bl	80020ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800743e:	2017      	movs	r0, #23
 8007440:	f7fa fe5f 	bl	8002102 <HAL_NVIC_EnableIRQ>

}
 8007444:	bf00      	nop
 8007446:	3720      	adds	r7, #32
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	40021000 	.word	0x40021000
 8007450:	10210000 	.word	0x10210000

08007454 <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b088      	sub	sp, #32
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a1a      	ldr	r2, [pc, #104]	; (80074cc <HAL_LCD_MspInit+0x78>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d12d      	bne.n	80074c2 <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8007466:	4a1a      	ldr	r2, [pc, #104]	; (80074d0 <HAL_LCD_MspInit+0x7c>)
 8007468:	4b19      	ldr	r3, [pc, #100]	; (80074d0 <HAL_LCD_MspInit+0x7c>)
 800746a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800746c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007470:	6593      	str	r3, [r2, #88]	; 0x58
 8007472:	4b17      	ldr	r3, [pc, #92]	; (80074d0 <HAL_LCD_MspInit+0x7c>)
 8007474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007476:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800747a:	60bb      	str	r3, [r7, #8]
 800747c:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800747e:	2308      	movs	r3, #8
 8007480:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007482:	2302      	movs	r3, #2
 8007484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007486:	2300      	movs	r3, #0
 8007488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800748a:	2300      	movs	r3, #0
 800748c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800748e:	230b      	movs	r3, #11
 8007490:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007492:	f107 030c 	add.w	r3, r7, #12
 8007496:	4619      	mov	r1, r3
 8007498:	480e      	ldr	r0, [pc, #56]	; (80074d4 <HAL_LCD_MspInit+0x80>)
 800749a:	f7fb f8e5 	bl	8002668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800749e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074a4:	2302      	movs	r3, #2
 80074a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074a8:	2300      	movs	r3, #0
 80074aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074ac:	2300      	movs	r3, #0
 80074ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80074b0:	230b      	movs	r3, #11
 80074b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074b4:	f107 030c 	add.w	r3, r7, #12
 80074b8:	4619      	mov	r1, r3
 80074ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074be:	f7fb f8d3 	bl	8002668 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 80074c2:	bf00      	nop
 80074c4:	3720      	adds	r7, #32
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	40002400 	.word	0x40002400
 80074d0:	40021000 	.word	0x40021000
 80074d4:	48000800 	.word	0x48000800

080074d8 <HAL_GPIO_EXTI_Callback>:
static void audio_buffer_init();
static void audio_play();
static void     Fill_Buffer (uint8_t *pBuffer, uint32_t uwBufferLength, uint32_t uwOffset);
static uint8_t  Buffercmp   (uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength);
static void app_do_action();
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	4603      	mov	r3, r0
 80074e0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == joy_center_Pin){
 80074e2:	88fb      	ldrh	r3, [r7, #6]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d10a      	bne.n	80074fe <HAL_GPIO_EXTI_Callback+0x26>
		if(app_state == menu_main){	//wejsc do menu
 80074e8:	4b41      	ldr	r3, [pc, #260]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d103      	bne.n	80074f8 <HAL_GPIO_EXTI_Callback+0x20>
			app_state = menu_enter;
 80074f0:	4b3f      	ldr	r3, [pc, #252]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 80074f2:	2202      	movs	r2, #2
 80074f4:	701a      	strb	r2, [r3, #0]
 80074f6:	e002      	b.n	80074fe <HAL_GPIO_EXTI_Callback+0x26>
		}
		else						//wyjdz z menu
		{
			app_state = menu_leave;
 80074f8:	4b3d      	ldr	r3, [pc, #244]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 80074fa:	2203      	movs	r2, #3
 80074fc:	701a      	strb	r2, [r3, #0]
		}
	}

	if (GPIO_Pin == joy_down_Pin) {
 80074fe:	88fb      	ldrh	r3, [r7, #6]
 8007500:	2b20      	cmp	r3, #32
 8007502:	d136      	bne.n	8007572 <HAL_GPIO_EXTI_Callback+0x9a>
		if (app_state == menu_main) { //zmien etykiete o jedna w dol
 8007504:	4b3a      	ldr	r3, [pc, #232]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d11c      	bne.n	8007546 <HAL_GPIO_EXTI_Callback+0x6e>
			BSP_LCD_GLASS_Clear();
 800750c:	f7f9 fc66 	bl	8000ddc <BSP_LCD_GLASS_Clear>
			if (menu_main_curr_opt == 0)
 8007510:	4b38      	ldr	r3, [pc, #224]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d102      	bne.n	800751e <HAL_GPIO_EXTI_Callback+0x46>
				menu_main_curr_opt = MENU_MAIN_OPTS_SIZE;
 8007518:	4b36      	ldr	r3, [pc, #216]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 800751a:	2202      	movs	r2, #2
 800751c:	701a      	strb	r2, [r3, #0]
			menu_main_curr_opt = (menu_main_curr_opt - 1) % MENU_MAIN_OPTS_SIZE;
 800751e:	4b35      	ldr	r3, [pc, #212]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	3b01      	subs	r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	bfb8      	it	lt
 800752c:	425b      	neglt	r3, r3
 800752e:	b2da      	uxtb	r2, r3
 8007530:	4b30      	ldr	r3, [pc, #192]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007532:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_DisplayString(menu_main_opts[menu_main_curr_opt]);
 8007534:	4b2f      	ldr	r3, [pc, #188]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	4b2f      	ldr	r3, [pc, #188]	; (80075f8 <HAL_GPIO_EXTI_Callback+0x120>)
 800753c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007540:	4618      	mov	r0, r3
 8007542:	f7f9 fc1d 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>

		}
		if (app_state == menu_audio_play) { //scisz o 10 procent
 8007546:	4b2a      	ldr	r3, [pc, #168]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d111      	bne.n	8007572 <HAL_GPIO_EXTI_Callback+0x9a>
			audio_volume -= 10;
 800754e:	4b2b      	ldr	r3, [pc, #172]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	3b0a      	subs	r3, #10
 8007554:	b2da      	uxtb	r2, r3
 8007556:	4b29      	ldr	r3, [pc, #164]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 8007558:	701a      	strb	r2, [r3, #0]
			if (audio_volume < 0)
				audio_volume = 0;
			sprintf(audio_volume_chr, "%d", audio_volume);
 800755a:	4b28      	ldr	r3, [pc, #160]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	4927      	ldr	r1, [pc, #156]	; (8007600 <HAL_GPIO_EXTI_Callback+0x128>)
 8007562:	4828      	ldr	r0, [pc, #160]	; (8007604 <HAL_GPIO_EXTI_Callback+0x12c>)
 8007564:	f000 fdd0 	bl	8008108 <siprintf>
			BSP_LCD_GLASS_DisplayString(audio_volume_chr);
 8007568:	4826      	ldr	r0, [pc, #152]	; (8007604 <HAL_GPIO_EXTI_Callback+0x12c>)
 800756a:	f7f9 fc09 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
			audio_codec_update_volume();
 800756e:	f000 fa55 	bl	8007a1c <audio_codec_update_volume>
		}
	}

	if(GPIO_Pin == joy_up_Pin){
 8007572:	88fb      	ldrh	r3, [r7, #6]
 8007574:	2b08      	cmp	r3, #8
 8007576:	d136      	bne.n	80075e6 <HAL_GPIO_EXTI_Callback+0x10e>
		if(app_state == menu_main){ //zmien etykiete o jedna w gore
 8007578:	4b1d      	ldr	r3, [pc, #116]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d115      	bne.n	80075ac <HAL_GPIO_EXTI_Callback+0xd4>
			BSP_LCD_GLASS_Clear();
 8007580:	f7f9 fc2c 	bl	8000ddc <BSP_LCD_GLASS_Clear>
			menu_main_curr_opt = (menu_main_curr_opt + 1) % MENU_MAIN_OPTS_SIZE;
 8007584:	4b1b      	ldr	r3, [pc, #108]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	3301      	adds	r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	f003 0301 	and.w	r3, r3, #1
 8007590:	bfb8      	it	lt
 8007592:	425b      	neglt	r3, r3
 8007594:	b2da      	uxtb	r2, r3
 8007596:	4b17      	ldr	r3, [pc, #92]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007598:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_DisplayString(menu_main_opts[menu_main_curr_opt]);
 800759a:	4b16      	ldr	r3, [pc, #88]	; (80075f4 <HAL_GPIO_EXTI_Callback+0x11c>)
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	4b15      	ldr	r3, [pc, #84]	; (80075f8 <HAL_GPIO_EXTI_Callback+0x120>)
 80075a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7f9 fbea 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		}
		if(app_state == menu_audio_play){ //podglos o 10 procent
 80075ac:	4b10      	ldr	r3, [pc, #64]	; (80075f0 <HAL_GPIO_EXTI_Callback+0x118>)
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d118      	bne.n	80075e6 <HAL_GPIO_EXTI_Callback+0x10e>
			audio_volume += 10;
 80075b4:	4b11      	ldr	r3, [pc, #68]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	330a      	adds	r3, #10
 80075ba:	b2da      	uxtb	r2, r3
 80075bc:	4b0f      	ldr	r3, [pc, #60]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 80075be:	701a      	strb	r2, [r3, #0]
			if(audio_volume > 90)
 80075c0:	4b0e      	ldr	r3, [pc, #56]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	2b5a      	cmp	r3, #90	; 0x5a
 80075c6:	d902      	bls.n	80075ce <HAL_GPIO_EXTI_Callback+0xf6>
				audio_volume = 90;
 80075c8:	4b0c      	ldr	r3, [pc, #48]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 80075ca:	225a      	movs	r2, #90	; 0x5a
 80075cc:	701a      	strb	r2, [r3, #0]
			sprintf(audio_volume_chr,"%d",audio_volume);
 80075ce:	4b0b      	ldr	r3, [pc, #44]	; (80075fc <HAL_GPIO_EXTI_Callback+0x124>)
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	490a      	ldr	r1, [pc, #40]	; (8007600 <HAL_GPIO_EXTI_Callback+0x128>)
 80075d6:	480b      	ldr	r0, [pc, #44]	; (8007604 <HAL_GPIO_EXTI_Callback+0x12c>)
 80075d8:	f000 fd96 	bl	8008108 <siprintf>
			BSP_LCD_GLASS_DisplayString(audio_volume_chr);
 80075dc:	4809      	ldr	r0, [pc, #36]	; (8007604 <HAL_GPIO_EXTI_Callback+0x12c>)
 80075de:	f7f9 fbcf 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
			audio_codec_update_volume();
 80075e2:	f000 fa1b 	bl	8007a1c <audio_codec_update_volume>
		}
	}

}
 80075e6:	bf00      	nop
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	2000011c 	.word	0x2000011c
 80075f4:	2000011d 	.word	0x2000011d
 80075f8:	20000040 	.word	0x20000040
 80075fc:	20000038 	.word	0x20000038
 8007600:	08008984 	.word	0x08008984
 8007604:	200025c8 	.word	0x200025c8

08007608 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800760c:	f7fa fc0c 	bl	8001e28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007610:	f000 f826 	bl	8007660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007614:	f7ff feba 	bl	800738c <MX_GPIO_Init>
  MX_DMA_Init();
 8007618:	f7ff fe9a 	bl	8007350 <MX_DMA_Init>
 // MX_LCD_Init();
  MX_SAI1_Init();
 800761c:	f000 fb4e 	bl	8007cbc <MX_SAI1_Init>
  MX_QUADSPI_Init();
 8007620:	f000 fac8 	bl	8007bb4 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8007624:	f7f9 fb72 	bl	8000d0c <BSP_LCD_GLASS_Init>
  qspi_test(); //ta funkcja rowniez inicjalizuje bsp_qspi!
 8007628:	f000 f930 	bl	800788c <qspi_test>
  audio_codec_init();
 800762c:	f000 fa06 	bl	8007a3c <audio_codec_init>
  audio_buffer_init();
 8007630:	f000 fa66 	bl	8007b00 <audio_buffer_init>
  BSP_LCD_GLASS_DisplayString(menu_main_opts[menu_main_curr_opt]);
 8007634:	4b07      	ldr	r3, [pc, #28]	; (8007654 <main+0x4c>)
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	461a      	mov	r2, r3
 800763a:	4b07      	ldr	r3, [pc, #28]	; (8007658 <main+0x50>)
 800763c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007640:	4618      	mov	r0, r3
 8007642:	f7f9 fb9d 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(app_state == menu_enter){ //wykryto wybor podmenu
 8007646:	4b05      	ldr	r3, [pc, #20]	; (800765c <main+0x54>)
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2b02      	cmp	r3, #2
 800764c:	d1fb      	bne.n	8007646 <main+0x3e>
		  app_do_action();
 800764e:	f000 f8a3 	bl	8007798 <app_do_action>
	  if(app_state == menu_enter){ //wykryto wybor podmenu
 8007652:	e7f8      	b.n	8007646 <main+0x3e>
 8007654:	2000011d 	.word	0x2000011d
 8007658:	20000040 	.word	0x20000040
 800765c:	2000011c 	.word	0x2000011c

08007660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b0b8      	sub	sp, #224	; 0xe0
 8007664:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8007666:	2318      	movs	r3, #24
 8007668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800766c:	2301      	movs	r3, #1
 800766e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007672:	2301      	movs	r3, #1
 8007674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007678:	2300      	movs	r3, #0
 800767a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800767e:	2360      	movs	r3, #96	; 0x60
 8007680:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007684:	2302      	movs	r3, #2
 8007686:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800768a:	2301      	movs	r3, #1
 800768c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007690:	2328      	movs	r3, #40	; 0x28
 8007692:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007696:	2301      	movs	r3, #1
 8007698:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800769c:	2307      	movs	r3, #7
 800769e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80076a2:	2302      	movs	r3, #2
 80076a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80076a8:	2302      	movs	r3, #2
 80076aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80076ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fd fa18 	bl	8004ae8 <HAL_RCC_OscConfig>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d004      	beq.n	80076c8 <SystemClock_Config+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 80076be:	f240 1101 	movw	r1, #257	; 0x101
 80076c2:	4833      	ldr	r0, [pc, #204]	; (8007790 <SystemClock_Config+0x130>)
 80076c4:	f000 fa70 	bl	8007ba8 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80076c8:	230f      	movs	r3, #15
 80076ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80076ce:	2303      	movs	r3, #3
 80076d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80076d4:	2300      	movs	r3, #0
 80076d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80076da:	2300      	movs	r3, #0
 80076dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80076e0:	2300      	movs	r3, #0
 80076e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80076e6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80076ea:	2104      	movs	r1, #4
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7fd fd5d 	bl	80051ac <HAL_RCC_ClockConfig>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d004      	beq.n	8007702 <SystemClock_Config+0xa2>
  {
    _Error_Handler(__FILE__, __LINE__);
 80076f8:	f240 110f 	movw	r1, #271	; 0x10f
 80076fc:	4824      	ldr	r0, [pc, #144]	; (8007790 <SystemClock_Config+0x130>)
 80076fe:	f000 fa53 	bl	8007ba8 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1;
 8007702:	f44f 3302 	mov.w	r3, #133120	; 0x20800
 8007706:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8007708:	2300      	movs	r3, #0
 800770a:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800770c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007710:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8007714:	2301      	movs	r3, #1
 8007716:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007718:	2301      	movs	r3, #1
 800771a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800771c:	2318      	movs	r3, #24
 800771e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8007720:	2311      	movs	r3, #17
 8007722:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8007724:	2302      	movs	r3, #2
 8007726:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007728:	2302      	movs	r3, #2
 800772a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800772c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007730:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007732:	463b      	mov	r3, r7
 8007734:	4618      	mov	r0, r3
 8007736:	f7fd ff97 	bl	8005668 <HAL_RCCEx_PeriphCLKConfig>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d004      	beq.n	800774a <SystemClock_Config+0xea>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007740:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8007744:	4812      	ldr	r0, [pc, #72]	; (8007790 <SystemClock_Config+0x130>)
 8007746:	f000 fa2f 	bl	8007ba8 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800774a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800774e:	f7fc f991 	bl	8003a74 <HAL_PWREx_ControlVoltageScaling>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d004      	beq.n	8007762 <SystemClock_Config+0x102>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007758:	f240 1125 	movw	r1, #293	; 0x125
 800775c:	480c      	ldr	r0, [pc, #48]	; (8007790 <SystemClock_Config+0x130>)
 800775e:	f000 fa23 	bl	8007ba8 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007762:	f7fd feeb 	bl	800553c <HAL_RCC_GetHCLKFreq>
 8007766:	4602      	mov	r2, r0
 8007768:	4b0a      	ldr	r3, [pc, #40]	; (8007794 <SystemClock_Config+0x134>)
 800776a:	fba3 2302 	umull	r2, r3, r3, r2
 800776e:	099b      	lsrs	r3, r3, #6
 8007770:	4618      	mov	r0, r3
 8007772:	f7fa fce2 	bl	800213a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007776:	2004      	movs	r0, #4
 8007778:	f7fa fcec 	bl	8002154 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800777c:	2200      	movs	r2, #0
 800777e:	2100      	movs	r1, #0
 8007780:	f04f 30ff 	mov.w	r0, #4294967295
 8007784:	f7fa fca1 	bl	80020ca <HAL_NVIC_SetPriority>
}
 8007788:	bf00      	nop
 800778a:	37e0      	adds	r7, #224	; 0xe0
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	08008988 	.word	0x08008988
 8007794:	10624dd3 	.word	0x10624dd3

08007798 <app_do_action>:

/* USER CODE BEGIN 4 */
//APP ---------------------------------------------------------------------------------------------
//wykonuje wybrane zadanie z menu glownego
void app_do_action(){
 8007798:	b580      	push	{r7, lr}
 800779a:	af00      	add	r7, sp, #0
	switch(menu_main_curr_opt){
 800779c:	4b13      	ldr	r3, [pc, #76]	; (80077ec <app_do_action+0x54>)
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d11d      	bne.n	80077e0 <app_do_action+0x48>
	case menu_main_play: //wybrano odtwarzanie audio
		app_state = menu_audio_play;
 80077a4:	4b12      	ldr	r3, [pc, #72]	; (80077f0 <app_do_action+0x58>)
 80077a6:	2201      	movs	r2, #1
 80077a8:	701a      	strb	r2, [r3, #0]
		BSP_LCD_GLASS_Clear();
 80077aa:	f7f9 fb17 	bl	8000ddc <BSP_LCD_GLASS_Clear>
		sprintf(audio_volume_chr,"%d", audio_volume);
 80077ae:	4b11      	ldr	r3, [pc, #68]	; (80077f4 <app_do_action+0x5c>)
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	4910      	ldr	r1, [pc, #64]	; (80077f8 <app_do_action+0x60>)
 80077b6:	4811      	ldr	r0, [pc, #68]	; (80077fc <app_do_action+0x64>)
 80077b8:	f000 fca6 	bl	8008108 <siprintf>
		BSP_LCD_GLASS_DisplayString(audio_volume_chr); //wyswietl akutalny poziom glosnosci
 80077bc:	480f      	ldr	r0, [pc, #60]	; (80077fc <app_do_action+0x64>)
 80077be:	f7f9 fadf 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		audio_play();									//graj audio
 80077c2:	f000 f8c5 	bl	8007950 <audio_play>
		app_state = menu_main;							//wroc do menu
 80077c6:	4b0a      	ldr	r3, [pc, #40]	; (80077f0 <app_do_action+0x58>)
 80077c8:	2200      	movs	r2, #0
 80077ca:	701a      	strb	r2, [r3, #0]
		BSP_LCD_GLASS_DisplayString(menu_main_opts[menu_main_curr_opt]);//zaktualizuj etykiete
 80077cc:	4b07      	ldr	r3, [pc, #28]	; (80077ec <app_do_action+0x54>)
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	461a      	mov	r2, r3
 80077d2:	4b0b      	ldr	r3, [pc, #44]	; (8007800 <app_do_action+0x68>)
 80077d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7f9 fad1 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		break;
 80077de:	e003      	b.n	80077e8 <app_do_action+0x50>

	default:
		app_state = menu_main;
 80077e0:	4b03      	ldr	r3, [pc, #12]	; (80077f0 <app_do_action+0x58>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	701a      	strb	r2, [r3, #0]
		break;
 80077e6:	bf00      	nop
	}
}
 80077e8:	bf00      	nop
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	2000011d 	.word	0x2000011d
 80077f0:	2000011c 	.word	0x2000011c
 80077f4:	20000038 	.word	0x20000038
 80077f8:	08008984 	.word	0x08008984
 80077fc:	200025c8 	.word	0x200025c8
 8007800:	20000040 	.word	0x20000040

08007804 <Fill_Buffer>:
//APP_END ---------------------------------------------------------------------------------------------
//QSPI -------------------------------------------------------------------------------------
static void Fill_Buffer(uint8_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 8007804:	b480      	push	{r7}
 8007806:	b087      	sub	sp, #28
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8007810:	2300      	movs	r3, #0
 8007812:	617b      	str	r3, [r7, #20]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	e00c      	b.n	8007834 <Fill_Buffer+0x30>
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	4413      	add	r3, r2
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	b2d1      	uxtb	r1, r2
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	b2d2      	uxtb	r2, r2
 8007828:	440a      	add	r2, r1
 800782a:	b2d2      	uxtb	r2, r2
 800782c:	701a      	strb	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	3301      	adds	r3, #1
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	429a      	cmp	r2, r3
 800783a:	d3ee      	bcc.n	800781a <Fill_Buffer+0x16>
}
 800783c:	bf00      	nop
 800783e:	371c      	adds	r7, #28
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <Buffercmp>:

static uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
  while (BufferLength--)
 8007854:	e00d      	b.n	8007872 <Buffercmp+0x2a>
  {
    if (*pBuffer1 != *pBuffer2)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	781a      	ldrb	r2, [r3, #0]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	429a      	cmp	r2, r3
 8007860:	d001      	beq.n	8007866 <Buffercmp+0x1e>
      return 1;
 8007862:	2301      	movs	r3, #1
 8007864:	e00b      	b.n	800787e <Buffercmp+0x36>
    pBuffer1++;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3301      	adds	r3, #1
 800786a:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	3301      	adds	r3, #1
 8007870:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	1e5a      	subs	r2, r3, #1
 8007876:	607a      	str	r2, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1ec      	bne.n	8007856 <Buffercmp+0xe>
  }
  return 0;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3714      	adds	r7, #20
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
	...

0800788c <qspi_test>:

void qspi_test(){
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
	__IO uint8_t *data_ptr;
	uint32_t index;
	BSP_QSPI_Init();
 8007892:	f7f9 ffbb 	bl	800180c <BSP_QSPI_Init>
	BSP_QSPI_Erase_Block(WRITE_READ_ADDR);			//wyczysc blok pamieci
 8007896:	2050      	movs	r0, #80	; 0x50
 8007898:	f7fa f8c6 	bl	8001a28 <BSP_QSPI_Erase_Block>
	Fill_Buffer(qspi_aTxBuffer, BUFFER_SIZE, 0xD20F);//wypelnij losowa wartoscia
 800789c:	f24d 220f 	movw	r2, #53775	; 0xd20f
 80078a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80078a4:	4823      	ldr	r0, [pc, #140]	; (8007934 <qspi_test+0xa8>)
 80078a6:	f7ff ffad 	bl	8007804 <Fill_Buffer>
	BSP_QSPI_Write(qspi_aTxBuffer, WRITE_READ_ADDR, BUFFER_SIZE); //wpisz bufor pod wskazany adres
 80078aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078ae:	2150      	movs	r1, #80	; 0x50
 80078b0:	4820      	ldr	r0, [pc, #128]	; (8007934 <qspi_test+0xa8>)
 80078b2:	f7fa f83b 	bl	800192c <BSP_QSPI_Write>
	BSP_QSPI_Read(qspi_aRxBuffer, WRITE_READ_ADDR, BUFFER_SIZE);
 80078b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078ba:	2150      	movs	r1, #80	; 0x50
 80078bc:	481e      	ldr	r0, [pc, #120]	; (8007938 <qspi_test+0xac>)
 80078be:	f7f9 fff3 	bl	80018a8 <BSP_QSPI_Read>
	if (Buffercmp(qspi_aRxBuffer, qspi_aTxBuffer, BUFFER_SIZE) > 0)
 80078c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078c6:	491b      	ldr	r1, [pc, #108]	; (8007934 <qspi_test+0xa8>)
 80078c8:	481b      	ldr	r0, [pc, #108]	; (8007938 <qspi_test+0xac>)
 80078ca:	f7ff ffbd 	bl	8007848 <Buffercmp>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d003      	beq.n	80078dc <qspi_test+0x50>
		BSP_LCD_GLASS_DisplayString("err");
 80078d4:	4819      	ldr	r0, [pc, #100]	; (800793c <qspi_test+0xb0>)
 80078d6:	f7f9 fa53 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
 80078da:	e002      	b.n	80078e2 <qspi_test+0x56>
	else
		BSP_LCD_GLASS_DisplayString("OK1");
 80078dc:	4818      	ldr	r0, [pc, #96]	; (8007940 <qspi_test+0xb4>)
 80078de:	f7f9 fa4f 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
	BSP_QSPI_EnableMemoryMappedMode();
 80078e2:	f7fa f8e5 	bl	8001ab0 <BSP_QSPI_EnableMemoryMappedMode>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 80078e6:	2300      	movs	r3, #0
 80078e8:	603b      	str	r3, [r7, #0]
 80078ea:	4b16      	ldr	r3, [pc, #88]	; (8007944 <qspi_test+0xb8>)
 80078ec:	607b      	str	r3, [r7, #4]
 80078ee:	e012      	b.n	8007916 <qspi_test+0x8a>
		if (*data_ptr != qspi_aTxBuffer[index]) {
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	b2da      	uxtb	r2, r3
 80078f6:	490f      	ldr	r1, [pc, #60]	; (8007934 <qspi_test+0xa8>)
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	440b      	add	r3, r1
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d003      	beq.n	800790a <qspi_test+0x7e>
			BSP_LCD_GLASS_DisplayString("err2");
 8007902:	4811      	ldr	r0, [pc, #68]	; (8007948 <qspi_test+0xbc>)
 8007904:	f7f9 fa3c 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
			break;
 8007908:	e009      	b.n	800791e <qspi_test+0x92>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	3301      	adds	r3, #1
 800790e:	603b      	str	r3, [r7, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3301      	adds	r3, #1
 8007914:	607b      	str	r3, [r7, #4]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800791c:	d3e8      	bcc.n	80078f0 <qspi_test+0x64>
		}
	}
	if (index == BUFFER_SIZE)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007924:	d102      	bne.n	800792c <qspi_test+0xa0>
		BSP_LCD_GLASS_DisplayString("OK2");
 8007926:	4809      	ldr	r0, [pc, #36]	; (800794c <qspi_test+0xc0>)
 8007928:	f7f9 fa2a 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
}
 800792c:	bf00      	nop
 800792e:	3708      	adds	r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	200003c4 	.word	0x200003c4
 8007938:	200001c4 	.word	0x200001c4
 800793c:	08008998 	.word	0x08008998
 8007940:	0800899c 	.word	0x0800899c
 8007944:	90000050 	.word	0x90000050
 8007948:	080089a0 	.word	0x080089a0
 800794c:	080089a8 	.word	0x080089a8

08007950 <audio_play>:
//QSPI_END --------------------------------------------------------------------------------------
//AUDIO -----------------------------------------------------------------------------------------
//odtwarza audio w petli dopoki nie wykryto akcji powrotu
void audio_play(){
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
	audio_codec_resume();
 8007956:	f000 f8c7 	bl	8007ae8 <audio_codec_resume>
	while(app_state != menu_leave){
 800795a:	e03f      	b.n	80079dc <audio_play+0x8c>
			while (UpdatePointer == -1)
 800795c:	bf00      	nop
 800795e:	4b24      	ldr	r3, [pc, #144]	; (80079f0 <audio_play+0xa0>)
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	b21b      	sxth	r3, r3
 8007964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007968:	d0f9      	beq.n	800795e <audio_play+0xe>
				;
			//
			int position = UpdatePointer;
 800796a:	4b21      	ldr	r3, [pc, #132]	; (80079f0 <audio_play+0xa0>)
 800796c:	881b      	ldrh	r3, [r3, #0]
 800796e:	b21b      	sxth	r3, r3
 8007970:	603b      	str	r3, [r7, #0]
			UpdatePointer = -1;
 8007972:	4b1f      	ldr	r3, [pc, #124]	; (80079f0 <audio_play+0xa0>)
 8007974:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007978:	801a      	strh	r2, [r3, #0]
			//
			/* Upate the first or the second part of the buffer */
			for (int i = 0; i < PLAY_BUFF_SIZE / 2; i++) {
 800797a:	2300      	movs	r3, #0
 800797c:	607b      	str	r3, [r7, #4]
 800797e:	e014      	b.n	80079aa <audio_play+0x5a>
				PlayBuff[i + position] = *(uint16_t *) (AUDIO_FILE_ADDRESS
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	441a      	add	r2, r3
						+ PlaybackPosition);
 8007986:	4b1b      	ldr	r3, [pc, #108]	; (80079f4 <audio_play+0xa4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800798e:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
				PlayBuff[i + position] = *(uint16_t *) (AUDIO_FILE_ADDRESS
 8007992:	8819      	ldrh	r1, [r3, #0]
 8007994:	4b18      	ldr	r3, [pc, #96]	; (80079f8 <audio_play+0xa8>)
 8007996:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				PlaybackPosition += 2;
 800799a:	4b16      	ldr	r3, [pc, #88]	; (80079f4 <audio_play+0xa4>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3302      	adds	r3, #2
 80079a0:	4a14      	ldr	r2, [pc, #80]	; (80079f4 <audio_play+0xa4>)
 80079a2:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < PLAY_BUFF_SIZE / 2; i++) {
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	3301      	adds	r3, #1
 80079a8:	607b      	str	r3, [r7, #4]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079b0:	dbe6      	blt.n	8007980 <audio_play+0x30>
			}

			//    /* check the end of the file */
			if ((PlaybackPosition + PLAY_BUFF_SIZE / 2) > AUDIO_FILE_SIZE) {
 80079b2:	4b10      	ldr	r3, [pc, #64]	; (80079f4 <audio_play+0xa4>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ba:	f5b3 3f34 	cmp.w	r3, #184320	; 0x2d000
 80079be:	d902      	bls.n	80079c6 <audio_play+0x76>
				PlaybackPosition = PLAY_HEADER;
 80079c0:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <audio_play+0xa4>)
 80079c2:	222c      	movs	r2, #44	; 0x2c
 80079c4:	601a      	str	r2, [r3, #0]
			}

			if (UpdatePointer != -1) {
 80079c6:	4b0a      	ldr	r3, [pc, #40]	; (80079f0 <audio_play+0xa0>)
 80079c8:	881b      	ldrh	r3, [r3, #0]
 80079ca:	b21b      	sxth	r3, r3
 80079cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d0:	d004      	beq.n	80079dc <audio_play+0x8c>
				/* Buffer update time is too long compare to the data transfer time */
				Error_Handler();
 80079d2:	f240 118d 	movw	r1, #397	; 0x18d
 80079d6:	4809      	ldr	r0, [pc, #36]	; (80079fc <audio_play+0xac>)
 80079d8:	f000 f8e6 	bl	8007ba8 <_Error_Handler>
	while(app_state != menu_leave){
 80079dc:	4b08      	ldr	r3, [pc, #32]	; (8007a00 <audio_play+0xb0>)
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	2b03      	cmp	r3, #3
 80079e2:	d1bb      	bne.n	800795c <audio_play+0xc>
			}
	}
	audio_codec_pause();
 80079e4:	f000 f80e 	bl	8007a04 <audio_codec_pause>

}
 80079e8:	bf00      	nop
 80079ea:	3708      	adds	r7, #8
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	2000003a 	.word	0x2000003a
 80079f4:	2000003c 	.word	0x2000003c
 80079f8:	200005c4 	.word	0x200005c4
 80079fc:	08008988 	.word	0x08008988
 8007a00:	2000011c 	.word	0x2000011c

08007a04 <audio_codec_pause>:
//pauzuje odtwarzanie audio
void audio_codec_pause(){
 8007a04:	b580      	push	{r7, lr}
 8007a06:	af00      	add	r7, sp, #0
	audio_drv->Pause(AUDIO_I2C_ADDRESS);
 8007a08:	4b03      	ldr	r3, [pc, #12]	; (8007a18 <audio_codec_pause+0x14>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	2094      	movs	r0, #148	; 0x94
 8007a10:	4798      	blx	r3
}
 8007a12:	bf00      	nop
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	200025c4 	.word	0x200025c4

08007a1c <audio_codec_update_volume>:
//aktualizuje glosnosc audio
void audio_codec_update_volume(){
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	af00      	add	r7, sp, #0
	audio_drv->SetVolume(AUDIO_I2C_ADDRESS,audio_volume);
 8007a20:	4b04      	ldr	r3, [pc, #16]	; (8007a34 <audio_codec_update_volume+0x18>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	4a04      	ldr	r2, [pc, #16]	; (8007a38 <audio_codec_update_volume+0x1c>)
 8007a28:	7812      	ldrb	r2, [r2, #0]
 8007a2a:	4611      	mov	r1, r2
 8007a2c:	2094      	movs	r0, #148	; 0x94
 8007a2e:	4798      	blx	r3
}
 8007a30:	bf00      	nop
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	200025c4 	.word	0x200025c4
 8007a38:	20000038 	.word	0x20000038

08007a3c <audio_codec_init>:
//inicjalizuje codec i wlacza odtwarzanie audio, po czym je pauzuje
void audio_codec_init(){
 8007a3c:	b598      	push	{r3, r4, r7, lr}
 8007a3e:	af00      	add	r7, sp, #0
	if (CS43L22_ID != cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) {
 8007a40:	4b23      	ldr	r3, [pc, #140]	; (8007ad0 <audio_codec_init+0x94>)
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	2094      	movs	r0, #148	; 0x94
 8007a46:	4798      	blx	r3
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2be0      	cmp	r3, #224	; 0xe0
 8007a4c:	d004      	beq.n	8007a58 <audio_codec_init+0x1c>
		Error_Handler();
 8007a4e:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8007a52:	4820      	ldr	r0, [pc, #128]	; (8007ad4 <audio_codec_init+0x98>)
 8007a54:	f000 f8a8 	bl	8007ba8 <_Error_Handler>
	}

	audio_drv = &cs43l22_drv;
 8007a58:	4b1f      	ldr	r3, [pc, #124]	; (8007ad8 <audio_codec_init+0x9c>)
 8007a5a:	4a1d      	ldr	r2, [pc, #116]	; (8007ad0 <audio_codec_init+0x94>)
 8007a5c:	601a      	str	r2, [r3, #0]
	audio_drv->Reset(AUDIO_I2C_ADDRESS);
 8007a5e:	4b1e      	ldr	r3, [pc, #120]	; (8007ad8 <audio_codec_init+0x9c>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a64:	2094      	movs	r0, #148	; 0x94
 8007a66:	4798      	blx	r3
	if (audio_drv->Init(AUDIO_I2C_ADDRESS, OUTPUT_DEVICE_HEADPHONE, audio_volume, AUDIO_FREQUENCY_22K) != 0) {
 8007a68:	4b1b      	ldr	r3, [pc, #108]	; (8007ad8 <audio_codec_init+0x9c>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681c      	ldr	r4, [r3, #0]
 8007a6e:	4b1b      	ldr	r3, [pc, #108]	; (8007adc <audio_codec_init+0xa0>)
 8007a70:	781a      	ldrb	r2, [r3, #0]
 8007a72:	f245 6322 	movw	r3, #22050	; 0x5622
 8007a76:	2102      	movs	r1, #2
 8007a78:	2094      	movs	r0, #148	; 0x94
 8007a7a:	47a0      	blx	r4
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d004      	beq.n	8007a8c <audio_codec_init+0x50>
		Error_Handler();
 8007a82:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8007a86:	4813      	ldr	r0, [pc, #76]	; (8007ad4 <audio_codec_init+0x98>)
 8007a88:	f000 f88e 	bl	8007ba8 <_Error_Handler>
	}
	if (0 != audio_drv->Play(AUDIO_I2C_ADDRESS, NULL, 0)) {
 8007a8c:	4b12      	ldr	r3, [pc, #72]	; (8007ad8 <audio_codec_init+0x9c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	2100      	movs	r1, #0
 8007a96:	2094      	movs	r0, #148	; 0x94
 8007a98:	4798      	blx	r3
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d004      	beq.n	8007aaa <audio_codec_init+0x6e>
		Error_Handler();
 8007aa0:	f240 11a7 	movw	r1, #423	; 0x1a7
 8007aa4:	480b      	ldr	r0, [pc, #44]	; (8007ad4 <audio_codec_init+0x98>)
 8007aa6:	f000 f87f 	bl	8007ba8 <_Error_Handler>
	}
	if (HAL_OK
			!= HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *) PlayBuff,
 8007aaa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007aae:	490c      	ldr	r1, [pc, #48]	; (8007ae0 <audio_codec_init+0xa4>)
 8007ab0:	480c      	ldr	r0, [pc, #48]	; (8007ae4 <audio_codec_init+0xa8>)
 8007ab2:	f7ff f949 	bl	8006d48 <HAL_SAI_Transmit_DMA>
 8007ab6:	4603      	mov	r3, r0
	if (HAL_OK
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d004      	beq.n	8007ac6 <audio_codec_init+0x8a>
					PLAY_BUFF_SIZE)) {
		Error_Handler();
 8007abc:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8007ac0:	4804      	ldr	r0, [pc, #16]	; (8007ad4 <audio_codec_init+0x98>)
 8007ac2:	f000 f871 	bl	8007ba8 <_Error_Handler>
	}
	audio_codec_pause();
 8007ac6:	f7ff ff9d 	bl	8007a04 <audio_codec_pause>

}
 8007aca:	bf00      	nop
 8007acc:	bd98      	pop	{r3, r4, r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	20000000 	.word	0x20000000
 8007ad4:	08008988 	.word	0x08008988
 8007ad8:	200025c4 	.word	0x200025c4
 8007adc:	20000038 	.word	0x20000038
 8007ae0:	200005c4 	.word	0x200005c4
 8007ae4:	20002658 	.word	0x20002658

08007ae8 <audio_codec_resume>:
//wznawia odtwarzanie audio
void audio_codec_resume(){
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	af00      	add	r7, sp, #0
	audio_drv->Resume(AUDIO_I2C_ADDRESS);
 8007aec:	4b03      	ldr	r3, [pc, #12]	; (8007afc <audio_codec_resume+0x14>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	2094      	movs	r0, #148	; 0x94
 8007af4:	4798      	blx	r3
}
 8007af6:	bf00      	nop
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	200025c4 	.word	0x200025c4

08007b00 <audio_buffer_init>:
//inicjalizuje pierwsza czesc bufora audio
void audio_buffer_init(){
 8007b00:	b590      	push	{r4, r7, lr}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
	if(*((uint64_t *)AUDIO_FILE_ADDRESS) != 0x017EFE2446464952 ) Error_Handler(); // czy wplik wgrany we flashu jest prawidlowy
 8007b06:	4b14      	ldr	r3, [pc, #80]	; (8007b58 <audio_buffer_init+0x58>)
 8007b08:	cb18      	ldmia	r3, {r3, r4}
 8007b0a:	a211      	add	r2, pc, #68	; (adr r2, 8007b50 <audio_buffer_init+0x50>)
 8007b0c:	ca06      	ldmia	r2, {r1, r2}
 8007b0e:	4294      	cmp	r4, r2
 8007b10:	bf08      	it	eq
 8007b12:	428b      	cmpeq	r3, r1
 8007b14:	d004      	beq.n	8007b20 <audio_buffer_init+0x20>
 8007b16:	f240 11b7 	movw	r1, #439	; 0x1b7
 8007b1a:	4810      	ldr	r0, [pc, #64]	; (8007b5c <audio_buffer_init+0x5c>)
 8007b1c:	f000 f844 	bl	8007ba8 <_Error_Handler>
	  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 8007b20:	2300      	movs	r3, #0
 8007b22:	607b      	str	r3, [r7, #4]
 8007b24:	e00b      	b.n	8007b3e <audio_buffer_init+0x3e>
	   {
	     PlayBuff[i]=*((__IO uint16_t *)(AUDIO_FILE_ADDRESS + PLAY_HEADER + i));
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	4b0d      	ldr	r3, [pc, #52]	; (8007b60 <audio_buffer_init+0x60>)
 8007b2a:	4413      	add	r3, r2
 8007b2c:	881b      	ldrh	r3, [r3, #0]
 8007b2e:	b299      	uxth	r1, r3
 8007b30:	4a0c      	ldr	r2, [pc, #48]	; (8007b64 <audio_buffer_init+0x64>)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	3302      	adds	r3, #2
 8007b3c:	607b      	str	r3, [r7, #4]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b44:	dbef      	blt.n	8007b26 <audio_buffer_init+0x26>
	   }
}
 8007b46:	bf00      	nop
 8007b48:	370c      	adds	r7, #12
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd90      	pop	{r4, r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	46464952 	.word	0x46464952
 8007b54:	017efe24 	.word	0x017efe24
 8007b58:	08080000 	.word	0x08080000
 8007b5c:	08008988 	.word	0x08008988
 8007b60:	0808002c 	.word	0x0808002c
 8007b64:	200005c4 	.word	0x200005c4

08007b68 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]

  UpdatePointer = PLAY_BUFF_SIZE/2;
 8007b70:	4b04      	ldr	r3, [pc, #16]	; (8007b84 <HAL_SAI_TxCpltCallback+0x1c>)
 8007b72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b76:	801a      	strh	r2, [r3, #0]
}
 8007b78:	bf00      	nop
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr
 8007b84:	2000003a 	.word	0x2000003a

08007b88 <HAL_SAI_TxHalfCpltCallback>:


void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]

  UpdatePointer = 0;
 8007b90:	4b04      	ldr	r3, [pc, #16]	; (8007ba4 <HAL_SAI_TxHalfCpltCallback+0x1c>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	801a      	strh	r2, [r3, #0]
}
 8007b96:	bf00      	nop
 8007b98:	370c      	adds	r7, #12
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	2000003a 	.word	0x2000003a

08007ba8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8007bb2:	e7fe      	b.n	8007bb2 <_Error_Handler+0xa>

08007bb4 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8007bb8:	4b10      	ldr	r3, [pc, #64]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bba:	4a11      	ldr	r2, [pc, #68]	; (8007c00 <MX_QUADSPI_Init+0x4c>)
 8007bbc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8007bbe:	4b0f      	ldr	r3, [pc, #60]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bc0:	22ff      	movs	r2, #255	; 0xff
 8007bc2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8007bc4:	4b0d      	ldr	r3, [pc, #52]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8007bca:	4b0c      	ldr	r3, [pc, #48]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8007bd6:	4b09      	ldr	r3, [pc, #36]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8007bdc:	4b07      	ldr	r3, [pc, #28]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8007be2:	4806      	ldr	r0, [pc, #24]	; (8007bfc <MX_QUADSPI_Init+0x48>)
 8007be4:	f7fb ffbc 	bl	8003b60 <HAL_QSPI_Init>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <MX_QUADSPI_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007bee:	2140      	movs	r1, #64	; 0x40
 8007bf0:	4804      	ldr	r0, [pc, #16]	; (8007c04 <MX_QUADSPI_Init+0x50>)
 8007bf2:	f7ff ffd9 	bl	8007ba8 <_Error_Handler>
  }

}
 8007bf6:	bf00      	nop
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	200025cc 	.word	0x200025cc
 8007c00:	a0001000 	.word	0xa0001000
 8007c04:	080089ac 	.word	0x080089ac

08007c08 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b088      	sub	sp, #32
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a15      	ldr	r2, [pc, #84]	; (8007c6c <HAL_QSPI_MspInit+0x64>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d124      	bne.n	8007c64 <HAL_QSPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8007c1a:	4a15      	ldr	r2, [pc, #84]	; (8007c70 <HAL_QSPI_MspInit+0x68>)
 8007c1c:	4b14      	ldr	r3, [pc, #80]	; (8007c70 <HAL_QSPI_MspInit+0x68>)
 8007c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c24:	6513      	str	r3, [r2, #80]	; 0x50
 8007c26:	4b12      	ldr	r3, [pc, #72]	; (8007c70 <HAL_QSPI_MspInit+0x68>)
 8007c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c2e:	60bb      	str	r3, [r7, #8]
 8007c30:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8007c32:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8007c36:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c38:	2302      	movs	r3, #2
 8007c3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c40:	2303      	movs	r3, #3
 8007c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8007c44:	230a      	movs	r3, #10
 8007c46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007c48:	f107 030c 	add.w	r3, r7, #12
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	4809      	ldr	r0, [pc, #36]	; (8007c74 <HAL_QSPI_MspInit+0x6c>)
 8007c50:	f7fa fd0a 	bl	8002668 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8007c54:	2200      	movs	r2, #0
 8007c56:	2100      	movs	r1, #0
 8007c58:	2047      	movs	r0, #71	; 0x47
 8007c5a:	f7fa fa36 	bl	80020ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8007c5e:	2047      	movs	r0, #71	; 0x47
 8007c60:	f7fa fa4f 	bl	8002102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8007c64:	bf00      	nop
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	a0001000 	.word	0xa0001000
 8007c70:	40021000 	.word	0x40021000
 8007c74:	48001000 	.word	0x48001000

08007c78 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a0a      	ldr	r2, [pc, #40]	; (8007cb0 <HAL_QSPI_MspDeInit+0x38>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d10d      	bne.n	8007ca6 <HAL_QSPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8007c8a:	4a0a      	ldr	r2, [pc, #40]	; (8007cb4 <HAL_QSPI_MspDeInit+0x3c>)
 8007c8c:	4b09      	ldr	r3, [pc, #36]	; (8007cb4 <HAL_QSPI_MspDeInit+0x3c>)
 8007c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c94:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8007c96:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8007c9a:	4807      	ldr	r0, [pc, #28]	; (8007cb8 <HAL_QSPI_MspDeInit+0x40>)
 8007c9c:	f7fa fe90 	bl	80029c0 <HAL_GPIO_DeInit>
                          |GPIO_PIN_14|GPIO_PIN_15);

    /* QUADSPI interrupt Deinit */
    HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 8007ca0:	2047      	movs	r0, #71	; 0x47
 8007ca2:	f7fa fa3c 	bl	800211e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 8007ca6:	bf00      	nop
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	a0001000 	.word	0xa0001000
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	48001000 	.word	0x48001000

08007cbc <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8007cc0:	4b2a      	ldr	r3, [pc, #168]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cc2:	4a2b      	ldr	r2, [pc, #172]	; (8007d70 <MX_SAI1_Init+0xb4>)
 8007cc4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8007ccc:	4b27      	ldr	r3, [pc, #156]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8007cd2:	4b26      	ldr	r3, [pc, #152]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cd4:	2280      	movs	r2, #128	; 0x80
 8007cd6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8007cd8:	4b24      	ldr	r3, [pc, #144]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007cde:	4b23      	ldr	r3, [pc, #140]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8007ce4:	4b21      	ldr	r3, [pc, #132]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8007cea:	4b20      	ldr	r3, [pc, #128]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007cf0:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8007cf2:	4b1e      	ldr	r3, [pc, #120]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8007cf8:	4b1c      	ldr	r3, [pc, #112]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 8007cfe:	4b1b      	ldr	r3, [pc, #108]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d00:	f245 6222 	movw	r2, #22050	; 0x5622
 8007d04:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8007d06:	4b19      	ldr	r3, [pc, #100]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d08:	2200      	movs	r2, #0
 8007d0a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8007d0c:	4b17      	ldr	r3, [pc, #92]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8007d12:	4b16      	ldr	r3, [pc, #88]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8007d18:	4b14      	ldr	r3, [pc, #80]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8007d1e:	4b13      	ldr	r3, [pc, #76]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d20:	2220      	movs	r2, #32
 8007d22:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 8007d24:	4b11      	ldr	r3, [pc, #68]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d26:	2210      	movs	r2, #16
 8007d28:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8007d2a:	4b10      	ldr	r3, [pc, #64]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007d30:	4b0e      	ldr	r3, [pc, #56]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8007d36:	4b0d      	ldr	r3, [pc, #52]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d38:	2200      	movs	r2, #0
 8007d3a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8007d3c:	4b0b      	ldr	r3, [pc, #44]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d3e:	2200      	movs	r2, #0
 8007d40:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8007d42:	4b0a      	ldr	r3, [pc, #40]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d44:	2200      	movs	r2, #0
 8007d46:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8007d48:	4b08      	ldr	r3, [pc, #32]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8007d4e:	4b07      	ldr	r3, [pc, #28]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d50:	2203      	movs	r2, #3
 8007d52:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8007d54:	4805      	ldr	r0, [pc, #20]	; (8007d6c <MX_SAI1_Init+0xb0>)
 8007d56:	f7fe fe2b 	bl	80069b0 <HAL_SAI_Init>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d003      	beq.n	8007d68 <MX_SAI1_Init+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007d60:	2152      	movs	r1, #82	; 0x52
 8007d62:	4804      	ldr	r0, [pc, #16]	; (8007d74 <MX_SAI1_Init+0xb8>)
 8007d64:	f7ff ff20 	bl	8007ba8 <_Error_Handler>
  }

}
 8007d68:	bf00      	nop
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	20002658 	.word	0x20002658
 8007d70:	40015404 	.word	0x40015404
 8007d74:	080089c0 	.word	0x080089c0

08007d78 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b088      	sub	sp, #32
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a33      	ldr	r2, [pc, #204]	; (8007e54 <HAL_SAI_MspInit+0xdc>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d160      	bne.n	8007e4c <HAL_SAI_MspInit+0xd4>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8007d8a:	4b33      	ldr	r3, [pc, #204]	; (8007e58 <HAL_SAI_MspInit+0xe0>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d113      	bne.n	8007dba <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8007d92:	4a32      	ldr	r2, [pc, #200]	; (8007e5c <HAL_SAI_MspInit+0xe4>)
 8007d94:	4b31      	ldr	r3, [pc, #196]	; (8007e5c <HAL_SAI_MspInit+0xe4>)
 8007d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007d9c:	6613      	str	r3, [r2, #96]	; 0x60
 8007d9e:	4b2f      	ldr	r3, [pc, #188]	; (8007e5c <HAL_SAI_MspInit+0xe4>)
 8007da0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007da6:	60bb      	str	r3, [r7, #8]
 8007da8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8007daa:	2200      	movs	r2, #0
 8007dac:	2100      	movs	r1, #0
 8007dae:	204a      	movs	r0, #74	; 0x4a
 8007db0:	f7fa f98b 	bl	80020ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8007db4:	204a      	movs	r0, #74	; 0x4a
 8007db6:	f7fa f9a4 	bl	8002102 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8007dba:	4b27      	ldr	r3, [pc, #156]	; (8007e58 <HAL_SAI_MspInit+0xe0>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	4a25      	ldr	r2, [pc, #148]	; (8007e58 <HAL_SAI_MspInit+0xe0>)
 8007dc2:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007dc4:	2374      	movs	r3, #116	; 0x74
 8007dc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dc8:	2302      	movs	r3, #2
 8007dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8007dd4:	230d      	movs	r3, #13
 8007dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007dd8:	f107 030c 	add.w	r3, r7, #12
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4820      	ldr	r0, [pc, #128]	; (8007e60 <HAL_SAI_MspInit+0xe8>)
 8007de0:	f7fa fc42 	bl	8002668 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA2_Channel1;
 8007de4:	4b1f      	ldr	r3, [pc, #124]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007de6:	4a20      	ldr	r2, [pc, #128]	; (8007e68 <HAL_SAI_MspInit+0xf0>)
 8007de8:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8007dea:	4b1e      	ldr	r3, [pc, #120]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007dec:	2201      	movs	r2, #1
 8007dee:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007df0:	4b1c      	ldr	r3, [pc, #112]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007df2:	2210      	movs	r2, #16
 8007df4:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8007df6:	4b1b      	ldr	r3, [pc, #108]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007df8:	2200      	movs	r2, #0
 8007dfa:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8007dfc:	4b19      	ldr	r3, [pc, #100]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007dfe:	2280      	movs	r2, #128	; 0x80
 8007e00:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007e02:	4b18      	ldr	r3, [pc, #96]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e08:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007e0a:	4b16      	ldr	r3, [pc, #88]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e10:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8007e12:	4b14      	ldr	r3, [pc, #80]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e14:	2220      	movs	r2, #32
 8007e16:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8007e18:	4b12      	ldr	r3, [pc, #72]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007e1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8007e20:	4810      	ldr	r0, [pc, #64]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e22:	f7fa f9c1 	bl	80021a8 <HAL_DMA_Init>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d003      	beq.n	8007e34 <HAL_SAI_MspInit+0xbc>
    {
      _Error_Handler(__FILE__, __LINE__);
 8007e2c:	2184      	movs	r1, #132	; 0x84
 8007e2e:	480f      	ldr	r0, [pc, #60]	; (8007e6c <HAL_SAI_MspInit+0xf4>)
 8007e30:	f7ff feba 	bl	8007ba8 <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a0b      	ldr	r2, [pc, #44]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e38:	671a      	str	r2, [r3, #112]	; 0x70
 8007e3a:	4a0a      	ldr	r2, [pc, #40]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a08      	ldr	r2, [pc, #32]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e44:	66da      	str	r2, [r3, #108]	; 0x6c
 8007e46:	4a07      	ldr	r2, [pc, #28]	; (8007e64 <HAL_SAI_MspInit+0xec>)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6293      	str	r3, [r2, #40]	; 0x28
    }
}
 8007e4c:	bf00      	nop
 8007e4e:	3720      	adds	r7, #32
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40015404 	.word	0x40015404
 8007e58:	20000120 	.word	0x20000120
 8007e5c:	40021000 	.word	0x40021000
 8007e60:	48001000 	.word	0x48001000
 8007e64:	20002610 	.word	0x20002610
 8007e68:	40020408 	.word	0x40020408
 8007e6c:	080089c0 	.word	0x080089c0

08007e70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e76:	4a24      	ldr	r2, [pc, #144]	; (8007f08 <HAL_MspInit+0x98>)
 8007e78:	4b23      	ldr	r3, [pc, #140]	; (8007f08 <HAL_MspInit+0x98>)
 8007e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e7c:	f043 0301 	orr.w	r3, r3, #1
 8007e80:	6613      	str	r3, [r2, #96]	; 0x60
 8007e82:	4b21      	ldr	r3, [pc, #132]	; (8007f08 <HAL_MspInit+0x98>)
 8007e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	607b      	str	r3, [r7, #4]
 8007e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e8e:	4a1e      	ldr	r2, [pc, #120]	; (8007f08 <HAL_MspInit+0x98>)
 8007e90:	4b1d      	ldr	r3, [pc, #116]	; (8007f08 <HAL_MspInit+0x98>)
 8007e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e98:	6593      	str	r3, [r2, #88]	; 0x58
 8007e9a:	4b1b      	ldr	r3, [pc, #108]	; (8007f08 <HAL_MspInit+0x98>)
 8007e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ea2:	603b      	str	r3, [r7, #0]
 8007ea4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007ea6:	2003      	movs	r0, #3
 8007ea8:	f7fa f904 	bl	80020b4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007eac:	2200      	movs	r2, #0
 8007eae:	2100      	movs	r1, #0
 8007eb0:	f06f 000b 	mvn.w	r0, #11
 8007eb4:	f7fa f909 	bl	80020ca <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2100      	movs	r1, #0
 8007ebc:	f06f 000a 	mvn.w	r0, #10
 8007ec0:	f7fa f903 	bl	80020ca <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	f06f 0009 	mvn.w	r0, #9
 8007ecc:	f7fa f8fd 	bl	80020ca <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	f06f 0004 	mvn.w	r0, #4
 8007ed8:	f7fa f8f7 	bl	80020ca <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8007edc:	2200      	movs	r2, #0
 8007ede:	2100      	movs	r1, #0
 8007ee0:	f06f 0003 	mvn.w	r0, #3
 8007ee4:	f7fa f8f1 	bl	80020ca <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8007ee8:	2200      	movs	r2, #0
 8007eea:	2100      	movs	r1, #0
 8007eec:	f06f 0001 	mvn.w	r0, #1
 8007ef0:	f7fa f8eb 	bl	80020ca <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2100      	movs	r1, #0
 8007ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8007efc:	f7fa f8e5 	bl	80020ca <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007f00:	bf00      	nop
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	40021000 	.word	0x40021000

08007f0c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007f10:	bf00      	nop
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8007f1a:	b480      	push	{r7}
 8007f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007f1e:	e7fe      	b.n	8007f1e <HardFault_Handler+0x4>

08007f20 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8007f20:	b480      	push	{r7}
 8007f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007f24:	e7fe      	b.n	8007f24 <MemManage_Handler+0x4>

08007f26 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8007f26:	b480      	push	{r7}
 8007f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007f2a:	e7fe      	b.n	8007f2a <BusFault_Handler+0x4>

08007f2c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007f30:	e7fe      	b.n	8007f30 <UsageFault_Handler+0x4>

08007f32 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8007f32:	b480      	push	{r7}
 8007f34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007f36:	bf00      	nop
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8007f40:	b480      	push	{r7}
 8007f42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007f44:	bf00      	nop
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007f52:	bf00      	nop
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007f60:	f7f9 ff8c 	bl	8001e7c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8007f64:	f7fa f912 	bl	800218c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007f68:	bf00      	nop
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007f70:	2001      	movs	r0, #1
 8007f72:	f7fa fe35 	bl	8002be0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007f76:	bf00      	nop
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <EXTI1_IRQHandler>:

/**
* @brief This function handles EXTI line1 interrupt.
*/
void EXTI1_IRQHandler(void)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007f7e:	2002      	movs	r0, #2
 8007f80:	f7fa fe2e 	bl	8002be0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007f84:	bf00      	nop
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007f8c:	2004      	movs	r0, #4
 8007f8e:	f7fa fe27 	bl	8002be0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007f92:	bf00      	nop
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8007f9a:	2008      	movs	r0, #8
 8007f9c:	f7fa fe20 	bl	8002be0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007fa0:	bf00      	nop
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8007fa8:	2020      	movs	r0, #32
 8007faa:	f7fa fe19 	bl	8002be0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007fae:	bf00      	nop
 8007fb0:	bd80      	pop	{r7, pc}
	...

08007fb4 <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8007fb8:	4802      	ldr	r0, [pc, #8]	; (8007fc4 <DMA2_Channel1_IRQHandler+0x10>)
 8007fba:	f7fa fa84 	bl	80024c6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8007fbe:	bf00      	nop
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20002610 	.word	0x20002610

08007fc8 <QUADSPI_IRQHandler>:

/**
* @brief This function handles QUADSPI global interrupt.
*/
void QUADSPI_IRQHandler(void)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8007fcc:	4802      	ldr	r0, [pc, #8]	; (8007fd8 <QUADSPI_IRQHandler+0x10>)
 8007fce:	f7fb fe7b 	bl	8003cc8 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8007fd2:	bf00      	nop
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	200025cc 	.word	0x200025cc

08007fdc <SAI1_IRQHandler>:

/**
* @brief This function handles SAI1 global interrupt.
*/
void SAI1_IRQHandler(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8007fe0:	4802      	ldr	r0, [pc, #8]	; (8007fec <SAI1_IRQHandler+0x10>)
 8007fe2:	f7fe ff61 	bl	8006ea8 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8007fe6:	bf00      	nop
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	20002658 	.word	0x20002658

08007ff0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007ff4:	4a17      	ldr	r2, [pc, #92]	; (8008054 <SystemInit+0x64>)
 8007ff6:	4b17      	ldr	r3, [pc, #92]	; (8008054 <SystemInit+0x64>)
 8007ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ffc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008000:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008004:	4a14      	ldr	r2, [pc, #80]	; (8008058 <SystemInit+0x68>)
 8008006:	4b14      	ldr	r3, [pc, #80]	; (8008058 <SystemInit+0x68>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f043 0301 	orr.w	r3, r3, #1
 800800e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8008010:	4b11      	ldr	r3, [pc, #68]	; (8008058 <SystemInit+0x68>)
 8008012:	2200      	movs	r2, #0
 8008014:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8008016:	4a10      	ldr	r2, [pc, #64]	; (8008058 <SystemInit+0x68>)
 8008018:	4b0f      	ldr	r3, [pc, #60]	; (8008058 <SystemInit+0x68>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008020:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008024:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8008026:	4b0c      	ldr	r3, [pc, #48]	; (8008058 <SystemInit+0x68>)
 8008028:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800802c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800802e:	4a0a      	ldr	r2, [pc, #40]	; (8008058 <SystemInit+0x68>)
 8008030:	4b09      	ldr	r3, [pc, #36]	; (8008058 <SystemInit+0x68>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008038:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800803a:	4b07      	ldr	r3, [pc, #28]	; (8008058 <SystemInit+0x68>)
 800803c:	2200      	movs	r2, #0
 800803e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008040:	4b04      	ldr	r3, [pc, #16]	; (8008054 <SystemInit+0x64>)
 8008042:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008046:	609a      	str	r2, [r3, #8]
#endif
}
 8008048:	bf00      	nop
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	e000ed00 	.word	0xe000ed00
 8008058:	40021000 	.word	0x40021000

0800805c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800805c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008094 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008060:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008062:	e003      	b.n	800806c <LoopCopyDataInit>

08008064 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008064:	4b0c      	ldr	r3, [pc, #48]	; (8008098 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008066:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008068:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800806a:	3104      	adds	r1, #4

0800806c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800806c:	480b      	ldr	r0, [pc, #44]	; (800809c <LoopForever+0xa>)
	ldr	r3, =_edata
 800806e:	4b0c      	ldr	r3, [pc, #48]	; (80080a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008070:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008072:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008074:	d3f6      	bcc.n	8008064 <CopyDataInit>
	ldr	r2, =_sbss
 8008076:	4a0b      	ldr	r2, [pc, #44]	; (80080a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008078:	e002      	b.n	8008080 <LoopFillZerobss>

0800807a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800807a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800807c:	f842 3b04 	str.w	r3, [r2], #4

08008080 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008080:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <LoopForever+0x16>)
	cmp	r2, r3
 8008082:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008084:	d3f9      	bcc.n	800807a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008086:	f7ff ffb3 	bl	8007ff0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800808a:	f000 f811 	bl	80080b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800808e:	f7ff fabb 	bl	8007608 <main>

08008092 <LoopForever>:

LoopForever:
    b LoopForever
 8008092:	e7fe      	b.n	8008092 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008094:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8008098:	08008a9c 	.word	0x08008a9c
	ldr	r0, =_sdata
 800809c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80080a0:	200000b0 	.word	0x200000b0
	ldr	r2, =_sbss
 80080a4:	200000b0 	.word	0x200000b0
	ldr	r3, = _ebss
 80080a8:	200026e0 	.word	0x200026e0

080080ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80080ac:	e7fe      	b.n	80080ac <ADC1_2_IRQHandler>
	...

080080b0 <__libc_init_array>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	4e0d      	ldr	r6, [pc, #52]	; (80080e8 <__libc_init_array+0x38>)
 80080b4:	4c0d      	ldr	r4, [pc, #52]	; (80080ec <__libc_init_array+0x3c>)
 80080b6:	1ba4      	subs	r4, r4, r6
 80080b8:	10a4      	asrs	r4, r4, #2
 80080ba:	2500      	movs	r5, #0
 80080bc:	42a5      	cmp	r5, r4
 80080be:	d109      	bne.n	80080d4 <__libc_init_array+0x24>
 80080c0:	4e0b      	ldr	r6, [pc, #44]	; (80080f0 <__libc_init_array+0x40>)
 80080c2:	4c0c      	ldr	r4, [pc, #48]	; (80080f4 <__libc_init_array+0x44>)
 80080c4:	f000 fc4c 	bl	8008960 <_init>
 80080c8:	1ba4      	subs	r4, r4, r6
 80080ca:	10a4      	asrs	r4, r4, #2
 80080cc:	2500      	movs	r5, #0
 80080ce:	42a5      	cmp	r5, r4
 80080d0:	d105      	bne.n	80080de <__libc_init_array+0x2e>
 80080d2:	bd70      	pop	{r4, r5, r6, pc}
 80080d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080d8:	4798      	blx	r3
 80080da:	3501      	adds	r5, #1
 80080dc:	e7ee      	b.n	80080bc <__libc_init_array+0xc>
 80080de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080e2:	4798      	blx	r3
 80080e4:	3501      	adds	r5, #1
 80080e6:	e7f2      	b.n	80080ce <__libc_init_array+0x1e>
 80080e8:	08008a94 	.word	0x08008a94
 80080ec:	08008a94 	.word	0x08008a94
 80080f0:	08008a94 	.word	0x08008a94
 80080f4:	08008a98 	.word	0x08008a98

080080f8 <memset>:
 80080f8:	4402      	add	r2, r0
 80080fa:	4603      	mov	r3, r0
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d100      	bne.n	8008102 <memset+0xa>
 8008100:	4770      	bx	lr
 8008102:	f803 1b01 	strb.w	r1, [r3], #1
 8008106:	e7f9      	b.n	80080fc <memset+0x4>

08008108 <siprintf>:
 8008108:	b40e      	push	{r1, r2, r3}
 800810a:	b500      	push	{lr}
 800810c:	b09c      	sub	sp, #112	; 0x70
 800810e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008112:	ab1d      	add	r3, sp, #116	; 0x74
 8008114:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008118:	9002      	str	r0, [sp, #8]
 800811a:	9006      	str	r0, [sp, #24]
 800811c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008120:	480a      	ldr	r0, [pc, #40]	; (800814c <siprintf+0x44>)
 8008122:	9104      	str	r1, [sp, #16]
 8008124:	9107      	str	r1, [sp, #28]
 8008126:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800812a:	f853 2b04 	ldr.w	r2, [r3], #4
 800812e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008132:	6800      	ldr	r0, [r0, #0]
 8008134:	9301      	str	r3, [sp, #4]
 8008136:	a902      	add	r1, sp, #8
 8008138:	f000 f866 	bl	8008208 <_svfiprintf_r>
 800813c:	9b02      	ldr	r3, [sp, #8]
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
 8008142:	b01c      	add	sp, #112	; 0x70
 8008144:	f85d eb04 	ldr.w	lr, [sp], #4
 8008148:	b003      	add	sp, #12
 800814a:	4770      	bx	lr
 800814c:	2000004c 	.word	0x2000004c

08008150 <__ssputs_r>:
 8008150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008154:	688e      	ldr	r6, [r1, #8]
 8008156:	429e      	cmp	r6, r3
 8008158:	4682      	mov	sl, r0
 800815a:	460c      	mov	r4, r1
 800815c:	4691      	mov	r9, r2
 800815e:	4698      	mov	r8, r3
 8008160:	d835      	bhi.n	80081ce <__ssputs_r+0x7e>
 8008162:	898a      	ldrh	r2, [r1, #12]
 8008164:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008168:	d031      	beq.n	80081ce <__ssputs_r+0x7e>
 800816a:	6825      	ldr	r5, [r4, #0]
 800816c:	6909      	ldr	r1, [r1, #16]
 800816e:	1a6f      	subs	r7, r5, r1
 8008170:	6965      	ldr	r5, [r4, #20]
 8008172:	2302      	movs	r3, #2
 8008174:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008178:	fb95 f5f3 	sdiv	r5, r5, r3
 800817c:	f108 0301 	add.w	r3, r8, #1
 8008180:	443b      	add	r3, r7
 8008182:	429d      	cmp	r5, r3
 8008184:	bf38      	it	cc
 8008186:	461d      	movcc	r5, r3
 8008188:	0553      	lsls	r3, r2, #21
 800818a:	d531      	bpl.n	80081f0 <__ssputs_r+0xa0>
 800818c:	4629      	mov	r1, r5
 800818e:	f000 fb39 	bl	8008804 <_malloc_r>
 8008192:	4606      	mov	r6, r0
 8008194:	b950      	cbnz	r0, 80081ac <__ssputs_r+0x5c>
 8008196:	230c      	movs	r3, #12
 8008198:	f8ca 3000 	str.w	r3, [sl]
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a2:	81a3      	strh	r3, [r4, #12]
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295
 80081a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ac:	463a      	mov	r2, r7
 80081ae:	6921      	ldr	r1, [r4, #16]
 80081b0:	f000 fab4 	bl	800871c <memcpy>
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081be:	81a3      	strh	r3, [r4, #12]
 80081c0:	6126      	str	r6, [r4, #16]
 80081c2:	6165      	str	r5, [r4, #20]
 80081c4:	443e      	add	r6, r7
 80081c6:	1bed      	subs	r5, r5, r7
 80081c8:	6026      	str	r6, [r4, #0]
 80081ca:	60a5      	str	r5, [r4, #8]
 80081cc:	4646      	mov	r6, r8
 80081ce:	4546      	cmp	r6, r8
 80081d0:	bf28      	it	cs
 80081d2:	4646      	movcs	r6, r8
 80081d4:	4632      	mov	r2, r6
 80081d6:	4649      	mov	r1, r9
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	f000 faaa 	bl	8008732 <memmove>
 80081de:	68a3      	ldr	r3, [r4, #8]
 80081e0:	1b9b      	subs	r3, r3, r6
 80081e2:	60a3      	str	r3, [r4, #8]
 80081e4:	6823      	ldr	r3, [r4, #0]
 80081e6:	441e      	add	r6, r3
 80081e8:	6026      	str	r6, [r4, #0]
 80081ea:	2000      	movs	r0, #0
 80081ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f0:	462a      	mov	r2, r5
 80081f2:	f000 fb65 	bl	80088c0 <_realloc_r>
 80081f6:	4606      	mov	r6, r0
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d1e1      	bne.n	80081c0 <__ssputs_r+0x70>
 80081fc:	6921      	ldr	r1, [r4, #16]
 80081fe:	4650      	mov	r0, sl
 8008200:	f000 fab2 	bl	8008768 <_free_r>
 8008204:	e7c7      	b.n	8008196 <__ssputs_r+0x46>
	...

08008208 <_svfiprintf_r>:
 8008208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	b09d      	sub	sp, #116	; 0x74
 800820e:	4680      	mov	r8, r0
 8008210:	9303      	str	r3, [sp, #12]
 8008212:	898b      	ldrh	r3, [r1, #12]
 8008214:	061c      	lsls	r4, r3, #24
 8008216:	460d      	mov	r5, r1
 8008218:	4616      	mov	r6, r2
 800821a:	d50f      	bpl.n	800823c <_svfiprintf_r+0x34>
 800821c:	690b      	ldr	r3, [r1, #16]
 800821e:	b96b      	cbnz	r3, 800823c <_svfiprintf_r+0x34>
 8008220:	2140      	movs	r1, #64	; 0x40
 8008222:	f000 faef 	bl	8008804 <_malloc_r>
 8008226:	6028      	str	r0, [r5, #0]
 8008228:	6128      	str	r0, [r5, #16]
 800822a:	b928      	cbnz	r0, 8008238 <_svfiprintf_r+0x30>
 800822c:	230c      	movs	r3, #12
 800822e:	f8c8 3000 	str.w	r3, [r8]
 8008232:	f04f 30ff 	mov.w	r0, #4294967295
 8008236:	e0c5      	b.n	80083c4 <_svfiprintf_r+0x1bc>
 8008238:	2340      	movs	r3, #64	; 0x40
 800823a:	616b      	str	r3, [r5, #20]
 800823c:	2300      	movs	r3, #0
 800823e:	9309      	str	r3, [sp, #36]	; 0x24
 8008240:	2320      	movs	r3, #32
 8008242:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008246:	2330      	movs	r3, #48	; 0x30
 8008248:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800824c:	f04f 0b01 	mov.w	fp, #1
 8008250:	4637      	mov	r7, r6
 8008252:	463c      	mov	r4, r7
 8008254:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	d13c      	bne.n	80082d6 <_svfiprintf_r+0xce>
 800825c:	ebb7 0a06 	subs.w	sl, r7, r6
 8008260:	d00b      	beq.n	800827a <_svfiprintf_r+0x72>
 8008262:	4653      	mov	r3, sl
 8008264:	4632      	mov	r2, r6
 8008266:	4629      	mov	r1, r5
 8008268:	4640      	mov	r0, r8
 800826a:	f7ff ff71 	bl	8008150 <__ssputs_r>
 800826e:	3001      	adds	r0, #1
 8008270:	f000 80a3 	beq.w	80083ba <_svfiprintf_r+0x1b2>
 8008274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008276:	4453      	add	r3, sl
 8008278:	9309      	str	r3, [sp, #36]	; 0x24
 800827a:	783b      	ldrb	r3, [r7, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	f000 809c 	beq.w	80083ba <_svfiprintf_r+0x1b2>
 8008282:	2300      	movs	r3, #0
 8008284:	f04f 32ff 	mov.w	r2, #4294967295
 8008288:	9304      	str	r3, [sp, #16]
 800828a:	9307      	str	r3, [sp, #28]
 800828c:	9205      	str	r2, [sp, #20]
 800828e:	9306      	str	r3, [sp, #24]
 8008290:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008294:	931a      	str	r3, [sp, #104]	; 0x68
 8008296:	2205      	movs	r2, #5
 8008298:	7821      	ldrb	r1, [r4, #0]
 800829a:	4850      	ldr	r0, [pc, #320]	; (80083dc <_svfiprintf_r+0x1d4>)
 800829c:	f7f7 ff98 	bl	80001d0 <memchr>
 80082a0:	1c67      	adds	r7, r4, #1
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	b9d8      	cbnz	r0, 80082de <_svfiprintf_r+0xd6>
 80082a6:	06d9      	lsls	r1, r3, #27
 80082a8:	bf44      	itt	mi
 80082aa:	2220      	movmi	r2, #32
 80082ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082b0:	071a      	lsls	r2, r3, #28
 80082b2:	bf44      	itt	mi
 80082b4:	222b      	movmi	r2, #43	; 0x2b
 80082b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80082ba:	7822      	ldrb	r2, [r4, #0]
 80082bc:	2a2a      	cmp	r2, #42	; 0x2a
 80082be:	d016      	beq.n	80082ee <_svfiprintf_r+0xe6>
 80082c0:	9a07      	ldr	r2, [sp, #28]
 80082c2:	2100      	movs	r1, #0
 80082c4:	200a      	movs	r0, #10
 80082c6:	4627      	mov	r7, r4
 80082c8:	3401      	adds	r4, #1
 80082ca:	783b      	ldrb	r3, [r7, #0]
 80082cc:	3b30      	subs	r3, #48	; 0x30
 80082ce:	2b09      	cmp	r3, #9
 80082d0:	d951      	bls.n	8008376 <_svfiprintf_r+0x16e>
 80082d2:	b1c9      	cbz	r1, 8008308 <_svfiprintf_r+0x100>
 80082d4:	e011      	b.n	80082fa <_svfiprintf_r+0xf2>
 80082d6:	2b25      	cmp	r3, #37	; 0x25
 80082d8:	d0c0      	beq.n	800825c <_svfiprintf_r+0x54>
 80082da:	4627      	mov	r7, r4
 80082dc:	e7b9      	b.n	8008252 <_svfiprintf_r+0x4a>
 80082de:	4a3f      	ldr	r2, [pc, #252]	; (80083dc <_svfiprintf_r+0x1d4>)
 80082e0:	1a80      	subs	r0, r0, r2
 80082e2:	fa0b f000 	lsl.w	r0, fp, r0
 80082e6:	4318      	orrs	r0, r3
 80082e8:	9004      	str	r0, [sp, #16]
 80082ea:	463c      	mov	r4, r7
 80082ec:	e7d3      	b.n	8008296 <_svfiprintf_r+0x8e>
 80082ee:	9a03      	ldr	r2, [sp, #12]
 80082f0:	1d11      	adds	r1, r2, #4
 80082f2:	6812      	ldr	r2, [r2, #0]
 80082f4:	9103      	str	r1, [sp, #12]
 80082f6:	2a00      	cmp	r2, #0
 80082f8:	db01      	blt.n	80082fe <_svfiprintf_r+0xf6>
 80082fa:	9207      	str	r2, [sp, #28]
 80082fc:	e004      	b.n	8008308 <_svfiprintf_r+0x100>
 80082fe:	4252      	negs	r2, r2
 8008300:	f043 0302 	orr.w	r3, r3, #2
 8008304:	9207      	str	r2, [sp, #28]
 8008306:	9304      	str	r3, [sp, #16]
 8008308:	783b      	ldrb	r3, [r7, #0]
 800830a:	2b2e      	cmp	r3, #46	; 0x2e
 800830c:	d10e      	bne.n	800832c <_svfiprintf_r+0x124>
 800830e:	787b      	ldrb	r3, [r7, #1]
 8008310:	2b2a      	cmp	r3, #42	; 0x2a
 8008312:	f107 0101 	add.w	r1, r7, #1
 8008316:	d132      	bne.n	800837e <_svfiprintf_r+0x176>
 8008318:	9b03      	ldr	r3, [sp, #12]
 800831a:	1d1a      	adds	r2, r3, #4
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	9203      	str	r2, [sp, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	bfb8      	it	lt
 8008324:	f04f 33ff 	movlt.w	r3, #4294967295
 8008328:	3702      	adds	r7, #2
 800832a:	9305      	str	r3, [sp, #20]
 800832c:	4c2c      	ldr	r4, [pc, #176]	; (80083e0 <_svfiprintf_r+0x1d8>)
 800832e:	7839      	ldrb	r1, [r7, #0]
 8008330:	2203      	movs	r2, #3
 8008332:	4620      	mov	r0, r4
 8008334:	f7f7 ff4c 	bl	80001d0 <memchr>
 8008338:	b138      	cbz	r0, 800834a <_svfiprintf_r+0x142>
 800833a:	2340      	movs	r3, #64	; 0x40
 800833c:	1b00      	subs	r0, r0, r4
 800833e:	fa03 f000 	lsl.w	r0, r3, r0
 8008342:	9b04      	ldr	r3, [sp, #16]
 8008344:	4303      	orrs	r3, r0
 8008346:	9304      	str	r3, [sp, #16]
 8008348:	3701      	adds	r7, #1
 800834a:	7839      	ldrb	r1, [r7, #0]
 800834c:	4825      	ldr	r0, [pc, #148]	; (80083e4 <_svfiprintf_r+0x1dc>)
 800834e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008352:	2206      	movs	r2, #6
 8008354:	1c7e      	adds	r6, r7, #1
 8008356:	f7f7 ff3b 	bl	80001d0 <memchr>
 800835a:	2800      	cmp	r0, #0
 800835c:	d035      	beq.n	80083ca <_svfiprintf_r+0x1c2>
 800835e:	4b22      	ldr	r3, [pc, #136]	; (80083e8 <_svfiprintf_r+0x1e0>)
 8008360:	b9fb      	cbnz	r3, 80083a2 <_svfiprintf_r+0x19a>
 8008362:	9b03      	ldr	r3, [sp, #12]
 8008364:	3307      	adds	r3, #7
 8008366:	f023 0307 	bic.w	r3, r3, #7
 800836a:	3308      	adds	r3, #8
 800836c:	9303      	str	r3, [sp, #12]
 800836e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008370:	444b      	add	r3, r9
 8008372:	9309      	str	r3, [sp, #36]	; 0x24
 8008374:	e76c      	b.n	8008250 <_svfiprintf_r+0x48>
 8008376:	fb00 3202 	mla	r2, r0, r2, r3
 800837a:	2101      	movs	r1, #1
 800837c:	e7a3      	b.n	80082c6 <_svfiprintf_r+0xbe>
 800837e:	2300      	movs	r3, #0
 8008380:	9305      	str	r3, [sp, #20]
 8008382:	4618      	mov	r0, r3
 8008384:	240a      	movs	r4, #10
 8008386:	460f      	mov	r7, r1
 8008388:	3101      	adds	r1, #1
 800838a:	783a      	ldrb	r2, [r7, #0]
 800838c:	3a30      	subs	r2, #48	; 0x30
 800838e:	2a09      	cmp	r2, #9
 8008390:	d903      	bls.n	800839a <_svfiprintf_r+0x192>
 8008392:	2b00      	cmp	r3, #0
 8008394:	d0ca      	beq.n	800832c <_svfiprintf_r+0x124>
 8008396:	9005      	str	r0, [sp, #20]
 8008398:	e7c8      	b.n	800832c <_svfiprintf_r+0x124>
 800839a:	fb04 2000 	mla	r0, r4, r0, r2
 800839e:	2301      	movs	r3, #1
 80083a0:	e7f1      	b.n	8008386 <_svfiprintf_r+0x17e>
 80083a2:	ab03      	add	r3, sp, #12
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	462a      	mov	r2, r5
 80083a8:	4b10      	ldr	r3, [pc, #64]	; (80083ec <_svfiprintf_r+0x1e4>)
 80083aa:	a904      	add	r1, sp, #16
 80083ac:	4640      	mov	r0, r8
 80083ae:	f3af 8000 	nop.w
 80083b2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80083b6:	4681      	mov	r9, r0
 80083b8:	d1d9      	bne.n	800836e <_svfiprintf_r+0x166>
 80083ba:	89ab      	ldrh	r3, [r5, #12]
 80083bc:	065b      	lsls	r3, r3, #25
 80083be:	f53f af38 	bmi.w	8008232 <_svfiprintf_r+0x2a>
 80083c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083c4:	b01d      	add	sp, #116	; 0x74
 80083c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ca:	ab03      	add	r3, sp, #12
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	462a      	mov	r2, r5
 80083d0:	4b06      	ldr	r3, [pc, #24]	; (80083ec <_svfiprintf_r+0x1e4>)
 80083d2:	a904      	add	r1, sp, #16
 80083d4:	4640      	mov	r0, r8
 80083d6:	f000 f881 	bl	80084dc <_printf_i>
 80083da:	e7ea      	b.n	80083b2 <_svfiprintf_r+0x1aa>
 80083dc:	08008a60 	.word	0x08008a60
 80083e0:	08008a66 	.word	0x08008a66
 80083e4:	08008a6a 	.word	0x08008a6a
 80083e8:	00000000 	.word	0x00000000
 80083ec:	08008151 	.word	0x08008151

080083f0 <_printf_common>:
 80083f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f4:	4691      	mov	r9, r2
 80083f6:	461f      	mov	r7, r3
 80083f8:	688a      	ldr	r2, [r1, #8]
 80083fa:	690b      	ldr	r3, [r1, #16]
 80083fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008400:	4293      	cmp	r3, r2
 8008402:	bfb8      	it	lt
 8008404:	4613      	movlt	r3, r2
 8008406:	f8c9 3000 	str.w	r3, [r9]
 800840a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800840e:	4606      	mov	r6, r0
 8008410:	460c      	mov	r4, r1
 8008412:	b112      	cbz	r2, 800841a <_printf_common+0x2a>
 8008414:	3301      	adds	r3, #1
 8008416:	f8c9 3000 	str.w	r3, [r9]
 800841a:	6823      	ldr	r3, [r4, #0]
 800841c:	0699      	lsls	r1, r3, #26
 800841e:	bf42      	ittt	mi
 8008420:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008424:	3302      	addmi	r3, #2
 8008426:	f8c9 3000 	strmi.w	r3, [r9]
 800842a:	6825      	ldr	r5, [r4, #0]
 800842c:	f015 0506 	ands.w	r5, r5, #6
 8008430:	d107      	bne.n	8008442 <_printf_common+0x52>
 8008432:	f104 0a19 	add.w	sl, r4, #25
 8008436:	68e3      	ldr	r3, [r4, #12]
 8008438:	f8d9 2000 	ldr.w	r2, [r9]
 800843c:	1a9b      	subs	r3, r3, r2
 800843e:	429d      	cmp	r5, r3
 8008440:	db29      	blt.n	8008496 <_printf_common+0xa6>
 8008442:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008446:	6822      	ldr	r2, [r4, #0]
 8008448:	3300      	adds	r3, #0
 800844a:	bf18      	it	ne
 800844c:	2301      	movne	r3, #1
 800844e:	0692      	lsls	r2, r2, #26
 8008450:	d42e      	bmi.n	80084b0 <_printf_common+0xc0>
 8008452:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008456:	4639      	mov	r1, r7
 8008458:	4630      	mov	r0, r6
 800845a:	47c0      	blx	r8
 800845c:	3001      	adds	r0, #1
 800845e:	d021      	beq.n	80084a4 <_printf_common+0xb4>
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	68e5      	ldr	r5, [r4, #12]
 8008464:	f8d9 2000 	ldr.w	r2, [r9]
 8008468:	f003 0306 	and.w	r3, r3, #6
 800846c:	2b04      	cmp	r3, #4
 800846e:	bf08      	it	eq
 8008470:	1aad      	subeq	r5, r5, r2
 8008472:	68a3      	ldr	r3, [r4, #8]
 8008474:	6922      	ldr	r2, [r4, #16]
 8008476:	bf0c      	ite	eq
 8008478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800847c:	2500      	movne	r5, #0
 800847e:	4293      	cmp	r3, r2
 8008480:	bfc4      	itt	gt
 8008482:	1a9b      	subgt	r3, r3, r2
 8008484:	18ed      	addgt	r5, r5, r3
 8008486:	f04f 0900 	mov.w	r9, #0
 800848a:	341a      	adds	r4, #26
 800848c:	454d      	cmp	r5, r9
 800848e:	d11b      	bne.n	80084c8 <_printf_common+0xd8>
 8008490:	2000      	movs	r0, #0
 8008492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008496:	2301      	movs	r3, #1
 8008498:	4652      	mov	r2, sl
 800849a:	4639      	mov	r1, r7
 800849c:	4630      	mov	r0, r6
 800849e:	47c0      	blx	r8
 80084a0:	3001      	adds	r0, #1
 80084a2:	d103      	bne.n	80084ac <_printf_common+0xbc>
 80084a4:	f04f 30ff 	mov.w	r0, #4294967295
 80084a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ac:	3501      	adds	r5, #1
 80084ae:	e7c2      	b.n	8008436 <_printf_common+0x46>
 80084b0:	18e1      	adds	r1, r4, r3
 80084b2:	1c5a      	adds	r2, r3, #1
 80084b4:	2030      	movs	r0, #48	; 0x30
 80084b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084ba:	4422      	add	r2, r4
 80084bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084c4:	3302      	adds	r3, #2
 80084c6:	e7c4      	b.n	8008452 <_printf_common+0x62>
 80084c8:	2301      	movs	r3, #1
 80084ca:	4622      	mov	r2, r4
 80084cc:	4639      	mov	r1, r7
 80084ce:	4630      	mov	r0, r6
 80084d0:	47c0      	blx	r8
 80084d2:	3001      	adds	r0, #1
 80084d4:	d0e6      	beq.n	80084a4 <_printf_common+0xb4>
 80084d6:	f109 0901 	add.w	r9, r9, #1
 80084da:	e7d7      	b.n	800848c <_printf_common+0x9c>

080084dc <_printf_i>:
 80084dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084e0:	4617      	mov	r7, r2
 80084e2:	7e0a      	ldrb	r2, [r1, #24]
 80084e4:	b085      	sub	sp, #20
 80084e6:	2a6e      	cmp	r2, #110	; 0x6e
 80084e8:	4698      	mov	r8, r3
 80084ea:	4606      	mov	r6, r0
 80084ec:	460c      	mov	r4, r1
 80084ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084f0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80084f4:	f000 80bc 	beq.w	8008670 <_printf_i+0x194>
 80084f8:	d81a      	bhi.n	8008530 <_printf_i+0x54>
 80084fa:	2a63      	cmp	r2, #99	; 0x63
 80084fc:	d02e      	beq.n	800855c <_printf_i+0x80>
 80084fe:	d80a      	bhi.n	8008516 <_printf_i+0x3a>
 8008500:	2a00      	cmp	r2, #0
 8008502:	f000 80c8 	beq.w	8008696 <_printf_i+0x1ba>
 8008506:	2a58      	cmp	r2, #88	; 0x58
 8008508:	f000 808a 	beq.w	8008620 <_printf_i+0x144>
 800850c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008510:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008514:	e02a      	b.n	800856c <_printf_i+0x90>
 8008516:	2a64      	cmp	r2, #100	; 0x64
 8008518:	d001      	beq.n	800851e <_printf_i+0x42>
 800851a:	2a69      	cmp	r2, #105	; 0x69
 800851c:	d1f6      	bne.n	800850c <_printf_i+0x30>
 800851e:	6821      	ldr	r1, [r4, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008526:	d023      	beq.n	8008570 <_printf_i+0x94>
 8008528:	1d11      	adds	r1, r2, #4
 800852a:	6019      	str	r1, [r3, #0]
 800852c:	6813      	ldr	r3, [r2, #0]
 800852e:	e027      	b.n	8008580 <_printf_i+0xa4>
 8008530:	2a73      	cmp	r2, #115	; 0x73
 8008532:	f000 80b4 	beq.w	800869e <_printf_i+0x1c2>
 8008536:	d808      	bhi.n	800854a <_printf_i+0x6e>
 8008538:	2a6f      	cmp	r2, #111	; 0x6f
 800853a:	d02a      	beq.n	8008592 <_printf_i+0xb6>
 800853c:	2a70      	cmp	r2, #112	; 0x70
 800853e:	d1e5      	bne.n	800850c <_printf_i+0x30>
 8008540:	680a      	ldr	r2, [r1, #0]
 8008542:	f042 0220 	orr.w	r2, r2, #32
 8008546:	600a      	str	r2, [r1, #0]
 8008548:	e003      	b.n	8008552 <_printf_i+0x76>
 800854a:	2a75      	cmp	r2, #117	; 0x75
 800854c:	d021      	beq.n	8008592 <_printf_i+0xb6>
 800854e:	2a78      	cmp	r2, #120	; 0x78
 8008550:	d1dc      	bne.n	800850c <_printf_i+0x30>
 8008552:	2278      	movs	r2, #120	; 0x78
 8008554:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008558:	496e      	ldr	r1, [pc, #440]	; (8008714 <_printf_i+0x238>)
 800855a:	e064      	b.n	8008626 <_printf_i+0x14a>
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008562:	1d11      	adds	r1, r2, #4
 8008564:	6019      	str	r1, [r3, #0]
 8008566:	6813      	ldr	r3, [r2, #0]
 8008568:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800856c:	2301      	movs	r3, #1
 800856e:	e0a3      	b.n	80086b8 <_printf_i+0x1dc>
 8008570:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008574:	f102 0104 	add.w	r1, r2, #4
 8008578:	6019      	str	r1, [r3, #0]
 800857a:	d0d7      	beq.n	800852c <_printf_i+0x50>
 800857c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008580:	2b00      	cmp	r3, #0
 8008582:	da03      	bge.n	800858c <_printf_i+0xb0>
 8008584:	222d      	movs	r2, #45	; 0x2d
 8008586:	425b      	negs	r3, r3
 8008588:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800858c:	4962      	ldr	r1, [pc, #392]	; (8008718 <_printf_i+0x23c>)
 800858e:	220a      	movs	r2, #10
 8008590:	e017      	b.n	80085c2 <_printf_i+0xe6>
 8008592:	6820      	ldr	r0, [r4, #0]
 8008594:	6819      	ldr	r1, [r3, #0]
 8008596:	f010 0f80 	tst.w	r0, #128	; 0x80
 800859a:	d003      	beq.n	80085a4 <_printf_i+0xc8>
 800859c:	1d08      	adds	r0, r1, #4
 800859e:	6018      	str	r0, [r3, #0]
 80085a0:	680b      	ldr	r3, [r1, #0]
 80085a2:	e006      	b.n	80085b2 <_printf_i+0xd6>
 80085a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80085a8:	f101 0004 	add.w	r0, r1, #4
 80085ac:	6018      	str	r0, [r3, #0]
 80085ae:	d0f7      	beq.n	80085a0 <_printf_i+0xc4>
 80085b0:	880b      	ldrh	r3, [r1, #0]
 80085b2:	4959      	ldr	r1, [pc, #356]	; (8008718 <_printf_i+0x23c>)
 80085b4:	2a6f      	cmp	r2, #111	; 0x6f
 80085b6:	bf14      	ite	ne
 80085b8:	220a      	movne	r2, #10
 80085ba:	2208      	moveq	r2, #8
 80085bc:	2000      	movs	r0, #0
 80085be:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80085c2:	6865      	ldr	r5, [r4, #4]
 80085c4:	60a5      	str	r5, [r4, #8]
 80085c6:	2d00      	cmp	r5, #0
 80085c8:	f2c0 809c 	blt.w	8008704 <_printf_i+0x228>
 80085cc:	6820      	ldr	r0, [r4, #0]
 80085ce:	f020 0004 	bic.w	r0, r0, #4
 80085d2:	6020      	str	r0, [r4, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d13f      	bne.n	8008658 <_printf_i+0x17c>
 80085d8:	2d00      	cmp	r5, #0
 80085da:	f040 8095 	bne.w	8008708 <_printf_i+0x22c>
 80085de:	4675      	mov	r5, lr
 80085e0:	2a08      	cmp	r2, #8
 80085e2:	d10b      	bne.n	80085fc <_printf_i+0x120>
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	07da      	lsls	r2, r3, #31
 80085e8:	d508      	bpl.n	80085fc <_printf_i+0x120>
 80085ea:	6923      	ldr	r3, [r4, #16]
 80085ec:	6862      	ldr	r2, [r4, #4]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	bfde      	ittt	le
 80085f2:	2330      	movle	r3, #48	; 0x30
 80085f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085fc:	ebae 0305 	sub.w	r3, lr, r5
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	f8cd 8000 	str.w	r8, [sp]
 8008606:	463b      	mov	r3, r7
 8008608:	aa03      	add	r2, sp, #12
 800860a:	4621      	mov	r1, r4
 800860c:	4630      	mov	r0, r6
 800860e:	f7ff feef 	bl	80083f0 <_printf_common>
 8008612:	3001      	adds	r0, #1
 8008614:	d155      	bne.n	80086c2 <_printf_i+0x1e6>
 8008616:	f04f 30ff 	mov.w	r0, #4294967295
 800861a:	b005      	add	sp, #20
 800861c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008620:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008624:	493c      	ldr	r1, [pc, #240]	; (8008718 <_printf_i+0x23c>)
 8008626:	6822      	ldr	r2, [r4, #0]
 8008628:	6818      	ldr	r0, [r3, #0]
 800862a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800862e:	f100 0504 	add.w	r5, r0, #4
 8008632:	601d      	str	r5, [r3, #0]
 8008634:	d001      	beq.n	800863a <_printf_i+0x15e>
 8008636:	6803      	ldr	r3, [r0, #0]
 8008638:	e002      	b.n	8008640 <_printf_i+0x164>
 800863a:	0655      	lsls	r5, r2, #25
 800863c:	d5fb      	bpl.n	8008636 <_printf_i+0x15a>
 800863e:	8803      	ldrh	r3, [r0, #0]
 8008640:	07d0      	lsls	r0, r2, #31
 8008642:	bf44      	itt	mi
 8008644:	f042 0220 	orrmi.w	r2, r2, #32
 8008648:	6022      	strmi	r2, [r4, #0]
 800864a:	b91b      	cbnz	r3, 8008654 <_printf_i+0x178>
 800864c:	6822      	ldr	r2, [r4, #0]
 800864e:	f022 0220 	bic.w	r2, r2, #32
 8008652:	6022      	str	r2, [r4, #0]
 8008654:	2210      	movs	r2, #16
 8008656:	e7b1      	b.n	80085bc <_printf_i+0xe0>
 8008658:	4675      	mov	r5, lr
 800865a:	fbb3 f0f2 	udiv	r0, r3, r2
 800865e:	fb02 3310 	mls	r3, r2, r0, r3
 8008662:	5ccb      	ldrb	r3, [r1, r3]
 8008664:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008668:	4603      	mov	r3, r0
 800866a:	2800      	cmp	r0, #0
 800866c:	d1f5      	bne.n	800865a <_printf_i+0x17e>
 800866e:	e7b7      	b.n	80085e0 <_printf_i+0x104>
 8008670:	6808      	ldr	r0, [r1, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	6949      	ldr	r1, [r1, #20]
 8008676:	f010 0f80 	tst.w	r0, #128	; 0x80
 800867a:	d004      	beq.n	8008686 <_printf_i+0x1aa>
 800867c:	1d10      	adds	r0, r2, #4
 800867e:	6018      	str	r0, [r3, #0]
 8008680:	6813      	ldr	r3, [r2, #0]
 8008682:	6019      	str	r1, [r3, #0]
 8008684:	e007      	b.n	8008696 <_printf_i+0x1ba>
 8008686:	f010 0f40 	tst.w	r0, #64	; 0x40
 800868a:	f102 0004 	add.w	r0, r2, #4
 800868e:	6018      	str	r0, [r3, #0]
 8008690:	6813      	ldr	r3, [r2, #0]
 8008692:	d0f6      	beq.n	8008682 <_printf_i+0x1a6>
 8008694:	8019      	strh	r1, [r3, #0]
 8008696:	2300      	movs	r3, #0
 8008698:	6123      	str	r3, [r4, #16]
 800869a:	4675      	mov	r5, lr
 800869c:	e7b1      	b.n	8008602 <_printf_i+0x126>
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	1d11      	adds	r1, r2, #4
 80086a2:	6019      	str	r1, [r3, #0]
 80086a4:	6815      	ldr	r5, [r2, #0]
 80086a6:	6862      	ldr	r2, [r4, #4]
 80086a8:	2100      	movs	r1, #0
 80086aa:	4628      	mov	r0, r5
 80086ac:	f7f7 fd90 	bl	80001d0 <memchr>
 80086b0:	b108      	cbz	r0, 80086b6 <_printf_i+0x1da>
 80086b2:	1b40      	subs	r0, r0, r5
 80086b4:	6060      	str	r0, [r4, #4]
 80086b6:	6863      	ldr	r3, [r4, #4]
 80086b8:	6123      	str	r3, [r4, #16]
 80086ba:	2300      	movs	r3, #0
 80086bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c0:	e79f      	b.n	8008602 <_printf_i+0x126>
 80086c2:	6923      	ldr	r3, [r4, #16]
 80086c4:	462a      	mov	r2, r5
 80086c6:	4639      	mov	r1, r7
 80086c8:	4630      	mov	r0, r6
 80086ca:	47c0      	blx	r8
 80086cc:	3001      	adds	r0, #1
 80086ce:	d0a2      	beq.n	8008616 <_printf_i+0x13a>
 80086d0:	6823      	ldr	r3, [r4, #0]
 80086d2:	079b      	lsls	r3, r3, #30
 80086d4:	d507      	bpl.n	80086e6 <_printf_i+0x20a>
 80086d6:	2500      	movs	r5, #0
 80086d8:	f104 0919 	add.w	r9, r4, #25
 80086dc:	68e3      	ldr	r3, [r4, #12]
 80086de:	9a03      	ldr	r2, [sp, #12]
 80086e0:	1a9b      	subs	r3, r3, r2
 80086e2:	429d      	cmp	r5, r3
 80086e4:	db05      	blt.n	80086f2 <_printf_i+0x216>
 80086e6:	68e0      	ldr	r0, [r4, #12]
 80086e8:	9b03      	ldr	r3, [sp, #12]
 80086ea:	4298      	cmp	r0, r3
 80086ec:	bfb8      	it	lt
 80086ee:	4618      	movlt	r0, r3
 80086f0:	e793      	b.n	800861a <_printf_i+0x13e>
 80086f2:	2301      	movs	r3, #1
 80086f4:	464a      	mov	r2, r9
 80086f6:	4639      	mov	r1, r7
 80086f8:	4630      	mov	r0, r6
 80086fa:	47c0      	blx	r8
 80086fc:	3001      	adds	r0, #1
 80086fe:	d08a      	beq.n	8008616 <_printf_i+0x13a>
 8008700:	3501      	adds	r5, #1
 8008702:	e7eb      	b.n	80086dc <_printf_i+0x200>
 8008704:	2b00      	cmp	r3, #0
 8008706:	d1a7      	bne.n	8008658 <_printf_i+0x17c>
 8008708:	780b      	ldrb	r3, [r1, #0]
 800870a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800870e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008712:	e765      	b.n	80085e0 <_printf_i+0x104>
 8008714:	08008a82 	.word	0x08008a82
 8008718:	08008a71 	.word	0x08008a71

0800871c <memcpy>:
 800871c:	b510      	push	{r4, lr}
 800871e:	1e43      	subs	r3, r0, #1
 8008720:	440a      	add	r2, r1
 8008722:	4291      	cmp	r1, r2
 8008724:	d100      	bne.n	8008728 <memcpy+0xc>
 8008726:	bd10      	pop	{r4, pc}
 8008728:	f811 4b01 	ldrb.w	r4, [r1], #1
 800872c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008730:	e7f7      	b.n	8008722 <memcpy+0x6>

08008732 <memmove>:
 8008732:	4288      	cmp	r0, r1
 8008734:	b510      	push	{r4, lr}
 8008736:	eb01 0302 	add.w	r3, r1, r2
 800873a:	d803      	bhi.n	8008744 <memmove+0x12>
 800873c:	1e42      	subs	r2, r0, #1
 800873e:	4299      	cmp	r1, r3
 8008740:	d10c      	bne.n	800875c <memmove+0x2a>
 8008742:	bd10      	pop	{r4, pc}
 8008744:	4298      	cmp	r0, r3
 8008746:	d2f9      	bcs.n	800873c <memmove+0xa>
 8008748:	1881      	adds	r1, r0, r2
 800874a:	1ad2      	subs	r2, r2, r3
 800874c:	42d3      	cmn	r3, r2
 800874e:	d100      	bne.n	8008752 <memmove+0x20>
 8008750:	bd10      	pop	{r4, pc}
 8008752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008756:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800875a:	e7f7      	b.n	800874c <memmove+0x1a>
 800875c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008760:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008764:	e7eb      	b.n	800873e <memmove+0xc>
	...

08008768 <_free_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4605      	mov	r5, r0
 800876c:	2900      	cmp	r1, #0
 800876e:	d045      	beq.n	80087fc <_free_r+0x94>
 8008770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008774:	1f0c      	subs	r4, r1, #4
 8008776:	2b00      	cmp	r3, #0
 8008778:	bfb8      	it	lt
 800877a:	18e4      	addlt	r4, r4, r3
 800877c:	f000 f8d6 	bl	800892c <__malloc_lock>
 8008780:	4a1f      	ldr	r2, [pc, #124]	; (8008800 <_free_r+0x98>)
 8008782:	6813      	ldr	r3, [r2, #0]
 8008784:	4610      	mov	r0, r2
 8008786:	b933      	cbnz	r3, 8008796 <_free_r+0x2e>
 8008788:	6063      	str	r3, [r4, #4]
 800878a:	6014      	str	r4, [r2, #0]
 800878c:	4628      	mov	r0, r5
 800878e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008792:	f000 b8cc 	b.w	800892e <__malloc_unlock>
 8008796:	42a3      	cmp	r3, r4
 8008798:	d90c      	bls.n	80087b4 <_free_r+0x4c>
 800879a:	6821      	ldr	r1, [r4, #0]
 800879c:	1862      	adds	r2, r4, r1
 800879e:	4293      	cmp	r3, r2
 80087a0:	bf04      	itt	eq
 80087a2:	681a      	ldreq	r2, [r3, #0]
 80087a4:	685b      	ldreq	r3, [r3, #4]
 80087a6:	6063      	str	r3, [r4, #4]
 80087a8:	bf04      	itt	eq
 80087aa:	1852      	addeq	r2, r2, r1
 80087ac:	6022      	streq	r2, [r4, #0]
 80087ae:	6004      	str	r4, [r0, #0]
 80087b0:	e7ec      	b.n	800878c <_free_r+0x24>
 80087b2:	4613      	mov	r3, r2
 80087b4:	685a      	ldr	r2, [r3, #4]
 80087b6:	b10a      	cbz	r2, 80087bc <_free_r+0x54>
 80087b8:	42a2      	cmp	r2, r4
 80087ba:	d9fa      	bls.n	80087b2 <_free_r+0x4a>
 80087bc:	6819      	ldr	r1, [r3, #0]
 80087be:	1858      	adds	r0, r3, r1
 80087c0:	42a0      	cmp	r0, r4
 80087c2:	d10b      	bne.n	80087dc <_free_r+0x74>
 80087c4:	6820      	ldr	r0, [r4, #0]
 80087c6:	4401      	add	r1, r0
 80087c8:	1858      	adds	r0, r3, r1
 80087ca:	4282      	cmp	r2, r0
 80087cc:	6019      	str	r1, [r3, #0]
 80087ce:	d1dd      	bne.n	800878c <_free_r+0x24>
 80087d0:	6810      	ldr	r0, [r2, #0]
 80087d2:	6852      	ldr	r2, [r2, #4]
 80087d4:	605a      	str	r2, [r3, #4]
 80087d6:	4401      	add	r1, r0
 80087d8:	6019      	str	r1, [r3, #0]
 80087da:	e7d7      	b.n	800878c <_free_r+0x24>
 80087dc:	d902      	bls.n	80087e4 <_free_r+0x7c>
 80087de:	230c      	movs	r3, #12
 80087e0:	602b      	str	r3, [r5, #0]
 80087e2:	e7d3      	b.n	800878c <_free_r+0x24>
 80087e4:	6820      	ldr	r0, [r4, #0]
 80087e6:	1821      	adds	r1, r4, r0
 80087e8:	428a      	cmp	r2, r1
 80087ea:	bf04      	itt	eq
 80087ec:	6811      	ldreq	r1, [r2, #0]
 80087ee:	6852      	ldreq	r2, [r2, #4]
 80087f0:	6062      	str	r2, [r4, #4]
 80087f2:	bf04      	itt	eq
 80087f4:	1809      	addeq	r1, r1, r0
 80087f6:	6021      	streq	r1, [r4, #0]
 80087f8:	605c      	str	r4, [r3, #4]
 80087fa:	e7c7      	b.n	800878c <_free_r+0x24>
 80087fc:	bd38      	pop	{r3, r4, r5, pc}
 80087fe:	bf00      	nop
 8008800:	20000124 	.word	0x20000124

08008804 <_malloc_r>:
 8008804:	b570      	push	{r4, r5, r6, lr}
 8008806:	1ccd      	adds	r5, r1, #3
 8008808:	f025 0503 	bic.w	r5, r5, #3
 800880c:	3508      	adds	r5, #8
 800880e:	2d0c      	cmp	r5, #12
 8008810:	bf38      	it	cc
 8008812:	250c      	movcc	r5, #12
 8008814:	2d00      	cmp	r5, #0
 8008816:	4606      	mov	r6, r0
 8008818:	db01      	blt.n	800881e <_malloc_r+0x1a>
 800881a:	42a9      	cmp	r1, r5
 800881c:	d903      	bls.n	8008826 <_malloc_r+0x22>
 800881e:	230c      	movs	r3, #12
 8008820:	6033      	str	r3, [r6, #0]
 8008822:	2000      	movs	r0, #0
 8008824:	bd70      	pop	{r4, r5, r6, pc}
 8008826:	f000 f881 	bl	800892c <__malloc_lock>
 800882a:	4a23      	ldr	r2, [pc, #140]	; (80088b8 <_malloc_r+0xb4>)
 800882c:	6814      	ldr	r4, [r2, #0]
 800882e:	4621      	mov	r1, r4
 8008830:	b991      	cbnz	r1, 8008858 <_malloc_r+0x54>
 8008832:	4c22      	ldr	r4, [pc, #136]	; (80088bc <_malloc_r+0xb8>)
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	b91b      	cbnz	r3, 8008840 <_malloc_r+0x3c>
 8008838:	4630      	mov	r0, r6
 800883a:	f000 f867 	bl	800890c <_sbrk_r>
 800883e:	6020      	str	r0, [r4, #0]
 8008840:	4629      	mov	r1, r5
 8008842:	4630      	mov	r0, r6
 8008844:	f000 f862 	bl	800890c <_sbrk_r>
 8008848:	1c43      	adds	r3, r0, #1
 800884a:	d126      	bne.n	800889a <_malloc_r+0x96>
 800884c:	230c      	movs	r3, #12
 800884e:	6033      	str	r3, [r6, #0]
 8008850:	4630      	mov	r0, r6
 8008852:	f000 f86c 	bl	800892e <__malloc_unlock>
 8008856:	e7e4      	b.n	8008822 <_malloc_r+0x1e>
 8008858:	680b      	ldr	r3, [r1, #0]
 800885a:	1b5b      	subs	r3, r3, r5
 800885c:	d41a      	bmi.n	8008894 <_malloc_r+0x90>
 800885e:	2b0b      	cmp	r3, #11
 8008860:	d90f      	bls.n	8008882 <_malloc_r+0x7e>
 8008862:	600b      	str	r3, [r1, #0]
 8008864:	50cd      	str	r5, [r1, r3]
 8008866:	18cc      	adds	r4, r1, r3
 8008868:	4630      	mov	r0, r6
 800886a:	f000 f860 	bl	800892e <__malloc_unlock>
 800886e:	f104 000b 	add.w	r0, r4, #11
 8008872:	1d23      	adds	r3, r4, #4
 8008874:	f020 0007 	bic.w	r0, r0, #7
 8008878:	1ac3      	subs	r3, r0, r3
 800887a:	d01b      	beq.n	80088b4 <_malloc_r+0xb0>
 800887c:	425a      	negs	r2, r3
 800887e:	50e2      	str	r2, [r4, r3]
 8008880:	bd70      	pop	{r4, r5, r6, pc}
 8008882:	428c      	cmp	r4, r1
 8008884:	bf0d      	iteet	eq
 8008886:	6863      	ldreq	r3, [r4, #4]
 8008888:	684b      	ldrne	r3, [r1, #4]
 800888a:	6063      	strne	r3, [r4, #4]
 800888c:	6013      	streq	r3, [r2, #0]
 800888e:	bf18      	it	ne
 8008890:	460c      	movne	r4, r1
 8008892:	e7e9      	b.n	8008868 <_malloc_r+0x64>
 8008894:	460c      	mov	r4, r1
 8008896:	6849      	ldr	r1, [r1, #4]
 8008898:	e7ca      	b.n	8008830 <_malloc_r+0x2c>
 800889a:	1cc4      	adds	r4, r0, #3
 800889c:	f024 0403 	bic.w	r4, r4, #3
 80088a0:	42a0      	cmp	r0, r4
 80088a2:	d005      	beq.n	80088b0 <_malloc_r+0xac>
 80088a4:	1a21      	subs	r1, r4, r0
 80088a6:	4630      	mov	r0, r6
 80088a8:	f000 f830 	bl	800890c <_sbrk_r>
 80088ac:	3001      	adds	r0, #1
 80088ae:	d0cd      	beq.n	800884c <_malloc_r+0x48>
 80088b0:	6025      	str	r5, [r4, #0]
 80088b2:	e7d9      	b.n	8008868 <_malloc_r+0x64>
 80088b4:	bd70      	pop	{r4, r5, r6, pc}
 80088b6:	bf00      	nop
 80088b8:	20000124 	.word	0x20000124
 80088bc:	20000128 	.word	0x20000128

080088c0 <_realloc_r>:
 80088c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c2:	4607      	mov	r7, r0
 80088c4:	4614      	mov	r4, r2
 80088c6:	460e      	mov	r6, r1
 80088c8:	b921      	cbnz	r1, 80088d4 <_realloc_r+0x14>
 80088ca:	4611      	mov	r1, r2
 80088cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80088d0:	f7ff bf98 	b.w	8008804 <_malloc_r>
 80088d4:	b922      	cbnz	r2, 80088e0 <_realloc_r+0x20>
 80088d6:	f7ff ff47 	bl	8008768 <_free_r>
 80088da:	4625      	mov	r5, r4
 80088dc:	4628      	mov	r0, r5
 80088de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088e0:	f000 f826 	bl	8008930 <_malloc_usable_size_r>
 80088e4:	4284      	cmp	r4, r0
 80088e6:	d90f      	bls.n	8008908 <_realloc_r+0x48>
 80088e8:	4621      	mov	r1, r4
 80088ea:	4638      	mov	r0, r7
 80088ec:	f7ff ff8a 	bl	8008804 <_malloc_r>
 80088f0:	4605      	mov	r5, r0
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d0f2      	beq.n	80088dc <_realloc_r+0x1c>
 80088f6:	4631      	mov	r1, r6
 80088f8:	4622      	mov	r2, r4
 80088fa:	f7ff ff0f 	bl	800871c <memcpy>
 80088fe:	4631      	mov	r1, r6
 8008900:	4638      	mov	r0, r7
 8008902:	f7ff ff31 	bl	8008768 <_free_r>
 8008906:	e7e9      	b.n	80088dc <_realloc_r+0x1c>
 8008908:	4635      	mov	r5, r6
 800890a:	e7e7      	b.n	80088dc <_realloc_r+0x1c>

0800890c <_sbrk_r>:
 800890c:	b538      	push	{r3, r4, r5, lr}
 800890e:	4c06      	ldr	r4, [pc, #24]	; (8008928 <_sbrk_r+0x1c>)
 8008910:	2300      	movs	r3, #0
 8008912:	4605      	mov	r5, r0
 8008914:	4608      	mov	r0, r1
 8008916:	6023      	str	r3, [r4, #0]
 8008918:	f000 f814 	bl	8008944 <_sbrk>
 800891c:	1c43      	adds	r3, r0, #1
 800891e:	d102      	bne.n	8008926 <_sbrk_r+0x1a>
 8008920:	6823      	ldr	r3, [r4, #0]
 8008922:	b103      	cbz	r3, 8008926 <_sbrk_r+0x1a>
 8008924:	602b      	str	r3, [r5, #0]
 8008926:	bd38      	pop	{r3, r4, r5, pc}
 8008928:	200026dc 	.word	0x200026dc

0800892c <__malloc_lock>:
 800892c:	4770      	bx	lr

0800892e <__malloc_unlock>:
 800892e:	4770      	bx	lr

08008930 <_malloc_usable_size_r>:
 8008930:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008934:	2800      	cmp	r0, #0
 8008936:	f1a0 0004 	sub.w	r0, r0, #4
 800893a:	bfbc      	itt	lt
 800893c:	580b      	ldrlt	r3, [r1, r0]
 800893e:	18c0      	addlt	r0, r0, r3
 8008940:	4770      	bx	lr
	...

08008944 <_sbrk>:
 8008944:	4b04      	ldr	r3, [pc, #16]	; (8008958 <_sbrk+0x14>)
 8008946:	6819      	ldr	r1, [r3, #0]
 8008948:	4602      	mov	r2, r0
 800894a:	b909      	cbnz	r1, 8008950 <_sbrk+0xc>
 800894c:	4903      	ldr	r1, [pc, #12]	; (800895c <_sbrk+0x18>)
 800894e:	6019      	str	r1, [r3, #0]
 8008950:	6818      	ldr	r0, [r3, #0]
 8008952:	4402      	add	r2, r0
 8008954:	601a      	str	r2, [r3, #0]
 8008956:	4770      	bx	lr
 8008958:	2000012c 	.word	0x2000012c
 800895c:	200026e0 	.word	0x200026e0

08008960 <_init>:
 8008960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008962:	bf00      	nop
 8008964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008966:	bc08      	pop	{r3}
 8008968:	469e      	mov	lr, r3
 800896a:	4770      	bx	lr

0800896c <_fini>:
 800896c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800896e:	bf00      	nop
 8008970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008972:	bc08      	pop	{r3}
 8008974:	469e      	mov	lr, r3
 8008976:	4770      	bx	lr
