/// Universal Op Codes for UJIT
///
/// Ported from asmjit/ujit/uniop.h

/// Instruction that can be used by [UniCondition].
enum UniOpCond {
  assignAnd,
  assignOr,
  assignXor,
  assignAdd,
  assignSub,
  assignShr,
  test,
  bitTest,
  compare;
}

/// Instruction with a single memory operand.
enum UniOpM {
  prefetch,
  storeZeroReg,
  storeZeroU8,
  storeZeroU16,
  storeZeroU32,
  storeZeroU64;
}

/// Instruction with `[reg, mem]` operands.
enum UniOpRM {
  loadReg,
  loadI8,
  loadU8,
  loadI16,
  loadU16,
  loadI32,
  loadU32,
  loadI64,
  loadU64,
  loadMergeU8,
  loadShiftU8,
  loadMergeU16,
  loadShiftU16;
}

/// Instruction with `[mem, reg]` operands.
enum UniOpMR {
  storeReg,
  storeU8,
  storeU16,
  storeU32,
  storeU64,
  addReg,
  addU8,
  addU16,
  addU32,
  addU64;
}

/// Instruction with `[reg, reg]` operands.
enum UniOpRR {
  abs,
  neg,
  not,
  bSwap,
  clz,
  ctz,
  reflect;
}

/// Instruction with `[reg, reg, reg]` operands.
enum UniOpRRR {
  and,
  or,
  xor,
  bic,
  add,
  sub,
  mul,
  uDiv,
  uMod,
  sMin,
  sMax,
  uMin,
  uMax,
  sll,
  srl,
  sra,
  rol,
  ror,
  sBound;
}

/// Instruction with `[vec, reg]` operands.
enum UniOpVR {
  mov,
  movU32,
  movU64,
  insertU8,
  insertU16,
  insertU32,
  insertU64,
  extractU8,
  extractU16,
  extractU32,
  extractU64,
  cvtIntToF32,
  cvtIntToF64,
  cvtTruncF32ToInt,
  cvtRoundF32ToInt,
  cvtTruncF64ToInt,
  cvtRoundF64ToInt;
}

/// Instruction with `[vec, mem]` operands.
enum UniOpVM {
  load8,
  load16U16,
  load32U32,
  load32F32,
  load64U32,
  load64U64,
  load64F32,
  load64F64,
  load128U32,
  load128U64,
  load128F32,
  load128F64,
  load256U32,
  load256U64,
  load256F32,
  load256F64,
  load512U32,
  load512U64,
  load512F32,
  load512F64,
  loadNU32,
  loadNU64,
  loadNF32,
  loadNF64,
  loadCvt16U8ToU64,
  loadCvt32U8ToU64,
  loadCvt64U8ToU64,
  loadCvt32I8ToI16,
  loadCvt32U8ToU16,
  loadCvt32I8ToI32,
  loadCvt32U8ToU32,
  loadCvt32I16ToI32,
  loadCvt32U16ToU32,
  loadCvt32I32ToI64,
  loadCvt32U32ToU64,
  loadCvt64I8ToI16,
  loadCvt64U8ToU16,
  loadCvt64I8ToI32,
  loadCvt64U8ToU32,
  loadCvt64I16ToI32,
  loadCvt64U16ToU32,
  loadCvt64I32ToI64,
  loadCvt64U32ToU64,
  loadCvt128I8ToI16,
  loadCvt128U8ToU16,
  loadCvt128I8ToI32,
  loadCvt128U8ToU32,
  loadCvt128I16ToI32,
  loadCvt128U16ToU32,
  loadCvt128I32ToI64,
  loadCvt128U32ToU64,
  loadCvt256I8ToI16,
  loadCvt256U8ToU16,
  loadCvt256I16ToI32,
  loadCvt256U16ToU32,
  loadCvt256I32ToI64,
  loadCvt256U32ToU64,
  loadCvtNU8ToU64,
  loadCvtNI8ToI16,
  loadCvtNU8ToU16,
  loadCvtNI8ToI32,
  loadCvtNU8ToU32,
  loadCvtNI16ToI32,
  loadCvtNU16ToU32,
  loadCvtNI32ToI64,
  loadCvtNU32ToU64,
  loadInsertU8,
  loadInsertU16,
  loadInsertU32,
  loadInsertU64,
  loadInsertF32,
  loadInsertF32x2,
  loadInsertF64;
}

/// Instruction with `[mem, vec]` operands.
enum UniOpMV {
  store8,
  store16U16,
  store32U32,
  store32F32,
  store64U32,
  store64U64,
  store64F32,
  store64F64,
  store128U32,
  store128U64,
  store128F32,
  store128F64,
  store256U32,
  store256U64,
  store256F32,
  store256F64,
  store512U32,
  store512U64,
  store512F32,
  store512F64,
  storeNU32,
  storeNU64,
  storeNF32,
  storeNF64,
  storeExtractU16,
  storeExtractU32,
  storeExtractU64;
}

/// Instruction with `[vec, vec]` operands.
enum UniOpVV {
  mov,
  movU64,
  broadcastU8Z,
  broadcastU16Z,
  broadcastU8,
  broadcastU16,
  broadcastU32,
  broadcastU64,
  broadcastF32,
  broadcastF64,
  broadcastV128U32,
  broadcastV128U64,
  broadcastV128F32,
  broadcastV128F64,
  broadcastV256U32,
  broadcastV256U64,
  broadcastV256F32,
  broadcastV256F64,
  absI8,
  absI16,
  absI32,
  absI64,
  notU32,
  notU64,
  cvtI8LoToI16,
  cvtI8HiToI16,
  cvtU8LoToU16,
  cvtU8HiToU16,
  cvtI8ToI32,
  cvtU8ToU32,
  cvtI16LoToI32,
  cvtI16HiToI32,
  cvtU16LoToU32,
  cvtU16HiToU32,
  cvtI32LoToI64,
  cvtI32HiToI64,
  cvtU32LoToU64,
  cvtU32HiToU64,
  absF32S,
  absF64S,
  absF32,
  absF64,
  negF32S,
  negF64S,
  negF32,
  negF64,
  notF32,
  notF64,
  truncF32S,
  truncF64S,
  truncF32,
  truncF64,
  floorF32S,
  floorF64S,
  floorF32,
  floorF64,
  ceilF32S,
  ceilF64S,
  ceilF32,
  ceilF64,
  roundEvenF32S,
  roundEvenF64S,
  roundEvenF32,
  roundEvenF64,
  roundHalfAwayF32S,
  roundHalfAwayF64S,
  roundHalfAwayF32,
  roundHalfAwayF64,
  roundHalfUpF32S,
  roundHalfUpF64S,
  roundHalfUpF32,
  roundHalfUpF64,
  rcpF32,
  rcpF64,
  sqrtF32S,
  sqrtF64S,
  sqrtF32,
  sqrtF64,
  cvtF32ToF64S,
  cvtF64ToF32S,
  cvtI32ToF32,
  cvtF32LoToF64,
  cvtF32HiToF64,
  cvtF64ToF32Lo,
  cvtF64ToF32Hi,
  cvtI32LoToF64,
  cvtI32HiToF64,
  cvtTruncF32ToI32,
  cvtTruncF64ToI32Lo,
  cvtTruncF64ToI32Hi,
  cvtRoundF32ToI32,
  cvtRoundF64ToI32Lo,
  cvtRoundF64ToI32Hi;
}

/// Instruction with `[vec, vec, imm]` operands.
enum UniOpVVI {
  sllU16,
  sllU32,
  sllU64,
  srlU16,
  srlU32,
  srlU64,
  sraI16,
  sraI32,
  sraI64,
  sllbU128,
  srlbU128,
  swizzleU16x4,
  swizzleLoU16x4,
  swizzleHiU16x4,
  swizzleU32x4,
  swizzleU64x2,
  swizzleF32x4,
  swizzleF64x2,
  swizzleU64x4,
  swizzleF64x4,
  extractV128I32,
  extractV128I64,
  extractV128F32,
  extractV128F64,
  extractV256I32,
  extractV256I64,
  extractV256F32,
  extractV256F64,

  // AArch64 extras
  srlRndU16,
  srlRndU32,
  srlRndU64,
  srlAccU16,
  srlAccU32,
  srlAccU64,
  srlRndAccU16,
  srlRndAccU32,
  srlRndAccU64,
  srlnLoU16,
  srlnHiU16,
  srlnLoU32,
  srlnHiU32,
  srlnLoU64,
  srlnHiU64,
  srlnRndLoU16,
  srlnRndHiU16,
  srlnRndLoU32,
  srlnRndHiU32,
  srlnRndLoU64,
  srlnRndHiU64,

  // X86 extras
  permuteU8,
  permuteU16,
  permuteU32,
  permuteU64;
}

/// Instruction with `[vec, vec, vec]` operands.
enum UniOpVVV {
  andU32,
  andU64,
  orU32,
  orU64,
  xorU32,
  xorU64,
  andnU32,
  andnU64,
  bicU32,
  bicU64,
  avgrU8,
  avgrU16,
  addU8,
  addU16,
  addU32,
  addU64,
  subU8,
  subU16,
  subU32,
  subU64,
  addsI8,
  addsU8,
  addsI16,
  addsU16,
  subsI8,
  subsU8,
  subsI16,
  subsU16,
  mulU16,
  mulU32,
  mulU64,
  mulhI16,
  mulhU16,
  mulU64LoU32,
  mHAddI16I32,
  minI8,
  minU8,
  minI16,
  minU16,
  minI32,
  minU32,
  minI64,
  minU64,
  maxI8,
  maxU8,
  maxI16,
  maxU16,
  maxI32,
  maxU32,
  maxI64,
  maxU64,
  cmpEqU8,
  cmpEqU16,
  cmpEqU32,
  cmpEqU64,
  cmpGtI8,
  cmpGtU8,
  cmpGtI16,
  cmpGtU16,
  cmpGtI32,
  cmpGtU32,
  cmpGtI64,
  cmpGtU64,
  cmpGeI8,
  cmpGeU8,
  cmpGeI16,
  cmpGeU16,
  cmpGeI32,
  cmpGeU32,
  cmpGeI64,
  cmpGeU64,
  cmpLtI8,
  cmpLtU8,
  cmpLtI16,
  cmpLtU16,
  cmpLtI32,
  cmpLtU32,
  cmpLtI64,
  cmpLtU64,
  cmpLeI8,
  cmpLeU8,
  cmpLeI16,
  cmpLeU16,
  cmpLeI32,
  cmpLeU32,
  cmpLeI64,
  cmpLeU64,
  andF32,
  andF64,
  orF32,
  orF64,
  xorF32,
  xorF64,
  andnF32,
  andnF64,
  bicF32,
  bicF64,
  addF32S,
  addF64S,
  addF32,
  addF64,
  subF32S,
  subF64S,
  subF32,
  subF64,
  mulF32S,
  mulF64S,
  mulF32,
  mulF64,
  divF32S,
  divF64S,
  divF32,
  divF64,
  modF32S,
  modF64S,
  modF32,
  modF64,
  minF32S,
  minF64S,
  minF32,
  minF64,
  maxF32S,
  maxF64S,
  maxF32,
  maxF64,
  cmpEqF32S,
  cmpEqF64S,
  cmpEqF32,
  cmpEqF64,
  cmpNeF32S,
  cmpNeF64S,
  cmpNeF32,
  cmpNeF64,
  cmpGtF32S,
  cmpGtF64S,
  cmpGtF32,
  cmpGtF64,
  cmpGeF32S,
  cmpGeF64S,
  cmpGeF32,
  cmpGeF64,
  cmpLtF32S,
  cmpLtF64S,
  cmpLtF32,
  cmpLtF64,
  cmpLeF32S,
  cmpLeF64S,
  cmpLeF32,
  cmpLeF64,
  cmpOrdF32S,
  cmpOrdF64S,
  cmpOrdF32,
  cmpOrdF64,
  cmpUnordF32S,
  cmpUnordF64S,
  cmpUnordF32,
  cmpUnordF64,
  hAddF64,
  combineLoHiU64,
  combineLoHiF64,
  combineHiLoU64,
  combineHiLoF64,
  interleaveLoU8,
  interleaveHiU8,
  interleaveLoU16,
  interleaveHiU16,
  interleaveLoU32,
  interleaveHiU32,
  interleaveLoU64,
  interleaveHiU64,
  interleaveLoF32,
  interleaveHiF32,
  interleaveLoF64,
  interleaveHiF64,
  packsI16I8,
  packsI16U8,
  packsI32I16,
  packsI32U16,
  swizzlevU8,

  // AArch64 extras
  mulwLoI8,
  mulwLoU8,
  mulwHiI8,
  mulwHiU8,
  mulwLoI16,
  mulwLoU16,
  mulwHiI16,
  mulwHiU16,
  mulwLoI32,
  mulwLoU32,
  mulwHiI32,
  mulwHiU32,
  mAddwLoI8,
  mAddwLoU8,
  mAddwHiI8,
  mAddwHiU8,
  mAddwLoI16,
  mAddwLoU16,
  mAddwHiI16,
  mAddwHiU16,
  mAddwLoI32,
  mAddwLoU32,
  mAddwHiI32,
  mAddwHiU32;
}

/// Instruction with `[vec, vec, vec, imm]` operands.
enum UniOpVVVI {
  alignrU128,
  interleaveShuffleU32x4,
  interleaveShuffleU64x2,
  interleaveShuffleF32x4,
  interleaveShuffleF64x2,
  insertV128U32,
  insertV128F32,
  insertV128U64,
  insertV128F64,
  insertV256U32,
  insertV256F32,
  insertV256U64,
  insertV256F64;
}

/// Instruction with `[vec, vec, vec, vec]` operands.
enum UniOpVVVV {
  blendvU8,
  mAddU16,
  mAddU32,
  mAddF32S,
  mAddF64S,
  mAddF32,
  mAddF64,
  mSubF32S,
  mSubF64S,
  mSubF32,
  mSubF64;
}
