// Seed: 2781179103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    output wand id_8,
    output wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    output wor id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wand id_17
);
  assign id_15 = (-1) == 1;
  logic [1 : -1] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire id_20 = 1 < {id_20 - id_17{(-1'h0 == 1)}};
endmodule
