{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720101307137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720101307144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 21:55:06 2024 " "Processing started: Thu Jul 04 21:55:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720101307144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101307144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AM -c AM " "Command: quartus_map --read_settings_files=on --write_settings_files=off AM -c AM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101307144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720101307737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720101307737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am.v 1 1 " "Found 1 design units, including 1 entities, in source file am.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM " "Found entity 1: AM" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file am_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM_mult " "Found entity 1: AM_mult" {  } { { "AM_mult.v" "" { Text "E:/FPGA_FILE/AM/AM_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/FPGA_FILE/AM/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud.v 1 1 " "Found 1 design units, including 1 entities, in source file baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "Baud.v" "" { Text "E:/FPGA_FILE/AM/Baud.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/FPGA_FILE/AM/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_adc2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_adc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADC2 " "Found entity 1: FIFO_ADC2" {  } { { "FIFO_ADC2.v" "" { Text "E:/FPGA_FILE/AM/FIFO_ADC2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_adc1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_adc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADC1 " "Found entity 1: FIFO_ADC1" {  } { { "FIFO_ADC1.v" "" { Text "E:/FPGA_FILE/AM/FIFO_ADC1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_FIFO " "Found entity 1: uart_FIFO" {  } { { "uart_FIFO.v" "" { Text "E:/FPGA_FILE/AM/uart_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_65m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_65m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_65M " "Found entity 1: PLL_65M" {  } { { "PLL_65M.v" "" { Text "E:/FPGA_FILE/AM/PLL_65M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_250m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_250m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_250M " "Found entity 1: PLL_250M" {  } { { "PLL_250M.v" "" { Text "E:/FPGA_FILE/AM/PLL_250M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9226_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9226_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9226_Normal " "Found entity 1: AD9226_Normal" {  } { { "AD9226_Normal.v" "" { Text "E:/FPGA_FILE/AM/AD9226_Normal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am_carrier_wave_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file am_carrier_wave_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM_carrier_wave_rom " "Found entity 1: AM_carrier_wave_rom" {  } { { "AM_carrier_wave_rom.v" "" { Text "E:/FPGA_FILE/AM/AM_carrier_wave_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/wave.v " "Can't analyze file -- file output_files/wave.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720101319529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave.v 1 1 " "Found 1 design units, including 1 entities, in source file wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "wave.v" "" { Text "E:/FPGA_FILE/AM/wave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9481_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9481_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9481_MULT " "Found entity 1: AD9481_MULT" {  } { { "AD9481_MULT.v" "" { Text "E:/FPGA_FILE/AM/AD9481_MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_to_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_to_wave " "Found entity 1: FIR_to_wave" {  } { { "FIR_to_wave.v" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101319540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101319540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_to_wave/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_to_wave) " "Found design unit 1: dspba_library_package (fir_to_wave)" {  } { { "FIR_to_wave/dspba_library_package.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_to_wave/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FIR_to_wave/dspba_library.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_to_wave/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_to_wave) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_to_wave)" {  } { { "FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_to_wave/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_to_wave) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_to_wave)" {  } { { "FIR_to_wave/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320048 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320050 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320053 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR_to_wave/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320056 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR_to_wave/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_to_wave/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR_to_wave/altera_avalon_sc_fifo.v" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/fir_to_wave_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_to_wave_0002_rtl_core-normal " "Found design unit 1: FIR_to_wave_0002_rtl_core-normal" {  } { { "FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320063 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_to_wave_0002_rtl_core " "Found entity 1: FIR_to_wave_0002_rtl_core" {  } { { "FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/fir_to_wave_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_to_wave_0002_ast-struct " "Found design unit 1: FIR_to_wave_0002_ast-struct" {  } { { "FIR_to_wave/FIR_to_wave_0002_ast.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320065 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_to_wave_0002_ast " "Found entity 1: FIR_to_wave_0002_ast" {  } { { "FIR_to_wave/FIR_to_wave_0002_ast.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_to_wave/fir_to_wave_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_to_wave/fir_to_wave_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_to_wave_0002-syn " "Found design unit 1: FIR_to_wave_0002-syn" {  } { { "FIR_to_wave/FIR_to_wave_0002.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320067 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_to_wave_0002 " "Found entity 1: FIR_to_wave_0002" {  } { { "FIR_to_wave/FIR_to_wave_0002.vhd" "" { Text "E:/FPGA_FILE/AM/FIR_to_wave/FIR_to_wave_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720101320067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320067 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AM.v(125) " "Verilog HDL Instantiation warning at AM.v(125): instance has no name" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320077 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AM.v(132) " "Verilog HDL Instantiation warning at AM.v(132): instance has no name" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AM.v(138) " "Verilog HDL Instantiation warning at AM.v(138): instance has no name" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AM.v(146) " "Verilog HDL Instantiation warning at AM.v(146): instance has no name" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 146 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "uart_tx.v(24) " "Verilog HDL Instantiation warning at uart_tx.v(24): instance has no name" {  } { { "uart_tx.v" "" { Text "E:/FPGA_FILE/AM/uart_tx.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wave.v(25) " "Verilog HDL Instantiation warning at wave.v(25): instance has no name" {  } { { "wave.v" "" { Text "E:/FPGA_FILE/AM/wave.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720101320079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AM " "Elaborating entity \"AM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720101320140 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "15 7 0 AD9481_data_reg AM.v(98) " "Verilog HDL error at AM.v(98): index 15 cannot fall outside the declared range \[7:0\] for vector \"AD9481_data_reg\"" {  } { { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 98 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720101320155 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720101320157 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720101320391 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 04 21:55:20 2024 " "Processing ended: Thu Jul 04 21:55:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720101320391 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720101320391 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720101320391 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101320391 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720101321071 ""}
