
		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 2

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		i_clr_jitter_with_reg.y_ret_2
		i_clr_jitter_with_reg.y_ret_3


		#####   END RETIMING REPORT  #####

