#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb  8 12:20:18 2024
# Process ID: 6796
# Current directory: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12300 C:\Users\haoxu\Documents\m152a\lab2\floating_point_conversion\floating_point_conversion.xpr
# Log file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/vivado.log
# Journal file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 881.266 ; gain = 129.074
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/haoxu/Downloads/test.code
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] fpcvt is not declared [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 930.719 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Feb  8 12:36:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-75] fpcvt is not a task [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [VRFC 10-29] fpcvt expects 4 arguments [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-75] fpcvt is not a task [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [VRFC 10-29] fpcvt expects 4 arguments [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-75] fpcvt is not a task [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register S is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/xsim.dir/floating_point_conversion_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  8 12:40:16 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 944.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
Output is x, xxx, xxxx
in_D value is 111111000000
$finish called at time : 1 us : File "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 953.219 ; gain = 9.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in_D value is 111111111110
Output is 1, 111, 1111
in_D value is 111111111110
Output is 1, 111, 1000
in_D value is 100000000000
Output is 1, 000, 0001
in_D value is 000000000000
Output is 0, 000, 0000
in_D value is 111111111110
Output is 0, 111, 1111
in_D value is 111100000000
Output is 0, 000, 1111
in_D value is 100000000000
Output is 0, 000, 1000
in_D value is 110000000000
Output is 0, 000, 1100
in_D value is 110100000000
Output is 0, 000, 1101
in_D value is 101000000000
Output is 0, 000, 1010
in_D value is 100100000000
Output is 0, 000, 1001
in_D value is 111000000000
Output is 0, 000, 0111
in_D value is 110000000000
Output is 0, 000, 0110
in_D value is 101000000000
Output is 0, 000, 0101
in_D value is 110000000000
Output is 0, 000, 0011
in_D value is 100000000000
Output is 0, 000, 0010
in_D value is 100000000000
Output is 0, 000, 0001
in_D value is 111111111010
Output is 1, 000, 1101
in_D value is 111111110010
Output is 1, 000, 1001
in_D value is 111111100010
Output is 1, 000, 0001
in_D value is 100000000000
Output is 1, 000, 0000
in_D value is 111111000000
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 969.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is xxxxxxxxxxxx
Output is 1, 111, 1111
D value is 100000000000
Output is 1, 111, 1000
D value is 100000000001
Output is 1, 000, 0001
D value is 111111111111
Output is 0, 000, 0000
D value is 000000000000
Output is 0, 111, 1111
D value is 011111111111
Output is 0, 000, 1111
D value is 000000001111
Output is 0, 000, 1000
D value is 000000001000
Output is 0, 000, 1100
D value is 000000001100
Output is 0, 000, 1101
D value is 000000001101
Output is 0, 000, 1010
D value is 000000001010
Output is 0, 000, 1001
D value is 000000001001
Output is 0, 000, 0111
D value is 000000000111
Output is 0, 000, 0110
D value is 000000000110
Output is 0, 000, 0101
D value is 000000000101
Output is 0, 000, 0011
D value is 000000000011
Output is 0, 000, 0010
D value is 000000000010
Output is 0, 000, 0001
D value is 000000000001
Output is 1, 000, 1101
D value is 100000000011
Output is 1, 000, 1001
D value is 100000000111
Output is 1, 000, 0001
D value is 100000001111
Output is 1, 000, 0000
D value is 111111000000
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 969.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
Output is 0, 000, 1001
D value is 000000000111
Output is 0, 000, 0111
D value is 000000000110
Output is 0, 000, 0110
D value is 000000000101
Output is 0, 000, 0101
D value is 000000000011
Output is 0, 000, 0011
D value is 000000000010
Output is 0, 000, 0010
D value is 000000000001
Output is 0, 000, 0001
D value is 100000000011
Output is 1, 000, 1101
D value is 100000000111
Output is 1, 000, 1001
D value is 100000001111
Output is 1, 000, 0001
D value is 111111000000
Output is 1, 000, 0000
D value is 000000111111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 972.176 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000001
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 976.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
Output is 0, 000, 1001
D value is 000000000111
Output is 0, 000, 0111
D value is 000000000110
Output is 0, 000, 0110
D value is 000000000101
Output is 0, 000, 0101
D value is 000000000011
Output is 0, 000, 0011
D value is 000000000010
Output is 0, 000, 0010
D value is 000000000001
Output is 0, 000, 0001
D value is 100000000011
Output is 1, 000, 1101
D value is 100000000111
Output is 1, 000, 1001
D value is 100000001111
Output is 1, 000, 0001
D value is 111111000000
Output is 1, 000, 0000
D value is 000000111111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 977.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 979.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000001
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 980.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:62]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:62]
ERROR: [VRFC 10-2787] module floating_point_conversion_tb ignored due to previous errors [C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 980.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
100000000001
Output is 1, 111, 1000
end
D value is 111111111111
111111111111
Output is 1, 000, 0001
end
D value is 000000000000
000000000000
Output is 0, 000, 0000
end
D value is 011111111111
011111111111
Output is 0, 111, 1111
end
D value is 000000001111
000000001111
Output is 0, 000, 1111
end
D value is 000000001000
000000001000
Output is 0, 000, 1000
end
D value is 000000001100
000000001100
Output is 0, 000, 1100
end
D value is 000000001101
000000001101
Output is 0, 000, 1101
end
D value is 000000001010
000000001010
Output is 0, 000, 1010
end
D value is 000000001001
000000001001
Output is 0, 000, 1001
end
D value is 000000000111
000000000111
Output is 0, 000, 0111
end
D value is 000000000110
000000000110
Output is 0, 000, 0110
end
D value is 000000000101
000000000101
Output is 0, 000, 0101
end
D value is 000000000011
000000000011
Output is 0, 000, 0011
end
D value is 000000000010
000000000010
Output is 0, 000, 0010
end
D value is 000000000001
000000000001
Output is 0, 000, 0001
end
D value is 100000000011
100000000011
Output is 1, 000, 1101
end
D value is 100000000111
100000000111
Output is 1, 000, 1001
end
D value is 100000001111
100000001111
Output is 1, 000, 0001
end
D value is 111111000000
111111000000
Output is 1, 000, 0000
end
D value is 000000111111
000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 982.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 000000111111
Output is 0, 000, 1111
end
D value is 100000000001
Output is 1, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 982.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 100000000001
Output is 1, 000, 1111
end
D value is 000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 982.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 982.754 ; gain = 0.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000001
Output is 1, 111, 1111
end
D value is 100000000000
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 982.961 ; gain = 0.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000001
Output is 1, 111, 1111
end
D value is 100000000000
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 983.387 ; gain = 0.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 986.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 988.000 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 988.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 990.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 990.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 992.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000001
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 992.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 992.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
Output is 1, 000, 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 992.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
end
D value is 100000000001
Output is 1, 111, 1000
end
D value is 111111111111
Output is 1, 000, 0001
end
D value is 000000000000
Output is 0, 000, 0000
end
D value is 011111111111
Output is 0, 111, 1111
end
D value is 000000001111
Output is 0, 000, 1111
end
D value is 000000001000
Output is 0, 000, 1000
end
D value is 000000001100
Output is 0, 000, 1100
end
D value is 000000001101
Output is 0, 000, 1101
end
D value is 000000001010
Output is 0, 000, 1010
end
D value is 000000001001
Output is 0, 000, 1001
end
D value is 000000000111
Output is 0, 000, 0111
end
D value is 000000000110
Output is 0, 000, 0110
end
D value is 000000000101
Output is 0, 000, 0101
end
D value is 000000000011
Output is 0, 000, 0011
end
D value is 000000000010
Output is 0, 000, 0010
end
D value is 000000000001
Output is 0, 000, 0001
end
D value is 100000000011
Output is 1, 000, 1101
end
D value is 100000000111
Output is 1, 000, 1001
end
D value is 100000001111
Output is 1, 000, 0001
end
D value is 111111000000
Output is 1, 000, 0000
end
D value is 000000111111
Output is 0, 000, 1111
end
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 995.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
Output is 0, 000, 1001
D value is 000000000111
Output is 0, 000, 0111
D value is 000000000110
Output is 0, 000, 0110
D value is 000000000101
Output is 0, 000, 0101
D value is 000000000011
Output is 0, 000, 0011
D value is 000000000010
Output is 0, 000, 0010
D value is 000000000001
Output is 0, 000, 0001
D value is 100000000011
Output is 1, 000, 1101
D value is 100000000111
Output is 1, 000, 1001
D value is 100000001111
Output is 1, 000, 0001
D value is 111111000000
Output is 1, 000, 0000
D value is 000000111111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 995.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000000
Output is 0, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 011111111111
Output is 0, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001000
Output is 0, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001100
Output is 0, 000, 1100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001101
Output is 0, 000, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001010
Output is 0, 000, 1010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001001
Output is 0, 000, 1001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000111
Output is 0, 000, 0111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000110
Output is 0, 000, 0110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000101
Output is 0, 000, 0101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000011
Output is 0, 000, 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000010
Output is 0, 000, 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000001
Output is 0, 000, 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 997.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000011
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.293 ; gain = 0.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000111
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.719 ; gain = 1.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000001111
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.680 ; gain = 0.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 101000001111
Output is 1, 111, 1100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111000000
Output is 1, 011, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000111111
Output is 0, 011, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
Output is 0, 000, 1001
D value is 000000000111
Output is 0, 000, 0111
D value is 000000000110
Output is 0, 000, 0110
D value is 000000000101
Output is 0, 000, 0101
D value is 000000000011
Output is 0, 000, 0011
D value is 000000000010
Output is 0, 000, 0010
D value is 000000000001
Output is 0, 000, 0001
D value is 100000000011
Output is 1, 000, 1101
D value is 100000000111
Output is 1, 000, 1001
D value is 100000001111
Output is 1, 000, 0001
D value is 101000001111
Output is 1, 000, 0001
D value is 111111000000
Output is 1, 000, 0000
D value is 000000111111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
Output is 1, 111, 1111
original in_D value is 100000000001
Output is 1, 111, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
Output is 1, 111, 1111
original in_D value is 100000000001
Output is 1, 111, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1167.383 ; gain = 4.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000001
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1167.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1167.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 14:45:46 2024...
