
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1986322390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96392                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                    96703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24467.52                       # Real time elapsed on the host
host_tick_rate                               81182016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358465828                       # Number of instructions simulated
sim_ops                                    2366075960                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.986322                       # Number of seconds simulated
sim_ticks                                1986322390500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.339717                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              299102284                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           342458499                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30690360                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        451757021                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40862059                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       41131371                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          269312                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588032499                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3904066                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901248                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16952931                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535012680                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62159537                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      179311136                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142486050                       # Number of instructions committed
system.cpu0.commit.committedOps            2144392586                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3491223231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387154                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2462777846     70.54%     70.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    618004511     17.70%     88.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    134681867      3.86%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    141125596      4.04%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     44655758      1.28%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16503685      0.47%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3971217      0.11%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7343214      0.21%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62159537      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3491223231                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43220445                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071968368                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668886693                       # Number of loads committed
system.cpu0.commit.membars                    3807637                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807643      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188135953     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670787933     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259541433     12.10%    100.00% # Class of committed instruction
=======
final_tick                               2638988781500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702276                       # Number of bytes of host memory used
host_op_rate                                    85793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27538.66                       # Real time elapsed on the host
host_tick_rate                               95828495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355011163                       # Number of instructions simulated
sim_ops                                    2362620070                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.638989                       # Number of seconds simulated
sim_ticks                                2638988781500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.901329                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297847731                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338843262                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26905705                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463524977                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39899026                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40470146                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          571120                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589651466                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959615                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801865                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17459704                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555058235                       # Number of branches committed
system.cpu0.commit.bw_lim_events             57389003                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419480                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94807458                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224934699                       # Number of instructions committed
system.cpu0.commit.committedOps            2228741846                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3805650526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.585640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.349035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2734955168     71.87%     71.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    635514683     16.70%     88.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    149580015      3.93%     92.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145288751      3.82%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46244718      1.22%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16968150      0.45%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8701032      0.23%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11009006      0.29%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     57389003      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3805650526                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44167704                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151034791                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691563808                       # Number of loads committed
system.cpu0.commit.membars                    7608881                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608887      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238874617     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695365665     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264773145     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2144392586                       # Class of committed instruction
system.cpu0.commit.refs                     930329394                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142486050                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144392586                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.845252                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.845252                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            468921551                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13743314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           289996254                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2361249621                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1388820074                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1641861437                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16968952                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23191838                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8662433                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228741846                       # Class of committed instruction
system.cpu0.commit.refs                     960138838                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224934699                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228741846                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.367229                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.367229                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            725032434                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9458935                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294880621                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360387004                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467689772                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1610091327                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17473227                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23591238                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10747681                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  588032499                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                397910103                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2133040337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12120365                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2413271504                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               61412810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148740                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1361487422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339964343                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610425                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3525234447                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912847                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1817347571     51.55%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1271655133     36.07%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229838974      6.52%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               163784364      4.65%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32560260      0.92%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5655259      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  583775      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     492      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808619      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3525234447                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      428192141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18386725                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               554382573                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.584267                       # Inst execution rate
system.cpu0.iew.exec_refs                  1043573461                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278109457                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              347819875                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            762784142                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910622                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8540185                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280237118                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323663241                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            765464004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13920828                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2309858371                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1968901                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11206416                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16968952                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15353705                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       272618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36550231                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       158498                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16429                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11743508                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93897449                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18794417                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16429                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1910271                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16476454                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1015235786                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2283528205                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838463                       # average fanout of values written-back
system.cpu0.iew.wb_producers                851237905                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577607                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2283838475                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2810282446                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1471378942                       # number of integer regfile writes
system.cpu0.ipc                              0.541931                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541931                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810719      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1249321370     53.76%     53.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649428      0.80%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802466      0.16%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           771457876     33.20%     88.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          276737288     11.91%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2323779199                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                76                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3099816                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001334                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 592543     19.12%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1976088     63.75%     82.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               531177     17.14%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  589651466                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                401429259                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2365823977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11593206                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2401691042                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53838486                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111954                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1438291001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337746757                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.455994                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3831034441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627898                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2148979391     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1238002267     32.32%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231615522      6.05%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               169015868      4.41%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32417449      0.85%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6090375      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1106072      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     421      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807076      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3831034441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1435896296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17716632                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567456314                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.438561                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008153770                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276166684                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              587953153                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729442071                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9379673                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277981151                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323493208                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            731987086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10214694                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2309872658                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2977727                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8428395                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17473227                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15849723                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       338846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        38078092                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       144154                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13840                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8874469                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37878263                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9406121                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13840                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2018784                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15697848                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1044340788                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2293370095                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839343                       # average fanout of values written-back
system.cpu0.iew.wb_producers                876560626                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.435428                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2293542775                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2824071593                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1466493767                       # number of integer regfile writes
system.cpu0.ipc                              0.422435                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.422435                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611771      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278096245     55.09%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18648458      0.80%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802419      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739154874     31.86%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272773534     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2320087352                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4971742                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 946847     19.04%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3457669     69.55%     88.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               567196     11.41%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2323068240                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8176101569                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2283528153                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2502948780                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2317944671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2323779199                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718570                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      179270652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           209016                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           576                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36787936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3525234447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.659184                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858726                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1896839284     53.81%     53.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1102176691     31.27%     85.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          385522319     10.94%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          118823574      3.37%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18277080      0.52%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1483761      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1497653      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             338575      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             275510      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3525234447                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.587789                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2317447268                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8476558018                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2293370044                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2418256682                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312073293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2320087352                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419915                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94751359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           377237                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           435                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30793815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3831034441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605603                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2209443071     57.67%     57.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1098368265     28.67%     86.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          375592472      9.80%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          127399284      3.33%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16215150      0.42%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1640737      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1640287      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             451116      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284059      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3831034441                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.440501                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         25762693                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4049139                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           762784142                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280237118                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3076                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3953426588                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    19218222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              377778363                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365711398                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13866067                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1404631070                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              37192071                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54576                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2857738627                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350655978                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1525929604                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1633527776                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41274762                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16968952                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             92084246                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               160218202                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2857738583                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        244040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9234                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30237438                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9217                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5752728039                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4681449927                       # The number of ROB writes
system.cpu0.timesIdled                       45662837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3043                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.959315                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14194117                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16512599                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1716951                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22883178                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670205                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         680517                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10312                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26140138                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60034                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901018                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1446702                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20327663                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1981253                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12956590                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84612043                       # Number of instructions committed
system.cpu1.commit.committedOps              86513251                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    455758274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.845512                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419305211     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17850180      3.92%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6270766      1.38%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5976530      1.31%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1828450      0.40%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       511732      0.11%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1769599      0.39%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       264553      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1981253      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    455758274                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              976688                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81519689                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23231566                       # Number of loads committed
system.cpu1.commit.membars                    3802085                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802085      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51403662     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25132584     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6174776      7.14%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         33458518                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5050008                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729442071                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277981151                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5266930737                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11046920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              632557120                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421425839                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26852819                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1486427376                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24643791                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               103869                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2876991688                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2349898989                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1509540086                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1599137792                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42997969                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17473227                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             95209364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                88114243                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2876991644                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229562                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8820                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56070846                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6071773647                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4672537219                       # The number of ROB writes
system.cpu0.timesIdled                       46744363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.571487                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18084521                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19326957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1784024                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32678287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            928893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         944213                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15320                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35950576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47718                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801579                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1382427                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519006                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3277703                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15277846                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076464                       # Number of instructions committed
system.cpu1.commit.committedOps             133878224                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    712744036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187835                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.858480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    657581254     92.26%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27306081      3.83%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9159498      1.29%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8662740      1.22%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2064430      0.29%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       792007      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3476713      0.49%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       423610      0.06%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3277703      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    712744036                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457339                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282363                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891685                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457597     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693264     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123939      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86513251                       # Class of committed instruction
system.cpu1.commit.refs                      31307372                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84612043                       # Number of Instructions Simulated
system.cpu1.committedOps                     86513251                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.433907                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.433907                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            392805274                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               278442                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13471199                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             105265806                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17079592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42426521                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1448989                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               753716                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4564136                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133878224                       # Class of committed instruction
system.cpu1.commit.refs                      48817215                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076464                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878224                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.521178                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.521178                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            631930109                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417898                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17286042                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155189656                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22690770                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50876398                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1384138                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1191983                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8732171                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   26140138                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15263528                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    438944066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349436                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     108073140                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3438476                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056854                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17661153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14864322                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.235057                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         458324512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.239952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.679529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               390454858     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40958801      8.94%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16468978      3.59%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7193703      1.57%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2205549      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  580332      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  462026      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     255      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           458324512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1449481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1551029                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22055482                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207151                       # Inst execution rate
system.cpu1.iew.exec_refs                    34304424                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8714702                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              334673307                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26302321                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901918                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1493263                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9312159                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99452605                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25589722                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1383552                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95242678                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1925620                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3336756                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1448989                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7590087                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        88636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          852552                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28534                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3323                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6448                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3070755                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1236353                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3323                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       544125                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1006904                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52674383                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93902110                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814378                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42896860                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204235                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93957441                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119898228                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61810077                       # number of integer regfile writes
system.cpu1.ipc                              0.184030                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184030                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802304      3.94%      3.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             58037623     60.06%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27857178     28.83%     92.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6928965      7.17%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35950576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23513737                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    688356594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350061                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157377353                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3571470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050058                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25471256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19013414                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219135                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         715613586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.225233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.667353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               617337034     86.27%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                58619986      8.19%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23867431      3.34%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10773709      1.51%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3435348      0.48%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718800      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860784      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     485      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           715613586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2561717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1507050                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31639984                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.201410                       # Inst execution rate
system.cpu1.iew.exec_refs                    52348669                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12367622                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              532364542                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40348989                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802297                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1436538                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12789627                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149139893                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39981047                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1263625                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144647401                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2924922                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5159909                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1384138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13131551                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       105617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1170493                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43621                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2026                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5785                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3457304                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       864097                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2026                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       516480                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990570                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84090741                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143315326                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834294                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70156365                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199555                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143374108                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179645952                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96340510                       # number of integer regfile writes
system.cpu1.ipc                              0.181121                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181121                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603385      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85588617     58.66%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44098767     30.22%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8620106      5.91%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              96626230                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             145911026                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2284214                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023640                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 427902     18.73%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1622757     71.04%     89.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               233551     10.22%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    4376268                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029993                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 792909     18.12%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3142201     71.80%     89.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               441154     10.08%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              95108124                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         654040081                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93902098                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112394309                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93748497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96626230                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704108                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12939353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           178923                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           376                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6602237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    458324512                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.666523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          398892792     87.03%     87.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37541037      8.19%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13403695      2.92%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4293456      0.94%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2798346      0.61%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             552354      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             583991      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             132393      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             126448      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      458324512                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.210160                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             142683893                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1012207243                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143315314                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164403251                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137734143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145911026                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405750                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15261668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           395365                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6866299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    715613586                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203896                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.666477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          626308972     87.52%     87.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57955278      8.10%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17886179      2.50%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6020264      0.84%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5116033      0.71%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             921919      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             988358      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             213941      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             202642      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      715613586                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203169                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         13346673                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1736461                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26302321                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9312159                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       459773993                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3512851351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              355544717                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56667742                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12237149                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19366046                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3832800                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                61835                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131156214                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103171425                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67534247                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43651816                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21784837                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1448989                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38285396                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10866505                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       131156202                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27548                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               898                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25217250                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           898                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   553245744                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201517112                       # The number of ROB writes
system.cpu1.timesIdled                          76071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.437878                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12783330                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16297394                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2139232                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         23443938                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            536472                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         678691                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          142219                       # Number of indirect misses.
system.cpu2.branchPred.lookups               26035930                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35458                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1900993                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1460060                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16236306                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1856260                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       27310693                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70432983                       # Number of instructions committed
system.cpu2.commit.committedOps              72334175                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    427824177                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.169075                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.812285                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    397620307     92.94%     92.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15064294      3.52%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5085408      1.19%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4752531      1.11%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1245034      0.29%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       439533      0.10%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1512079      0.35%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       248731      0.06%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1856260      0.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    427824177                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              817938                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67864051                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19707131                       # Number of loads committed
system.cpu2.commit.membars                    3802069                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802069      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42270725     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21608124     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4653113      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72334175                       # Class of committed instruction
system.cpu2.commit.refs                      26261249                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70432983                       # Number of Instructions Simulated
system.cpu2.committedOps                     72334175                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.155184                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.155184                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            365354610                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               689223                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11644673                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             107463716                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17777098                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 43532337                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1461513                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1199146                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4128881                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23986374                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2330963                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40348989                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12789627                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       718175303                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4559781711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              570996844                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331447                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24349330                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25838411                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6061426                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                98386                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191085421                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152945745                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102758214                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53737354                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31588202                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1384138                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63634752                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13426767                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191085409                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22087                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               640                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52754128                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           640                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   858622182                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301190020                       # The number of ROB writes
system.cpu1.timesIdled                          58920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   26035930                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 16813182                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    410931241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               260296                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     118949684                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4281370                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.060056                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          19182429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13319802                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.274376                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         432254439                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.284323                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.767586                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               359826631     83.24%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                41899724      9.69%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                18720942      4.33%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7101306      1.64%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2650347      0.61%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  680526      0.16%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1374600      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     354      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           432254439                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1273525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1541436                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                19158618                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.188356                       # Inst execution rate
system.cpu2.iew.exec_refs                    28419831                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6893829                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              314571349                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             27354203                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2940940                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1653614                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9255862                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           99632361                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21526002                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           931040                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             81657515                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1767193                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2747756                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1461513                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6697401                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        65147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          672483                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24765                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1802                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5651                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      7647072                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2701744                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1802                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       577132                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        964304                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 46044312                       # num instructions consuming a value
system.cpu2.iew.wb_count                     80772292                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822551                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37873816                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.186314                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      80810376                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               102715558                       # number of integer regfile reads
system.cpu2.int_regfile_writes               53300685                       # number of integer regfile writes
system.cpu2.ipc                              0.162465                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.162465                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802279      4.60%      4.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50086734     60.65%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23652603     28.64%     93.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5046786      6.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82588555                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2226121                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026954                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 424895     19.09%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1581258     71.03%     90.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               219964      9.88%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              81012381                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         599855520                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     80772280                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        126931883                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  90673839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 82588555                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8958522                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       27298185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           197878                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3254831                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19257714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    432254439                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.191065                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.640689                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          380851399     88.11%     88.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33994750      7.86%     95.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9999167      2.31%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3458762      0.80%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2644784      0.61%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             532329      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             546672      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             114236      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             112340      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      432254439                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.190503                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         17789190                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2324949                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            27354203                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9255862                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       433527964                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3539098030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              331688349                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48031939                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              10433541                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                20198807                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3144972                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                42739                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            129579036                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             104089135                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           69183888                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 43682993                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20633795                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1461513                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             35193750                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                21151949                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       129579024                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29027                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22097136                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           844                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   525611732                       # The number of ROB reads
system.cpu2.rob.rob_writes                  203726522                       # The number of ROB writes
system.cpu2.timesIdled                          53323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.129392                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8028806                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8529542                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           760075                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15126766                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            414907                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         421513                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6606                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16451705                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14027                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900988                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           570060                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555315                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1511968                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7149263                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60934752                       # Number of instructions committed
system.cpu3.commit.committedOps              62835948                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    376035406                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.167101                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.813799                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    350229030     93.14%     93.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12792594      3.40%     96.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4262278      1.13%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4045880      1.08%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       866872      0.23%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       368790      0.10%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1731982      0.46%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       226012      0.06%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1511968      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    376035406                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669334                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58681478                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413498                       # Number of loads committed
system.cpu3.commit.membars                    3802064                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802064      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36008153     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314486     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711101      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62835948                       # Class of committed instruction
system.cpu3.commit.refs                      23025599                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60934752                       # Number of Instructions Simulated
system.cpu3.committedOps                     62835948                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.198286                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.198286                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            339881820                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196390                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7685810                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72624534                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10162417                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22789423                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570819                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               571443                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3915652                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   16451705                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11139548                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    364817495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153708                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73410269                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1521668                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043559                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11741801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8443713                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.194366                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         377320131                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.199598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.632109                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               332088394     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25990885      6.89%     94.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11640753      3.09%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5187480      1.37%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1838226      0.49%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  322052      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252106      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           377320131                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         370866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              625302                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14545214                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.179749                       # Inst execution rate
system.cpu3.iew.exec_refs                    24642872                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5782115                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              283856395                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18971317                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901865                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           592034                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5944931                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69977342                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18860757                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           508683                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67889612                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1716560                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2706207                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570819                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6531221                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        53345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          514087                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19923                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1723                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1557819                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       332830                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           679                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       222861                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402441                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39776313                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67330976                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.839301                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33384299                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.178270                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67353746                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84020232                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45485083                       # number of integer regfile writes
system.cpu3.ipc                              0.161335                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.161335                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802280      5.56%      5.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39808331     58.20%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20888177     30.54%     94.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3899360      5.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68398295                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2164794                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031650                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 414363     19.14%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1547559     71.49%     90.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               202868      9.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66760793                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         516520495                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67330964                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77119298                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64273274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68398295                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704068                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7141393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           239008                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           370                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3161002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    377320131                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181274                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.633968                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          335271364     88.86%     88.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27835024      7.38%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7863342      2.08%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2720129      0.72%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2480861      0.66%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             442523      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             503510      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             107943      0.03%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              95435      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      377320131                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181096                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         11737011                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1099781                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18971317                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5944931                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       377690997                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3594933773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              303760314                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42093006                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12959506                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11855377                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3079991                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                25976                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89124926                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71629401                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48399857                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24331423                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              20695305                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570819                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             36768929                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6306851                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89124914                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33269                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23971288                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           847                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   444507375                       # The number of ROB reads
system.cpu3.rob.rob_writes                  141257150                       # The number of ROB writes
system.cpu3.timesIdled                          14944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         11131785                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1954113                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14149011                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              55660                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2715262                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17757692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35441789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1351165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       363505                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101797139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9360995                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204450451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9724500                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12537990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5625094                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12058881                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1060                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            670                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5216536                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5216491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12537990                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1544                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     53196257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               53196257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1496292864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1496292864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17757800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17757800    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13848717                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3364372                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20457885                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              68564                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3755999                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28485169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56900485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       748001                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74411                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92778180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     18577955                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185547573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18652366                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23104205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5804075                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22611086                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              341                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5379469                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5379465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23104205                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     85384154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               85384154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2194415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2194415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28485323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28485323    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            17757800                       # Request fanout histogram
system.membus.respLayer1.occupancy        92373151993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61484986438                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13714712062.015503                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   82214076164.238602                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.12%     96.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7.5e+11-8e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 776324637000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   217124534500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1769197856000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     16743881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16743881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     16743881                       # number of overall hits
system.cpu2.icache.overall_hits::total       16743881                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        69301                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         69301                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        69301                       # number of overall misses
system.cpu2.icache.overall_misses::total        69301                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1652099500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1652099500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1652099500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1652099500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     16813182                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16813182                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     16813182                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16813182                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004122                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004122                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004122                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004122                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23839.475621                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23839.475621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23839.475621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23839.475621                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          475                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.538462                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62386                       # number of writebacks
system.cpu2.icache.writebacks::total            62386                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6883                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6883                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6883                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6883                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62418                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62418                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1487716500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1487716500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1487716500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1487716500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003712                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003712                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23834.735173                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23834.735173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23834.735173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23834.735173                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62386                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     16743881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16743881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        69301                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        69301                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1652099500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1652099500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     16813182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16813182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23839.475621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23839.475621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6883                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6883                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1487716500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1487716500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23834.735173                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23834.735173                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994138                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           16755464                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62386                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           268.577309                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360691500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994138                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999817                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999817                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         33688782                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        33688782                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20013427                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20013427                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20013427                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20013427                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5254256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5254256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5254256                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5254256                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 732639834783                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 732639834783                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 732639834783                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 732639834783                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25267683                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25267683                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25267683                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25267683                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.207944                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207944                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.207944                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207944                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 139437.407462                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139437.407462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 139437.407462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139437.407462                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     10052428                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1014226                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            62162                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9675                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   161.713394                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   104.829561                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965668                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965668                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4022041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4022041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4022041                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4022041                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232215                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 153301599572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 153301599572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 153301599572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 153301599572                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048766                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048766                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048766                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048766                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124411.405130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124411.405130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124411.405130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124411.405130                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965668                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17482327                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17482327                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3132650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3132650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 348002879500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 348002879500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20614977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20614977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.151960                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151960                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 111088.975628                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111088.975628                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2514765                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2514765                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  70938227500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  70938227500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029973                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029973                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 114808.139864                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 114808.139864                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2531100                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2531100                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2121606                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2121606                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 384636955283                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 384636955283                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4652706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4652706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.455994                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.455994                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 181295.186422                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 181295.186422                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1507276                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1507276                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614330                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614330                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  82363372072                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  82363372072                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 134070.242495                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 134070.242495                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5895000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5895000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.381750                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.381750                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28756.097561                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28756.097561                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.119181                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.119181                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10804.687500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10804.687500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1410000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1410000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447368                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447368                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8294.117647                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8294.117647                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1262000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1262000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442105                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442105                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7511.904762                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7511.904762                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       566000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       566000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       546000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       546000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154866                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154866                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746127                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746127                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  75564727000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  75564727000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1900993                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1900993                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 101275.958382                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 101275.958382                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746126                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746126                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  74818600000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  74818600000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 100276.092778                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 100276.092778                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.285488                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23146874                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978165                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.701185                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360703000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.285488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56317381                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56317381                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15229743728.813559                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   85875132661.522278                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     95.76%     95.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7.5e+11-8e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 776324707000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   189212630500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1797109760000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11121311                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11121311                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11121311                       # number of overall hits
system.cpu3.icache.overall_hits::total       11121311                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18237                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18237                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18237                       # number of overall misses
system.cpu3.icache.overall_misses::total        18237                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    471468000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    471468000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    471468000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    471468000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11139548                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11139548                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11139548                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11139548                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001637                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001637                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001637                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001637                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25852.278335                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25852.278335                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25852.278335                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25852.278335                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17232                       # number of writebacks
system.cpu3.icache.writebacks::total            17232                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          973                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          973                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17264                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17264                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17264                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17264                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    432569000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    432569000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    432569000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    432569000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001550                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001550                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001550                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001550                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25056.128360                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25056.128360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25056.128360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25056.128360                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17232                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11121311                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11121311                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18237                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18237                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    471468000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    471468000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11139548                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11139548                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001637                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001637                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25852.278335                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25852.278335                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          973                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17264                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17264                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    432569000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    432569000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001550                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25056.128360                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25056.128360                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994060                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10885509                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17232                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           631.703169                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367287500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994060                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999814                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22296360                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22296360                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17065049                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17065049                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17065049                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17065049                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4814013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4814013                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4814013                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4814013                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 696589923530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 696589923530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 696589923530                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 696589923530                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21879062                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21879062                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21879062                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21879062                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.220028                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.220028                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.220028                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.220028                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 144700.465813                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 144700.465813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 144700.465813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 144700.465813                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9736290                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       786048                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            50871                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7123                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   191.391756                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   110.353503                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697517                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697517                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3711932                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3711932                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3711932                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3711932                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102081                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102081                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102081                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102081                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 141169579627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 141169579627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 141169579627                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 141169579627                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050371                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050371                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050371                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050371                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 128093.651580                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128093.651580                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 128093.651580                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128093.651580                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697517                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15283104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15283104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2885275                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2885275                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 325634467500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 325634467500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18168379                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18168379                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 112860.807895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112860.807895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2317909                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2317909                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567366                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567366                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  67466775500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  67466775500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031228                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031228                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118912.263865                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118912.263865                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1781945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1781945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1928738                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1928738                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 370955456030                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 370955456030                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3710683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3710683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.519780                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.519780                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 192330.661827                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 192330.661827                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1394023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1394023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534715                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534715                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  73702804127                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  73702804127                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137835.677187                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137835.677187                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          310                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          251                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6231000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6231000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.447415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.447415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24824.701195                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24824.701195                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           80                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.142602                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.142602                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9581.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9581.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1264500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1264500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.462338                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462338                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7103.932584                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7103.932584                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1116500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1116500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.449351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.449351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6453.757225                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6453.757225                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       632000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       632000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       607000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601523                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601523                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61619319000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61619319000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900988                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900988                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316427                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316427                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 102438.841075                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 102438.841075                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601523                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601523                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  61017796000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  61017796000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316427                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316427                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 101438.841075                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 101438.841075                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.809211                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20066731                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703399                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.780406                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367299000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.809211                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869038                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869038                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49265416                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49265416                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    600569937.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1086379654.865521                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3750628500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1976713271500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9609119000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    340279186                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       340279186                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    340279186                       # number of overall hits
system.cpu0.icache.overall_hits::total      340279186                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57630917                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57630917                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57630917                       # number of overall misses
system.cpu0.icache.overall_misses::total     57630917                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 877256733997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 877256733997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 877256733997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 877256733997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    397910103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    397910103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    397910103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    397910103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144834                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144834                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144834                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144834                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15221.981181                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15221.981181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15221.981181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15221.981181                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2830                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.393443                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53583052                       # number of writebacks
system.cpu0.icache.writebacks::total         53583052                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4047832                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4047832                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4047832                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4047832                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53583085                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53583085                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53583085                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53583085                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 754168953497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 754168953497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 754168953497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 754168953497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134661                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134661                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134661                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134661                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14074.757986                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14074.757986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14074.757986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14074.757986                       # average overall mshr miss latency
system.cpu0.icache.replacements              53583052                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    340279186                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      340279186                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57630917                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57630917                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 877256733997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 877256733997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    397910103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    397910103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144834                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144834                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15221.981181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15221.981181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4047832                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4047832                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53583085                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53583085                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 754168953497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 754168953497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134661                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134661                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14074.757986                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14074.757986                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393860839                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53583052                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.350474                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        849403290                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849403290                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    918779709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       918779709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    918779709                       # number of overall hits
system.cpu0.dcache.overall_hits::total      918779709                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56690429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56690429                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56690429                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56690429                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1998666878202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1998666878202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1998666878202                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1998666878202                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    975470138                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    975470138                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    975470138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    975470138                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058116                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35255.807964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35255.807964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35255.807964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35255.807964                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24709215                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2199871                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           289045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18154                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    85.485703                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   121.178308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42670225                       # number of writebacks
system.cpu0.dcache.writebacks::total         42670225                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14695733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14695733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14695733                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14695733                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     41994696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     41994696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     41994696                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     41994696                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 846868357066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 846868357066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 846868357066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 846868357066                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043051                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043051                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20166.078999                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20166.078999                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20166.078999                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20166.078999                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42670225                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    672424670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      672424670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43510076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43510076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1261526575000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1261526575000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715934746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715934746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28993.895000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28993.895000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8651394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8651394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34858682                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34858682                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 629735011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 629735011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048690                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048690                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18065.370673                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18065.370673                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246355039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246355039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13180353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13180353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 737140303202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 737140303202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259535392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259535392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050784                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050784                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55927.204924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55927.204924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6044339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6044339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7136014                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7136014                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 217133345566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 217133345566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30427.819447                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30427.819447                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2910                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2910                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.472479                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.472479                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6424.226804                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6424.226804                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2880                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2880                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004871                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004871                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2859500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2859500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9928.819444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9928.819444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9111.307420                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9111.307420                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210122                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210122                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691126                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691126                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  70831585500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  70831585500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102487.224471                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102487.224471                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691126                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691126                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70140459500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70140459500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101487.224471                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101487.224471                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951740                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          962685082                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42685509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.552972                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951740                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1997452747                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1997452747                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            52369478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39694127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               89305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              253889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               56153                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              230778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              200236                       # number of demand (read+write) hits
system.l2.demand_hits::total                 92909075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           52369478                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39694127                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              89305                       # number of overall hits
system.l2.overall_hits::.cpu1.data             253889                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              56153                       # number of overall hits
system.l2.overall_hits::.cpu2.data             230778                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15109                       # number of overall hits
system.l2.overall_hits::.cpu3.data             200236                       # number of overall hits
system.l2.overall_hits::total                92909075                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1213605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2974399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1833028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1734949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2155                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1497371                       # number of demand (read+write) misses
system.l2.demand_misses::total                9268543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1213605                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2974399                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6771                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1833028                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6265                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1734949                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2155                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1497371                       # number of overall misses
system.l2.overall_misses::total               9268543                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  95251680963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 361392897302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    693423946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 234130696259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    727963364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 221190756863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    222500472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 196075700068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1109685619237                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  95251680963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 361392897302                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    693423946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 234130696259                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    727963364                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 221190756863                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    222500472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 196075700068                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1109685619237                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53583083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42668526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           96076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2086917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1965727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102177618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53583083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42668526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          96076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2086917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1965727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102177618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.022649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.878343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.100372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.882599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.124826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.882048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.022649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.878343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.100372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.882599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.124826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.882048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78486.559435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121501.149409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102410.861911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127728.925177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 116195.269593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127491.215513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103248.478886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130946.639188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119726.004318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78486.559435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121501.149409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102410.861911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127728.925177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 116195.269593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127491.215513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103248.478886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130946.639188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119726.004318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1861618                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     63124                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.491445                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8469864                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5625094                       # number of writebacks
system.l2.writebacks::total                   5625094                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         132577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6913                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              147643                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        132577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6913                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             147643                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1213495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2841822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1826115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1730962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1494450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9120900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1213495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2841822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1826115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1730962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1494450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8804595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17925495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  83108307966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 322717970712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    598783450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 215220253962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    641106871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 203487485973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    181775972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 180819072613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1006774757519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  83108307966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 322717970712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    598783450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 215220253962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    641106871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 203487485973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    181775972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 180819072613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 857207936225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1863982693744                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.022647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.065979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.093835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.880571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.107739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.880327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089265                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.022647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.065979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.093835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.880571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.107739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.880327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68486.732921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113560.233791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94460.238208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117856.900558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 109459.940413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117557.454163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97729.017204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120993.725192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110381.076157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68486.732921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113560.233791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94460.238208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117856.900558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 109459.940413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117557.454163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97729.017204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120993.725192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97359.155785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103985.005365                       # average overall mshr miss latency
system.l2.replacements                       27042149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12430546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12430546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12430546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12430546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89228949                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89228949                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     89228950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89228950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8804595                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8804595                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 857207936225                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 857207936225                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97359.155785                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97359.155785                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                150                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        77500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       559500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.519231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.509434                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.657895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6342.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2870.370370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       405500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       544000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       593500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3067500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.915663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.519231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.490566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.653509                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20059.210526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20275                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20148.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22826.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20587.248322                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        55500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       164500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.684211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.718750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.674699                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2921.052632                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4739.130435                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1468.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           52                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1038000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       517500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       358500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2315500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.684211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.662651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22305.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 23522.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21050                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6119173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           115781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           114459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           102310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6451723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1736140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1291617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1233936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1028548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5290241                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 208981861643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160498441224                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 153134398064                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 131155747560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  653770448491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7855313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11741964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.221015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.915115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.909529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120371.549324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 124261.635782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124102.382996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 127515.436868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123580.466087                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64610                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4723                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3116                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2385                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74834                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1671530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1286894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1230820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1026163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5215407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 186633571062                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147175238338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 140512447632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 120623907089                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 594945164121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.212790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.914378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.912804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.907420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.444168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111654.335287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114364.693858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114161.654533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 117548.486049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114074.541857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      52369478                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         89305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         56153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52530045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1213605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1228796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  95251680963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    693423946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    727963364                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    222500472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  96895568745                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53583083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        96076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53758841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.022649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.100372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.124826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78486.559435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102410.861911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 116195.269593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103248.478886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78854.072397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1213495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1227551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  83108307966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    598783450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    641106871                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    181775972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  84529974259                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.022647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.065979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.093835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.107739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68486.732921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94460.238208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 109459.940413                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97729.017204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68860.661805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33574954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       138108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       116319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        97926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33927307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1238259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       541411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       501013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       468823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2749506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 152411035659                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73632255035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  68056358799                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  64919952508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 359019602001                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34813213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36676813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.796756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.811578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123084.940759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 136000.663147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 135837.510801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 138474.333614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130576.038751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        67967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        71564                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1170292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       539221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       500142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       468287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2677942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136084399650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68045015624                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62975038341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  60195165524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 327299619139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.793533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.810167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116282.431778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 126191.330872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 125914.317016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 128543.319639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122220.578018                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          130                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               153                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1344                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1859                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23954447                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1207985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1322992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1911989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28397413                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1474                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          299                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2012                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.911805                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.966555                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.931818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.984127                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.923956                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17823.249256                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4179.878893                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8067.024390                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 30838.532258                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15275.639053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          269                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          319                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1075                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          268                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1540                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     21531434                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5523459                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3114207                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1040981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31210081                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.729308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.896321                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.846591                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.761905                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.765408                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20029.240930                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20609.921642                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20900.718121                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21687.104167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20266.286364                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   212323175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27042617                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.851429                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.423045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.872397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.796248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.302944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.074596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.253180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.025055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.257484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.949569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.584735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.155462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1657758913                       # Number of tag accesses
system.l2.tags.data_accesses               1657758913                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      77663616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     181952384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        405696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     116880768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        374848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     110789696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      95649344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    552451392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1136286784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     77663616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       405696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       374848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       119040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      78563200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    360006016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       360006016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1213494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2843006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1826262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1731089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1494521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8632053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17754481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5625094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5625094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         39099200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91602645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           204245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58842798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           188715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55776291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            59930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48153988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    278127757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             572055568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     39099200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       204245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       188715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        59930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39552089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181242490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181242490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181242490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        39099200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91602645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          204245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58842798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          188715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55776291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           59930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48153988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    278127757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            753298058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5512106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1213493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2711369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1809708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1705760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1460290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8621383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011267927750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       340196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       340196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30393840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5190665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17754481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5625095                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17754481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5625095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 218422                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                112989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            747114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            745125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            959206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4514147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            841022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1174910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            913656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            838730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            834294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            800443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           867334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           782759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           776423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           884032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           758475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1098389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            358390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            427910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            380238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           360510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           363643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           311899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           319731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 883607941457                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                87680295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1212409047707                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50388.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69138.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11887589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2734561                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.61                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            28485323                       # Request fanout histogram
system.membus.respLayer1.occupancy       148718155589                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87486603317                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1104692500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1167185203.842293                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2622706500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2633465319000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5523462500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    346680110                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       346680110                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    346680110                       # number of overall hits
system.cpu0.icache.overall_hits::total      346680110                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     54749149                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      54749149                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     54749149                       # number of overall misses
system.cpu0.icache.overall_misses::total     54749149                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1554823020998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1554823020998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1554823020998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1554823020998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    401429259                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401429259                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    401429259                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401429259                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136386                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136386                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136386                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136386                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28399.035408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28399.035408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28399.035408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28399.035408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3060                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47814326                       # number of writebacks
system.cpu0.icache.writebacks::total         47814326                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      6934789                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      6934789                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      6934789                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      6934789                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47814360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47814360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47814360                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47814360                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1259654772498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1259654772498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.replacements              47814326                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    346680110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      346680110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     54749149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     54749149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1554823020998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1554823020998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    401429259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401429259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28399.035408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28399.035408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      6934789                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      6934789                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47814360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47814360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1259654772498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26344.695872                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          394493057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47814327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.250520                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        850672877                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       850672877                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    890342685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       890342685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    890342685                       # number of overall hits
system.cpu0.dcache.overall_hits::total      890342685                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57993109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57993109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57993109                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57993109                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2312393022269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2312393022269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2312393022269                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2312393022269                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948335794                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948335794                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948335794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948335794                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061153                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061153                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061153                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39873.582606                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39873.582606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39873.582606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39873.582606                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25277497                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2675772                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           351705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24409                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.871304                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   109.622352                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41247677                       # number of writebacks
system.cpu0.dcache.writebacks::total         41247677                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18203360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18203360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18203360                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18203360                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39789749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39789749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39789749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39789749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 912841980922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 912841980922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 912841980922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 912841980922                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041957                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41247677                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    637874862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      637874862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45693633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45693633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1438612194000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1438612194000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    683568495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    683568495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31483.865465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31483.865465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10666559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10666559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35027074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35027074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 675016136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 675016136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19271.268177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19271.268177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252467823                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252467823                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12299476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12299476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 873780828269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 873780828269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264767299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264767299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71042.118239                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71042.118239                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7536801                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7536801                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4762675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4762675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 237825844422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 237825844422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49935.350286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49935.350286                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5909.833091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5909.833091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       661500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       661500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4625.874126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4625.874126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336698                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336698                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130585463500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130585463500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89126.675321                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89126.675321                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129120296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129120296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88126.675321                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88126.675321                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996304                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          933943353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41254685                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.638480                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996304                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945553629                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945553629                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            37429245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36272700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               52845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              468296                       # number of demand (read+write) hits
system.l2.demand_hits::total                 74223086                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           37429245                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36272700                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              52845                       # number of overall hits
system.l2.overall_hits::.cpu1.data             468296                       # number of overall hits
system.l2.overall_hits::total                74223086                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          10385112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4973460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3165256                       # number of demand (read+write) misses
system.l2.demand_misses::total               18538425                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         10385112                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4973460                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14597                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3165256                       # number of overall misses
system.l2.overall_misses::total              18538425                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 791654333483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 521157727233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1470060964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344880201113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1659162322793                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 791654333483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 521157727233                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1470060964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344880201113                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1659162322793                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47814357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41246160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3633552                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92761511                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47814357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41246160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3633552                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92761511                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.217197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.216438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.217197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.216438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76229.734786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104787.758871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100709.800918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108958.075149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89498.558955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76229.734786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104787.758871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100709.800918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108958.075149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89498.558955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             606821                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18658                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.523368                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9860805                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5804075                       # number of writebacks
system.l2.writebacks::total                   5804075                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         151010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161295                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        151010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161295                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     10385058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4822450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3155090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18377130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     10385058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4822450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3155090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10228192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28605322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 687799472984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 461734983635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1321033964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312564755665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1463420246248                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 687799472984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 461734983635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1321033964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312564755665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 996232562766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2459652809014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.116919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.868321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.116919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.868321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.308375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95746.971692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99066.827148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79632.687272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95746.971692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99066.827148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97400.651334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85985.845886                       # average overall mshr miss latency
system.l2.replacements                       46860932                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9244930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9244930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9244930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9244930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83148027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83148027                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83148027                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83148027                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10228192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10228192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 996232562766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 996232562766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97400.651334                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97400.651334                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       267500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.864407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8464.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5245.098039                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       557000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       455000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1012000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.864407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19892.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19782.608696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19843.137255                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       161500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20075                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2985134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           249366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3234500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3234450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2220688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5455138                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 323045400674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 236864192564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  559909593238                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6219584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8689638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.520043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99876.455247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106662.526462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102638.942083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70500                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6048                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76548                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3163950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2214640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5378590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 285536715337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214189490591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 499726205928                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.508708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.896596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.618966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90246.911404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96715.263244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92910.261970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      37429245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         52845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           37482090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     10385112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         10399709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 791654333483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1470060964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 793124394447                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47814357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47881799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.217197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.216438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.217195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76229.734786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100709.800918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76264.094933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           119                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     10385058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     10399590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 687799472984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1321033964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 689120506948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.217193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66264.199545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33287566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       218930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33506496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1739010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       944568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2683578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 198112326559                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 108016008549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 306128335108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35026576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36190074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113922.476903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114354.931089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114074.692484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80510                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84628                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1658500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       940450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2598950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176198268298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  98375265074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 274573533372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106239.534699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104604.460709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105647.870629                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          106                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               112                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1209                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1294                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20100488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       367998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20468486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1406                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.919392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.934066                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920341                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16625.713813                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4329.388235                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15817.995363                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          240                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          246                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          969                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1048                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19155985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1635485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20791470                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.736882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.868132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.745377                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19768.818369                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20702.341772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19839.188931                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                   195098572                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  46861290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.163321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.386751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.721997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.986333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.618707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.274693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.568543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.202911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.176167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1528109018                       # Number of tag accesses
system.l2.tags.data_accesses               1528109018                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     664643648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     308713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        930048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     201932672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    646735168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1822954880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    664643648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       930048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     665573696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    371460800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       371460800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       10385057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4823646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3155198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10105237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28483670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5804075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5804075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        251855428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116981681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           352426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76518958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    245069313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             690777806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    251855428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       352426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        252207854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140758764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140758764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140758764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       251855428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116981681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          352426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76518958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    245069313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            831536570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5456421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  10385057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4451962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3079784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10091606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020352492250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            52451648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5134285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28483670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5804075                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28483670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5804075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 460729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                347654                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            824809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            841106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1048032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5754261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            988597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8535675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            969354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            923145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            909130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            907381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           935963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           848962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           858108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           858186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           825515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1994717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            389354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            410100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            379160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291230                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 859424311216                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               140114705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1384854454966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30668.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49418.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21954060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2921633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              17754481                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              28483670                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5625095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3597085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2747474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2053500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1318725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  838972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  749642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  745356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  733365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  689378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  627881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 618458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 841531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 590059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 454801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 363160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 291687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 203524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  56659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4569                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5804075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14422996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2945664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1333081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1084836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  997897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  886695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  781039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  732324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  674537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  606773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 605513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 996833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 553053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 398318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 361921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 311416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 233378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  89735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1377                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  25008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 122839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 238396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 366273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 369621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 361888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 355247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 353441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 355884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 355049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 343452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 322633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  20309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  26468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  29072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  29447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  29943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  30874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  30554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  29825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  27751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  32237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8425987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.063140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.301616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.190679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5602584     66.49%     66.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1556189     18.47%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       267683      3.18%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       136483      1.62%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107099      1.27%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       104801      1.24%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        91980      1.09%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       114436      1.36%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       444732      5.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8425987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       340196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.546911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.451198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    487.831794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       340191    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        340196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       340196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.202674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.188289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           311058     91.43%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2031      0.60%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19476      5.72%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4705      1.38%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1685      0.50%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              704      0.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              320      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              122      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        340196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1122307776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13979008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352773440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1136286784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            360006080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    572.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1986322354500                       # Total gap between requests
system.mem_ctrls.avgGap                      84959.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     77663552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    173527616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       405696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    115821312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       374848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    109168640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       119040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     93458560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    551768512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352773440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 39099167.572918720543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87361254.562669143081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 204244.790241667477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58309422.757322534919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 188714.582181013771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54960181.953403800726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 59929.848532812983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47051052.964506164193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 277783966.308262765408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177601300.618274420500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1213494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2843006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1826262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1731089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1494521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8632053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5625095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  33285704316                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 205510223993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    330531989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 139322260404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    393098301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 131645668023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    103383862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 118935613176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 582882563643                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47850594248974                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27429.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72286.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52142.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76288.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     67115.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76047.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55582.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79581.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67525.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8506628.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28956491340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15390721170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48567343860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14324134140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156798351840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     430060671990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     400591442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1094689157220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.113536                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1035569321442                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66327560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 884425509058                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31205105820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16585899495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76640117400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14448949560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156798351840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     706049112780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     168180124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1169907661215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.981762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 427442062195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66327560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1492552768305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13203622139.097744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   80983111306.963104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.24%     96.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 776324479000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   230240646000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1756081744500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15154853                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15154853                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15154853                       # number of overall hits
system.cpu1.icache.overall_hits::total       15154853                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       108675                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        108675                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       108675                       # number of overall misses
system.cpu1.icache.overall_misses::total       108675                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2103993500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2103993500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2103993500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2103993500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15263528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15263528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15263528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15263528                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007120                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007120                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007120                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007120                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19360.418680                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19360.418680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19360.418680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19360.418680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          658                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        96044                       # number of writebacks
system.cpu1.icache.writebacks::total            96044                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12599                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12599                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12599                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12599                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        96076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        96076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        96076                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        96076                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1872946000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1872946000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1872946000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1872946000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006294                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006294                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006294                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006294                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19494.421083                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19494.421083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19494.421083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19494.421083                       # average overall mshr miss latency
system.cpu1.icache.replacements                 96044                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15154853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15154853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       108675                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       108675                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2103993500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2103993500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15263528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15263528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007120                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007120                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19360.418680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19360.418680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12599                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12599                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        96076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        96076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1872946000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1872946000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19494.421083                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19494.421083                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994185                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14905873                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            96044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.198378                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353789500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994185                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30623132                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30623132                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     24899091                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24899091                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     24899091                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24899091                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5682332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5682332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5682332                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5682332                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 780070121815                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 780070121815                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 780070121815                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 780070121815                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30581423                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30581423                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30581423                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30581423                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185810                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185810                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185810                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185810                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 137279.926941                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137279.926941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 137279.926941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137279.926941                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11914965                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       991278                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            87564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10184                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   136.071502                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.336803                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087244                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087244                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4353628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4353628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4353628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4353628                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1328704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1328704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1328704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1328704                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164349734506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164349734506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164349734506                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164349734506                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043448                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043448                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043448                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043448                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123691.758666                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123691.758666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123691.758666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123691.758666                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087244                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21026264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21026264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3380781                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3380781                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 371452164500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 371452164500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24407045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24407045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 109871.702574                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109871.702574                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2700661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2700661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680120                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680120                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  76891884000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  76891884000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 113056.348880                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113056.348880                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3872827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3872827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2301551                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2301551                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 408617957315                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 408617957315                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6174378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6174378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.372758                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.372758                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 177540.257555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177540.257555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1652967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1652967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648584                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  87457850506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  87457850506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 134844.292345                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134844.292345                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          196                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5110500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5110500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.363636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.363636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26073.979592                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26073.979592                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8722.972973                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8722.972973                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1223500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1223500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.464865                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.464865                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7113.372093                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7113.372093                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1076500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1076500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6407.738095                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6407.738095                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       549500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       549500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775974                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775974                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78012356500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78012356500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901018                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901018                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100534.755675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100534.755675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775974                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775974                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77236382500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77236382500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408189                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408189                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99534.755675                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99534.755675                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.383465                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28128351                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104472                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.365990                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353801000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.383465                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949483                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949483                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67071201                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67071201                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1986322390500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90438254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18055640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89748793                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21417055                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16346613                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           724                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1860                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           68                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11790169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11790169                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53758843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36679412                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2012                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160749219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128026510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       288196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6279446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       187222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5910237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5099139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306591729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6858632576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5461679488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12295680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267145792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7987456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251609024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2207744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217287616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13078845376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43441105                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363262144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145642185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              134966572     92.67%     92.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9856337      6.77%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 210206      0.14%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 556648      0.38%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  52136      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    286      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  30295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 333901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8603634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.043155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.006260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.850143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4812543     55.94%     55.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1561428     18.15%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       344958      4.01%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207901      2.42%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       279375      3.25%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       210557      2.45%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       270517      3.14%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       155206      1.80%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       761149      8.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8603634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.727939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.516699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    716.149226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334685    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           292625     87.43%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4822      1.44%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23427      7.00%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8686      2.60%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3326      0.99%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1036      0.31%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              454      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              181      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               85      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1793468224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29486656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349209088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1822954880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            371460800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       679.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    690.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2638988763500                       # Total gap between requests
system.mem_ctrls.avgGap                      76965.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    664643648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    284925568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       930048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197106176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    645862784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349209088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 251855427.601407557726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107967707.175340250134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 352425.901360354037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74690039.374841496348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 244738738.007401406765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132326855.819943919778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     10385057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4823646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3155198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10105237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5804075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 261951759650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 265196608178                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    707563478                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 182332080334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 674666443326                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 63606219922270                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25223.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54978.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48690.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57787.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66764.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10958890.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26625288480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14151657465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58105048680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13760348040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     208319320560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     707907969420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     417238665600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1446108298245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.978191                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1076159574920                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88121540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1474707666580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34804701120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18499133565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        141978750060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14722018200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     208319320560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1173517157100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25146718080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1616987798685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.730077                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53118549968                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88121540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2497748691532                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25904038784.090908                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   124501739698.738998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 912945199000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   359433368500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2279555413000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23442249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23442249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23442249                       # number of overall hits
system.cpu1.icache.overall_hits::total       23442249                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71488                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71488                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71488                       # number of overall misses
system.cpu1.icache.overall_misses::total        71488                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2321145000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2321145000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2321145000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2321145000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23513737                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23513737                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23513737                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23513737                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003040                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32469.015779                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32469.015779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32469.015779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32469.015779                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67410                       # number of writebacks
system.cpu1.icache.writebacks::total            67410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4046                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4046                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67442                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67442                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2170319000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2170319000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2170319000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2170319000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23442249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23442249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71488                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71488                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2321145000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2321145000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23513737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23513737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32469.015779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32469.015779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2170319000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2170319000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32180.525489                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995789                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23116879                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67410                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           342.929521                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345834500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995789                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47094916                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47094916                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36671019                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36671019                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36671019                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36671019                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9869124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9869124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9869124                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9869124                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1066898344583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1066898344583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1066898344583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1066898344583                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46540143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46540143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46540143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46540143                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212056                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212056                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212056                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212056                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108104.665073                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108104.665073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108104.665073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108104.665073                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10140864                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1412330                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99880                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14147                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.530477                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.832473                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633461                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633461                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7574531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7574531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7574531                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7574531                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2294593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2294593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2294593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2294593                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 238517872986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 238517872986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 238517872986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 238517872986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049304                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633461                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32544851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32544851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5871793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5871793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 508818049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 508818049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38416644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38416644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86654.629940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86654.629940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4708065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4708065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1163728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1163728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113033997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113033997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97130.942540                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97130.942540                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4126168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4126168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3997331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3997331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 558080295083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 558080295083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.492070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.492070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 139613.230699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139613.230699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2866466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2866466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1130865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1130865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125483875486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125483875486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110962.736919                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110962.736919                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40126.623377                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40126.623377                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6894.067797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6894.067797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       696500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       696500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5902.542373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5902.542373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120303319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120303319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354107                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354107                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89367.373340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89367.373340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118957153500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118957153500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88367.373340                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88367.373340                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.989394                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42765698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3640650                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.746721                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345846000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.989394                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104325964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104325964                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84072626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15049005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83517940                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41056857                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18819781                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8703161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8703161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47881802                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36190825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1406                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1406                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143443042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123750264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       202294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10908070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278303670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6120235648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5279605696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8630528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465088704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11873560576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65695522                       # Total snoops (count)
system.tol2bus.snoopTraffic                 372374848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        158462243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.329914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              139049827     87.75%     87.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19335549     12.20%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76541      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    326      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145642185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204423473251                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2969012576                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93910848                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2556668721                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26071589                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64041272650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80495165432                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3158632531                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         144432786                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4511                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          158462243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185540002289                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61883674500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71741027942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5462421235                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101277769                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6022                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               2125805714000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 508291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749752                       # Number of bytes of host memory used
host_op_rate                                   509897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5342.88                       # Real time elapsed on the host
host_tick_rate                               26106374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715737115                       # Number of instructions simulated
sim_ops                                    2724317878                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139483                       # Number of seconds simulated
sim_ticks                                139483323500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.104496                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20475289                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22230499                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3720919                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37571780                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             46547                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67264                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20717                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40666978                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11862                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6831                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2807846                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19650074                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5822253                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         816172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58879134                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92733799                       # Number of instructions committed
system.cpu0.commit.committedOps              93135127                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    241045034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.386381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.419268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    210313034     87.25%     87.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16276248      6.75%     94.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3353765      1.39%     95.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2439456      1.01%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       740735      0.31%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       395017      0.16%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       614750      0.26%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1089776      0.45%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5822253      2.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    241045034                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84673                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91251265                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21400343                       # Number of loads committed
system.cpu0.commit.membars                     603593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       604358      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67900057     72.90%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8126      0.01%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21406546     22.98%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3210199      3.45%    100.00% # Class of committed instruction
=======
final_tick                               2862952150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710084                       # Number of bytes of host memory used
host_op_rate                                   514608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5285.70                       # Real time elapsed on the host
host_tick_rate                               42371552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711495357                       # Number of instructions simulated
sim_ops                                    2720064713                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223963                       # Number of seconds simulated
sim_ticks                                223963368500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.618935                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40187556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42926739                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7414525                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         73406286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48893                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          64647                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15754                       # Number of indirect misses.
system.cpu0.branchPred.lookups               79084938                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10851                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9651                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5520423                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38556578                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11488267                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114418862                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181713190                       # Number of instructions committed
system.cpu0.commit.committedOps             182393745                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    411199402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.443565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.517579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    351525710     85.49%     85.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31458475      7.65%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6616207      1.61%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4513848      1.10%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1382035      0.34%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       789082      0.19%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1198820      0.29%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2226958      0.54%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11488267      2.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    411199402                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89569                       # Number of function calls committed.
system.cpu0.commit.int_insts                178834533                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42071916                       # Number of loads committed
system.cpu0.commit.membars                    1023982                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024747      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133586520     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7526      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42080939     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5688172      3.12%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93135127                       # Class of committed instruction
system.cpu0.commit.refs                      24617709                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92733799                       # Number of Instructions Simulated
system.cpu0.committedOps                     93135127                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.853176                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.853176                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            146039064                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               918080                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17657738                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166196607                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18150643                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81294846                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2811153                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2756082                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3313358                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182393745                       # Class of committed instruction
system.cpu0.commit.refs                      47770075                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181713190                       # Number of Instructions Simulated
system.cpu0.committedOps                    182393745                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.447761                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.447761                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            227145675                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1902794                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34600929                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             324410518                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32734284                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160015010                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5522602                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5737635                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6359466                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   40666978                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11827679                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    231424542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               191637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          954                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190994280                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7448468                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153700                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16459210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20521836                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.721861                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         251609064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.765054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.000395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               131714111     52.35%     52.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67297077     26.75%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38111095     15.15%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11912614      4.73%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  966658      0.38%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  887448      0.35%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  394741      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   37478      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  287842      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           251609064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3094                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12976821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3057078                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27027988                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.501624                       # Inst execution rate
system.cpu0.iew.exec_refs                    37875185                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3280608                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78270916                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35280694                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            367918                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1871312                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3459156                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151930580                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34594577                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3143669                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132722541                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                606163                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8459117                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2811153                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9587460                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       737979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           50906                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          304                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13880351                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       241790                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           347                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       960828                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2096250                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100126424                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126054962                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794596                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79560019                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.476424                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126376542                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170332595                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95744793                       # number of integer regfile writes
system.cpu0.ipc                              0.350487                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.350487                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           607372      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96270818     70.86%     71.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8547      0.01%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2264      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1543      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35696443     26.27%     97.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3277086      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            683      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             135866210                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3704                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7384                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3625                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3765                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1767826                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013012                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1070616     60.56%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     60.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     59      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                652053     36.88%     97.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45053      2.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137022960                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         525627859                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126051337                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210722613                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150784223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                135866210                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1146357                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58795455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           525933                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        330185                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29724197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    251609064                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.539989                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.137871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          182836749     72.67%     72.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35795825     14.23%     86.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15954212      6.34%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7822653      3.11%     96.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5273068      2.10%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1275575      0.51%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1479646      0.59%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1024709      0.41%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             146627      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      251609064                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.513505                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   79084938                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21811949                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    396351209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               262569                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          422                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     369450166                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14833408                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177803                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28008601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40236449                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.830616                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         431777037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.864854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.028494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               200047899     46.33%     46.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               129708670     30.04%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73854441     17.10%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22859780      5.29%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1818028      0.42%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1687522      0.39%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1314614      0.30%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   59015      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  427068      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           431777037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3096                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13013410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6001695                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52908435                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.583044                       # Inst execution rate
system.cpu0.iew.exec_refs                    73421151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5817422                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              120364002                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69134877                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            614867                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3652935                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6121475                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          296657545                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67603729                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6084862                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259332334                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1157189                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13059173                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5522602                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15226098                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1414538                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           88341                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          300                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27062961                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       423316                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           517                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1890214                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4111481                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                197054780                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246570201                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795275                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156712703                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554351                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     247196856                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332645947                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187885759                       # number of integer regfile writes
system.cpu0.ipc                              0.408537                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.408537                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026478      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188774471     71.12%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7832      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2268      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1545      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69789843     26.29%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5812674      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265417196                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3664                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7306                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3627                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3673                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3406657                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2115122     62.09%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1242638     36.48%     98.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48823      1.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               18      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267793711                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         967010887                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246566574                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        410918180                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 294720854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265417196                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1936691                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114263802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1000107                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        561479                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57634995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    431777037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.196539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          297749266     68.96%     68.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69428789     16.08%     85.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31394660      7.27%     92.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15119088      3.50%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10374844      2.40%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2535091      0.59%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2845135      0.66%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2045130      0.47%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             285034      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      431777037                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.596724                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           646564                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           46812                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35280694                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3459156                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6957                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       264585885                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14380783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              102218078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69917572                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2193287                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22315595                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15606765                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               770617                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206019718                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159954798                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122486857                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79204602                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1819052                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2811153                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21314684                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52569289                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3190                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206016528                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      23744952                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            359094                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11246126                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        359089                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   387201461                       # The number of ROB reads
system.cpu0.rob.rob_writes                  314622791                       # The number of ROB writes
system.cpu0.timesIdled                         124932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3006                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.786121                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19918547                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20579962                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3588120                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         36081360                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             19623                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          26603                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6980                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38968501                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2006                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6444                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2705171                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18936377                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5785246                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         533319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58035459                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89168523                       # Number of instructions committed
system.cpu1.commit.committedOps              89430634                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    222074128                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.463117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    193432001     87.10%     87.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14987285      6.75%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3005778      1.35%     95.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2141146      0.96%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       679137      0.31%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       354496      0.16%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       585914      0.26%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1103125      0.50%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5785246      2.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    222074128                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28799                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87776426                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20670530                       # Number of loads committed
system.cpu1.commit.membars                     394691                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       394691      0.44%      0.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65852261     73.64%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            235      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20676974     23.12%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2506091      2.80%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1105776                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           71120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69134877                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6121475                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5684                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       444790447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3136302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158435622                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137512372                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4068125                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41082104                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24555192                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1353403                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            401940197                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             312238727                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239836530                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155615332                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2292944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5522602                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34291879                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102324162                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3102                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       401937095                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      36829498                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            597910                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21104011                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        597918                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   696503241                       # The number of ROB reads
system.cpu0.rob.rob_writes                  614261504                       # The number of ROB writes
system.cpu0.timesIdled                         125788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1731                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.390689                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37735427                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39148415                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6768902                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67974847                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28158                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33950                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5792                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73562362                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1755                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8938                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5176650                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36968668                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11377109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113617575                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174771004                       # Number of instructions committed
system.cpu1.commit.committedOps             175050898                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    371458492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.471253                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.575799                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    315806500     85.02%     85.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29108558      7.84%     92.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5486676      1.48%     94.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4278399      1.15%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1332190      0.36%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       760723      0.20%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1173815      0.32%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2134522      0.57%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11377109      3.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    371458492                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37964                       # Number of function calls committed.
system.cpu1.commit.int_insts                172107421                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40468940                       # Number of loads committed
system.cpu1.commit.membars                     423063                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       423063      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129362426     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40477878     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4786832      2.73%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89430634                       # Class of committed instruction
system.cpu1.commit.refs                      23183065                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89168523                       # Number of Instructions Simulated
system.cpu1.committedOps                     89430634                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.635660                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.635660                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            131884693                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               887368                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17282997                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161409816                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15319248                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79377881                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2706962                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2763261                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3177697                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        175050898                       # Class of committed instruction
system.cpu1.commit.refs                      45264710                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174771004                       # Number of Instructions Simulated
system.cpu1.committedOps                    175050898                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.256809                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.256809                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194881026                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1600361                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33694735                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             315444894                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28967725                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156566744                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5177677                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5086731                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6073219                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   38968501                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10580379                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    216027126                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               133057                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     183098851                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7179822                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165811                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12849388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19938170                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.779085                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         232466481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.793841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.995499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               117053993     50.35%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64763477     27.86%     78.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36942507     15.89%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11350985      4.88%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  887496      0.38%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  806283      0.35%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  502727      0.22%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   29962      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  129051      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           232466481                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2551470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2948644                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26235278                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.546891                       # Inst execution rate
system.cpu1.iew.exec_refs                    36228965                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2570441                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               77655576                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34377414                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            227152                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1834846                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2677974                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147384692                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33658524                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3067851                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128529279                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                608780                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7361769                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2706962                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8488202                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       706927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           41108                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13706884                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       165439                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       937178                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2011466                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98108588                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122008527                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795085                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78004629                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.519146                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122326605                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164601964                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93305376                       # number of integer regfile writes
system.cpu1.ipc                              0.379412                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.379412                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           396373      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93876193     71.34%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 290      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34758212     26.41%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2565680      1.95%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   73562362                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20180451                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    360877861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               237156                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     353000307                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13539858                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.186505                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24018521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37763585                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.894975                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         391666391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.902986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.980430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167265655     42.71%     42.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127114578     32.45%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71510107     18.26%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22131237      5.65%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1720219      0.44%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1592648      0.41%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153096      0.04%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52586      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  126265      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           391666391                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2758338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5651924                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51338482                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.638499                       # Inst execution rate
system.cpu1.iew.exec_refs                    70572540                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4917133                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              119677790                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67239298                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            189119                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3552889                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4998475                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288519509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65655407                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6096264                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251839711                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1145543                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10889866                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5177677                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13039230                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1349736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82513                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26770358                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       202705                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           182                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1844393                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3807531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                193085562                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239365612                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153450811                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.606873                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239990870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322716133                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183526164                       # number of integer regfile writes
system.cpu1.ipc                              0.443104                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.443104                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423943      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184786272     71.64%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 321      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67813610     26.29%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4911447      1.90%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             131597130                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             257935975                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1722203                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013087                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1086148     63.07%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                633697     36.80%     99.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2358      0.14%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3302687                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012804                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2106473     63.78%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1193240     36.13%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2974      0.09%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             132922960                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         497905277                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122008527                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205338884                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146659799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131597130                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             724893                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57954058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           522333                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        191574                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29326290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    232466481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.566091                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.164900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          166436340     71.60%     71.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33869817     14.57%     86.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15642235      6.73%     92.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7479296      3.22%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5174059      2.23%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1215402      0.52%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1457757      0.63%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1047433      0.45%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             144142      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      232466481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.559945                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             260814719                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         911829595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239365612                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401988300                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287849445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257935975                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             670064                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113468611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           988567                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98591                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56904738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    391666391                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.658560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.233682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262948721     67.14%     67.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65208239     16.65%     83.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30932853      7.90%     91.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14783051      3.77%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10194543      2.60%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2457481      0.63%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2824638      0.72%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2035448      0.52%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             281417      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      391666391                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.653955                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           506640                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           30182                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34377414                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2677974                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1682                       # number of misc regfile reads
system.cpu1.numCycles                       235017951                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43860584                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100592147                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67740491                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2184390                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19435879                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              15248712                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               789599                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199677702                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155283134                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119666550                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77208154                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                287904                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2706962                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19335562                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51926059                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199677702                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      13187777                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            217563                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10768976                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        217562                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   363745186                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305354019                       # The number of ROB writes
system.cpu1.timesIdled                          26105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.446884                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19340238                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20262828                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3423148                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34920521                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19492                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25632                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6140                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37797570                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2031                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6499                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2622381                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18485357                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5710435                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         340963                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58332735                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87399182                       # Number of instructions committed
system.cpu2.commit.committedOps              87565174                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    213101294                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.410909                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.481472                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    185329009     86.97%     86.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14510867      6.81%     93.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2740492      1.29%     95.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2126416      1.00%     96.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       670395      0.31%     96.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       339882      0.16%     96.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       586981      0.28%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1086817      0.51%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5710435      2.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    213101294                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28608                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86054835                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20286515                       # Number of loads committed
system.cpu2.commit.membars                     250429                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250429      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64619946     73.80%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            223      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20293014     23.17%     97.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2401180      2.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87565174                       # Class of committed instruction
system.cpu2.commit.refs                      22694194                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87399182                       # Number of Instructions Simulated
system.cpu2.committedOps                     87565174                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.586180                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.586180                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            124312472                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               804990                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17054246                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159660374                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14909775                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78483246                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2624188                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2547041                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3148684                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           769006                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           62059                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67239298                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4998475                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu1.numCycles                       394424729                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    53414223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155707370                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133033747                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4035720                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36823573                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23624886                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1357147                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            391158788                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             304059438                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          235021000                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152385693                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                328269                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5177677                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31173303                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101987253                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       391158788                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10398775                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20315876                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172677                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   648745345                       # The number of ROB reads
system.cpu1.rob.rob_writes                  597603659                       # The number of ROB writes
system.cpu1.timesIdled                          25154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   37797570                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10336044                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    207517281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               125788                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180302053                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6849910                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167224                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12536072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19359730                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.797691                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         223478365                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.809620                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.975824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               109113462     48.83%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64498390     28.86%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36697284     16.42%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11221575      5.02%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  859296      0.38%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  799781      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  171601      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   26590      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   90386      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           223478365                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2551642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2869357                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25830870                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.561624                       # Inst execution rate
system.cpu2.iew.exec_refs                    35779120                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2471190                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               77824770                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34044330                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            138878                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1787755                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2541390                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145817931                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33307930                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3076824                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            126943912                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                606633                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6981567                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2624188                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8116090                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       703005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           41982                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13757815                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       133711                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           136                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       942649                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1926708                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97289155                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120434719                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793463                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77195371                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.532826                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120754682                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               162514993                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92334528                       # number of integer regfile writes
system.cpu2.ipc                              0.386671                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.386671                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252127      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92882256     71.44%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 258      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34419249     26.47%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2466464      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130020736                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1700258                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013077                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1072300     63.07%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                627454     36.90%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  504      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131468867                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         485747703                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120434719                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        204070821                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145370921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130020736                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             447010                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58252757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           527608                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        106047                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29425103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    223478365                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.581805                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.180355                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158693046     71.01%     71.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32816343     14.68%     85.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15480780      6.93%     92.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7500563      3.36%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5151448      2.31%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1204252      0.54%     98.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1454002      0.65%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1033368      0.46%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             144563      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      223478365                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.575237                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           383095                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           31165                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34044330                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2541390                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1698                       # number of misc regfile reads
system.cpu2.numCycles                       226030007                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    52847475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100186828                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66526927                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2192682                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18899689                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              14958071                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               778719                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197622505                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153706861                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118728213                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76397744                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                116898                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2624188                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             18846745                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52201286                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197622505                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6523171                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            127782                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10601597                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        127787                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   353279214                       # The number of ROB reads
system.cpu2.rob.rob_writes                  302202894                       # The number of ROB writes
system.cpu2.timesIdled                          26269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.625756                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19245855                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20338918                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3473362                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34710541                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20697                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27589                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6892                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37591307                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2204                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6390                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2647669                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18607031                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5773001                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         291534                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58578433                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87969783                       # Number of instructions committed
system.cpu3.commit.committedOps              88110983                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    213344443                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.412999                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.483418                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    185354114     86.88%     86.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14568380      6.83%     93.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2819810      1.32%     95.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2184994      1.02%     96.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       680653      0.32%     96.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       357044      0.17%     96.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       588968      0.28%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1017479      0.48%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5773001      2.71%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    213344443                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28893                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86632563                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20307364                       # Number of loads committed
system.cpu3.commit.membars                     213288                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       213288      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        65129260     73.92%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            241      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20313754     23.05%     97.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2454058      2.79%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         88110983                       # Class of committed instruction
system.cpu3.commit.refs                      22767812                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87969783                       # Number of Instructions Simulated
system.cpu3.committedOps                     88110983                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.571953                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.571953                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            123593859                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               829943                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17121285                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160451932                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15100160                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79284638                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2649482                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2648531                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3124840                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   37591307                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10364951                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    207629940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               124260                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180419791                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6950350                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.166146                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12647815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19266552                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.797421                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         223752979                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.807722                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.967168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109034308     48.73%     48.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65016606     29.06%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36531172     16.33%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11310259      5.05%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  896069      0.40%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  810008      0.36%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   61430      0.03%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   27390      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   65737      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           223752979                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2501209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2892091                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                26006655                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.564624                       # Inst execution rate
system.cpu3.iew.exec_refs                    35900280                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2521408                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77618262                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34127060                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             98405                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1818535                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2562474                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146608689                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33378872                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3107276                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127748538                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                604411                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7006153                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2649482                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8128306                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       702833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           42094                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13819696                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       102026                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       939057                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1953034                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97624773                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121194167                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794746                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77586917                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.535655                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121513211                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163603573                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92890494                       # number of integer regfile writes
system.cpu3.ipc                              0.388810                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.388810                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           215000      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93646211     71.56%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 245      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34477167     26.35%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2516809      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130855814                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1706332                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013040                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1078931     63.23%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                625161     36.64%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2240      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132347146                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         487695527                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121194167                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205106516                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146268885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130855814                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             339804                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58497706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           524588                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         48270                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29494876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    223752979                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.584823                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.181223                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          158445075     70.81%     70.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33054443     14.77%     85.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15774334      7.05%     92.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7495587      3.35%     95.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5124424      2.29%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1215281      0.54%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1459656      0.65%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1039527      0.46%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             144652      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      223752979                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.578358                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           395542                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           33451                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34127060                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2562474                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1712                       # number of misc regfile reads
system.cpu3.numCycles                       226254188                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    52624734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100193642                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66923323                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2187572                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19104148                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              15159050                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               791108                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            198843656                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154586742                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119480657                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77173029                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                242768                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2649482                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             19141996                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52557334                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       198843656                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5490682                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             87625                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10598836                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         87656                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   354249847                       # The number of ROB reads
system.cpu3.rob.rob_writes                  303817149                       # The number of ROB writes
system.cpu3.timesIdled                          25551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2430550                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               662874                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3754247                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              17117                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                666296                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9632725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18434558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2912352                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       788384                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10408429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7382987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22461712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8171371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9296340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       869660                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7932992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42111                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11406                       # Transaction distribution
system.membus.trans_dist::ReadExReq            280294                       # Transaction distribution
system.membus.trans_dist::ReadExResp           279779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9296340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28010677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28010677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    668530112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               668530112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            48926                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9631902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9631902    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4272225                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1370714                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6928685                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16545                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1348965                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10841485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21231957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1304772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       340807                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11244445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7516250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22486772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7857057                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10454245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       837241                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9553615                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           105897                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4097                       # Transaction distribution
system.membus.trans_dist::ReadExReq            275109                       # Transaction distribution
system.membus.trans_dist::ReadExResp           274748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10454245                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31960950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31960950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    740239040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               740239040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           105015                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10841100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10841100    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             9631902                       # Request fanout histogram
system.membus.respLayer1.occupancy        49955380879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23936945446                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1928                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          965                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    27428810.362694                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   156573996.244761                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          965    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         1000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2358792000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            965                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   113014521500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  26468802000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10309052                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10309052                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10309052                       # number of overall hits
system.cpu2.icache.overall_hits::total       10309052                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26992                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26992                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26992                       # number of overall misses
system.cpu2.icache.overall_misses::total        26992                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1943664999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1943664999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1943664999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1943664999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10336044                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10336044                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10336044                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10336044                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002611                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002611                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002611                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002611                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72008.928534                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72008.928534                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72008.928534                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72008.928534                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2822                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          363                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.033333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   181.500000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25295                       # number of writebacks
system.cpu2.icache.writebacks::total            25295                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1697                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1697                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1697                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1697                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25295                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25295                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1797702499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1797702499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1797702499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1797702499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002447                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002447                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002447                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002447                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71069.480095                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71069.480095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71069.480095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71069.480095                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25295                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10309052                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10309052                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26992                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26992                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1943664999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1943664999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10336044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10336044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002611                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002611                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72008.928534                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72008.928534                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1697                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1697                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1797702499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1797702499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002447                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71069.480095                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71069.480095                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10385182                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25327                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           410.043906                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20697383                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20697383                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21570827                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21570827                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21570827                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21570827                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10488007                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10488007                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10488007                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10488007                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 868829032743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 868829032743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 868829032743                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 868829032743                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32058834                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32058834                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32058834                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32058834                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.327149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.327149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.327149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.327149                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82840.241501                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82840.241501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82840.241501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82840.241501                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     34462651                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        47703                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           744287                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            742                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.302906                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.289757                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2677942                       # number of writebacks
system.cpu2.dcache.writebacks::total          2677942                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7780489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7780489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7780489                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7780489                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2707518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2707518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2707518                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2707518                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 224813295185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 224813295185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 224813295185                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 224813295185                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084455                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084455                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084455                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084455                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83032.982675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83032.982675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83032.982675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83032.982675                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2677929                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19778515                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19778515                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9961476                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9961476                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 811535552000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 811535552000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29739991                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29739991                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.334952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.334952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81467.400213                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81467.400213                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7337176                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7337176                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2624300                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2624300                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 216878878000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 216878878000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82642.562969                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82642.562969                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1792312                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1792312                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       526531                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       526531                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  57293480743                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  57293480743                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2318843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2318843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.227066                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.227066                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 108813.119727                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 108813.119727                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       443313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       443313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83218                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83218                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7934417185                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7934417185                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035888                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035888                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95344.963650                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95344.963650                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1527                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1527                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     52745500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52745500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34541.912246                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34541.912246                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          582                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          582                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          945                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          945                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17516.402116                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17516.402116                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79145                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79145                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3010                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3010                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23334500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23334500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82155                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82155                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.036638                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.036638                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7752.325581                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7752.325581                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2930                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2930                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20574500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20574500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.035664                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.035664                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7022.013652                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7022.013652                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4862000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4862000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4692000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4692000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1249                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1249                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    155095000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    155095000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6499                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6499                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.807817                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.807817                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 29541.904762                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 29541.904762                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    149845000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    149845000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.807509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.807509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 28552.782012                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 28552.782012                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.610816                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24452974                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2701916                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.050235                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.610816                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.956588                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.956588                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67163950                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67163950                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1734                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          868                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    30364819.700461                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   168780207.873516                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          868    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2404231000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            868                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   113126660000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26356663500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10337458                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10337458                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10337458                       # number of overall hits
system.cpu3.icache.overall_hits::total       10337458                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27493                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27493                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27493                       # number of overall misses
system.cpu3.icache.overall_misses::total        27493                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1955008000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1955008000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1955008000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1955008000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10364951                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10364951                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10364951                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10364951                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002652                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002652                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002652                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002652                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71109.300549                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71109.300549                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71109.300549                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71109.300549                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2977                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.016129                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25617                       # number of writebacks
system.cpu3.icache.writebacks::total            25617                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1876                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1876                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1876                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1876                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25617                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25617                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25617                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25617                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1805686000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1805686000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1805686000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1805686000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002472                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002472                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70487.801070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70487.801070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70487.801070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70487.801070                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25617                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10337458                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10337458                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1955008000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1955008000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10364951                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10364951                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002652                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002652                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71109.300549                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71109.300549                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1876                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1876                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25617                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25617                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1805686000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1805686000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70487.801070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70487.801070                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10616141                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25649                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           413.900776                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20755519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20755519                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21618410                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21618410                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21618410                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21618410                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10596321                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10596321                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10596321                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10596321                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 877694601380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 877694601380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 877694601380                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 877694601380                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32214731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32214731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32214731                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32214731                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.328928                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.328928                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.328928                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.328928                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82830.125794                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82830.125794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82830.125794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82830.125794                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     34559896                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        55508                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           745021                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            782                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.387815                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.982097                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2686507                       # number of writebacks
system.cpu3.dcache.writebacks::total          2686507                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7878554                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7878554                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7878554                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7878554                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2717767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2717767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2717767                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2717767                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 225724326571                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 225724326571                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 225724326571                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 225724326571                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084364                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084364                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084364                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084364                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83055.069316                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83055.069316                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83055.069316                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83055.069316                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2686492                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19819440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19819440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10011377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10011377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 814863079500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 814863079500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29830817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29830817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.335605                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.335605                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81393.706330                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81393.706330                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7384761                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7384761                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2626616                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2626616                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 216846649500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 216846649500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088050                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088050                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 82557.423506                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82557.423506                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1798970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1798970                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       584944                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       584944                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  62831521880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  62831521880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2383914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2383914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.245371                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.245371                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 107414.593329                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 107414.593329                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       493793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       493793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        91151                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        91151                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8877677071                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8877677071                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.038236                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038236                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 97395.278944                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 97395.278944                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69846                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69846                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1411                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1411                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45364500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45364500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019802                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019802                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32150.602410                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32150.602410                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          592                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          592                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          819                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          819                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.011494                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18131.257631                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18131.257631                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66814                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66814                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26728500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26728500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        70004                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70004                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045569                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045569                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8378.840125                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8378.840125                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23767500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23767500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044440                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044440                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7639.826422                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7639.826422                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4419000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4419000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1303                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1303                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5087                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5087                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    141967500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    141967500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6390                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6390                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.796088                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.796088                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 27907.902497                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 27907.902497                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5087                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5087                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    136880500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    136880500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.796088                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.796088                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 26907.902497                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 26907.902497                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.512144                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24487961                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2711089                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.032518                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.512144                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.953505                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.953505                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67435828                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67435828                       # Number of data accesses
system.cpu0.numPwrStateTransitions                542                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          271                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    26533309.963100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   181047162.215258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          271    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2221781500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            271                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   132292796500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7190527000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11696743                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11696743                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11696743                       # number of overall hits
system.cpu0.icache.overall_hits::total       11696743                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130936                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130936                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130936                       # number of overall misses
system.cpu0.icache.overall_misses::total       130936                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9939522989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9939522989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9939522989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9939522989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11827679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11827679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11827679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11827679                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011070                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75911.307730                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75911.307730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75911.307730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75911.307730                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        34023                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              421                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.814727                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120895                       # number of writebacks
system.cpu0.icache.writebacks::total           120895                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10041                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10041                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10041                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10041                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120895                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120895                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9185426490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9185426490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9185426490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9185426490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010221                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010221                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010221                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010221                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75978.547417                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75978.547417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75978.547417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75978.547417                       # average overall mshr miss latency
system.cpu0.icache.replacements                120895                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11696743                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11696743                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130936                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130936                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9939522989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9939522989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11827679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11827679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75911.307730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75911.307730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10041                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10041                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9185426490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9185426490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75978.547417                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75978.547417                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11819069                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120927                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.737222                       # Average number of references to valid blocks.
=======
system.membus.snoop_fanout::total            10841100                       # Request fanout histogram
system.membus.respLayer1.occupancy        55884249006                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26814569774                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                308                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10183298.701299                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16983641.723760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    120530000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   222395140500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1568228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21683084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21683084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21683084                       # number of overall hits
system.cpu0.icache.overall_hits::total       21683084                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128864                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128864                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128864                       # number of overall misses
system.cpu0.icache.overall_misses::total       128864                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9860115495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9860115495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9860115495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9860115495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21811948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21811948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21811948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21811948                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005908                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005908                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005908                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005908                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76515.671522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76515.671522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76515.671522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76515.671522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31844                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              358                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.949721                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118739                       # number of writebacks
system.cpu0.icache.writebacks::total           118739                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10125                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10125                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118739                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118739                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118739                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118739                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9095767995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9095767995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9095767995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9095767995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005444                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005444                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.replacements                118739                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21683084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21683084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9860115495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9860115495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21811948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21811948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005908                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005908                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76515.671522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76515.671522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118739                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118739                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9095767995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9095767995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76603.036871                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21803235                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118771                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.573726                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses         23776253                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23776253                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22775057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22775057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22775057                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22775057                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10996273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10996273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10996273                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10996273                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 916794146650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 916794146650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 916794146650                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 916794146650                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33771330                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33771330                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33771330                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33771330                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.325610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.325610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.325610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.325610                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83373.170769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83373.170769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83373.170769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83373.170769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     37023938                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        56780                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           792826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            851                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.698693                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.721504                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2875712                       # number of writebacks
system.cpu0.dcache.writebacks::total          2875712                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8094784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8094784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8094784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8094784                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2901489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2901489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2901489                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2901489                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 242834990755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 242834990755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 242834990755                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 242834990755                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085916                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085916                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085916                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085916                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83693.231563                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83693.231563                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83693.231563                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83693.231563                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2875704                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20621526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20621526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10141245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10141245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 834659988500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 834659988500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30762771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30762771                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82303.503022                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82303.503022                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7394225                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7394225                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2747020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2747020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 228872849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 228872849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089297                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089297                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83316.775815                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83316.775815                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2153531                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2153531                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       855028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       855028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82134158150                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82134158150                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3008559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3008559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.284199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.284199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 96060.197034                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96060.197034                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       700559                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       700559                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154469                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154469                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13962141255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13962141255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90387.982411                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90387.982411                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       200481                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       200481                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68390000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68390000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       203158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       203158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25547.254389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25547.254389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2270                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2270                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10206.388206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10206.388206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       198037                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       198037                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3870                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3870                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     43952500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     43952500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       201907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       201907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11357.235142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11357.235142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3763                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3763                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     40218500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     40218500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018637                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018637                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10687.882009                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10687.882009                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       614500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       614500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       585500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       585500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2268                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2268                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4563                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4563                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    147714500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    147714500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.667984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.667984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32372.233180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32372.233180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4561                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4561                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    143151500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    143151500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.667691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.667691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31385.989914                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31385.989914                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.685624                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26088315                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2894685                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.012488                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.685624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71261105                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71261105                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              741347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              712903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7287                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              710796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              715483                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2917738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15213                       # number of overall hits
system.l2.overall_hits::.cpu0.data             741347                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7435                       # number of overall hits
system.l2.overall_hits::.cpu1.data             712903                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7287                       # number of overall hits
system.l2.overall_hits::.cpu2.data             710796                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7274                       # number of overall hits
system.l2.overall_hits::.cpu3.data             715483                       # number of overall hits
system.l2.overall_hits::total                 2917738                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2127007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2003477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1968430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1971370                       # number of demand (read+write) misses
system.l2.demand_misses::total                8230694                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105681                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2127007                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18378                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2003477                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18008                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1968430                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18343                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1971370                       # number of overall misses
system.l2.overall_misses::total               8230694                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8819178426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 227502817163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1685508944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 214628203290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1663611920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 210281664771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1671597433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 211087707750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     877340289697                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8819178426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 227502817163                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1685508944                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 214628203290                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1663611920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 210281664771                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1671597433                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 211087707750                       # number of overall miss cycles
system.l2.overall_miss_latency::total    877340289697                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2868354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2716380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2679226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2686853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11148432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2868354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2716380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2679226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2686853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11148432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.874162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.741543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.711967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.737554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.711919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.734701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.716048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.733710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.874162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.741543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.711967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.737554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.711919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.734701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.716048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.733710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83450.936554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106959.129501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91713.404288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107127.859861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92381.825855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106827.098129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91129.991441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107076.656209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106593.719764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83450.936554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106959.129501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91713.404288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107127.859861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92381.825855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106827.098129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91129.991441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107076.656209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106593.719764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             248087                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10840                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.886255                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1433809                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              869656                       # number of writebacks
system.l2.writebacks::total                    869656                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          45532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27613                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          24350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          26865                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              140587                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         45532                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27613                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         24350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         26865                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             140587                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2081475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1975864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1944080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1944505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8090107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2081475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1975864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1944080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1944505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1551009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9641116                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7734315435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 203644200759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1142880954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 193120961366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1063806434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 189343545334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1110185450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 189949994824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 787109890556                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7734315435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 203644200759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1142880954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 193120961366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1063806434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 189343545334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1110185450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 189949994824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 144494418667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 931604309223                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.870333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.725669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.518963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.727389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.488595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.725613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.515673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.723711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.725672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.870333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.725669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.518963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.727389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.488595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.725613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.515673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.723711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73507.531363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97836.486510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85315.090624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97740.007089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86075.445748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97394.935051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84041.290689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97685.526560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97292.890014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73507.531363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97836.486510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85315.090624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97740.007089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86075.445748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97394.935051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84041.290689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97685.526560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93161.560421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96628.264739                       # average overall mshr miss latency
system.l2.replacements                       16887198                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1245272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1245272                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1245276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1245276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7905078                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7905078                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7905082                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7905082                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1551009                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1551009                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 144494418667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 144494418667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93161.560421                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93161.560421                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1413                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1500                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1594                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5759                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           806                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           725                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2786                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3655500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       761000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       671500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5561500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2304                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.363227                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.303283                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.325843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.308160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.326039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4535.359801                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   868.807339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1049.655172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   945.774648                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1996.231156                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          805                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          708                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2780                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     16206498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     10985499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14578998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     14323995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     56094990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.362776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.303283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.324494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.307292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20132.295652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.878899                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20192.518006                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20231.631356                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20178.053957                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                519                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          936                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          513                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          369                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          461                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2279                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2888500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1346500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1748000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1231500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7214500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          471                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2798                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.839607                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.783439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.788034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.814510                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3086.004274                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2624.756335                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4737.127371                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2671.366594                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3165.642826                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          933                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          502                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          454                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2246                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18784499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10286999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7405500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9198999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45675997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.824934                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.821604                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.757962                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.776068                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.802716                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20133.439443                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20492.029880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20743.697479                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20262.112335                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20336.597061                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            12913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            14906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         113119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          64322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          58923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          63244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              299608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13218874861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8658557937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7600434924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8488907399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37966775121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       138741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.815325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.821954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.820243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.809264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116858.130473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 134612.697631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128989.272848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134224.707466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126721.499830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16601                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1617                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1621                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20233                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        58529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        61623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         279375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10991981392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7891836954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6985426937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7741934914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33611180197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.695670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.814759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.788522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.761277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113885.300068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125856.581676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119349.842591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125633.852847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120308.474978                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           160410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8819178426                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1685508944                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1663611920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1671597433                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13839896723                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         197619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.874162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.711967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.711919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.716048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83450.936554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91713.404288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92381.825855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91129.991441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86278.266461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          463                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4982                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5649                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16227                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       144183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7734315435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1142880954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1063806434                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1110185450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11051188273                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.870333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.518963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.488595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.515673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.729601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73507.531363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85315.090624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86075.445748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84041.290689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76646.957498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       715725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       698970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       697883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       700577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2813155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2013888                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1939155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1909507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1908126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7770676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 214283942302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 205969645353                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 202681229847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 202598800351                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 825533617853                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2729613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2638125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2607390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2608703                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10583831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.737793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.735050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.732344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.731446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106403.107969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106216.184551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106143.224323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106176.845948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106237.040105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28931                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25996                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        23956                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       104127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1984957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1913159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1885551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1882882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7666549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 192652219367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 185229124412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 182358118397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 182208059910                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 742447522086                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.727194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.725196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.723156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.721769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97056.117270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96818.468518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 96713.437291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96770.833175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96842.467463                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1292                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1305                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2634                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          125                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2850                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     79462499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1499493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       266997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       347499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     81576488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          133                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.670912                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.939850                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.921053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.965517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.685921                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30167.995065                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11995.944000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7628.485714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6205.339286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28623.329123                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1098                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1125                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1536                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1725                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30337972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2194979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       625997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1031492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34190440                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.391238                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.812030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.815789                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.862069                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.415162                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19751.283854                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20323.879630                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20193.451613                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20629.840000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19820.544928                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999522                       # Cycle average of tags in use
system.l2.tags.total_refs                    21652388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16889666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.978562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.353547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.786299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.731824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.607567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.732549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.618213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.713143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.642753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.835065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.562165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.043536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.011435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.011446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.011143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.041293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.231798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 179404450                       # Number of tag accesses
system.l2.tags.data_accesses                179404450                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6734016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        857344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     126461504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        790976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     124424512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        845440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     124453696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     95054400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          612871616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6734016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       857344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       790976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       845440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9227776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55658240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55658240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2082027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1975961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1944133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1944589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1485225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9576119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       869660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             869660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48278288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        955309385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6146570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        906642463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5670757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        892038624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6061226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        892247854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    681475015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4393870182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48278288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6146570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5670757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6061226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66156841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      399031501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            399031501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      399031501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48278288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       955309385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6146570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       906642463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5670757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       892038624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6061226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       892247854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    681475015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4792901683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    824689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2061303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1958723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1925876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1927687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1469709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000465044500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15095082                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             777935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9576119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     869664                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9576119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   869664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88637                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44975                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            373974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            379190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            350144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            361017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            679856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            670443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1049625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1496994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1154762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           670598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           342932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           353804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           366587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           360011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 370831708034                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47437410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            548721995534                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39086.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57836.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7105680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  745780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.43                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses         43742635                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43742635                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44135477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44135477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44135477                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44135477                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21654411                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21654411                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21654411                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21654411                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1483264807429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1483264807429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1483264807429                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1483264807429                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65789888                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65789888                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65789888                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65789888                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.329145                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329145                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.329145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329145                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68497.120860                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68497.120860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68497.120860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68497.120860                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     59168734                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86671                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1516088                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1247                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.027242                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.503609                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5606723                       # number of writebacks
system.cpu0.dcache.writebacks::total          5606723                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15907916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15907916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15907916                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15907916                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5746495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5746495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5746495                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5746495                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 400652139457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 400652139457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 400652139457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 400652139457                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087346                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5606661                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40390292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40390292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20050170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20050170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1350370411000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1350370411000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60440462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60440462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.331734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.331734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67349.574143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67349.574143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14598052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14598052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5452118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5452118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 380553843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 380553843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69799.267551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69799.267551                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3745185                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3745185                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1604241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1604241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132894396429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132894396429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5349426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5349426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82839.421526                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82839.421526                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1309864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1309864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       294377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       294377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  20098296457                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  20098296457                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68274.003937                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68274.003937                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33994.427935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33994.427935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          220                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14997.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14997.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006884                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006884                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8786.632391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8786.632391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18232000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18232000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7978.993435                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7978.993435                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       176000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       176000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    350229500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    350229500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 48744.537230                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 48744.537230                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    343044500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    343044500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 47744.537230                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 47744.537230                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938584                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50576942                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5692943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.884147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138649707                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138649707                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1592767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1546825                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3154762                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11644                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1592767                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3526                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1546825                       # number of overall hits
system.l2.overall_hits::total                 3154762                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            107094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4008018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3792609                       # number of demand (read+write) misses
system.l2.demand_misses::total                7928684                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           107094                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4008018                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20963                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3792609                       # number of overall misses
system.l2.overall_misses::total               7928684                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8777904472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 369081090457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1830631979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 345430162052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     725119788960                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8777904472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 369081090457                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1830631979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 345430162052                       # number of overall miss cycles
system.l2.overall_miss_latency::total    725119788960                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5600785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5339434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11083446                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5600785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5339434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11083446                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.901935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.715617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.856017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.710302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.715363                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.901935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.715617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.856017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.710302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.715363                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81964.484210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92085.686855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87326.812908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91079.824483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91455.251459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81964.484210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92085.686855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87326.812908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91079.824483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91455.251459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             133609                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5274                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.333523                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2754217                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              837241                       # number of writebacks
system.l2.writebacks::total                    837241                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          42651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              108766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         42651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             108766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3942468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3749958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7819918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3942468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3749958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2973422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10793340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7696826473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 325514178534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1607007481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 305567531624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 640385544112                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7696826473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 325514178534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1607007481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 305567531624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 262307062567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 902692606679                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.703913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.702314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.703913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.702314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973825                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82566.092745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81485.587738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81891.593251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82566.092745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81485.587738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88217.233399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83634.223204                       # average overall mshr miss latency
system.l2.replacements                       18172010                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1233209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8712025                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8712025                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8712026                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8712026                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2973422                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2973422                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 262307062567                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 262307062567                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88217.233399                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88217.233399                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9392                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18781                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2286                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2395                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4681                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3774500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7036000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11678                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11784                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23462                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.195753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.203242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.199514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1651.137358                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1361.795407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1503.097629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2383                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     45926489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     48500976                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     94427465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.195153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.202223                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.198704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.035542                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20352.906420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20254.711497                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              586                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1054000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       746500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1800500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          461                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            714                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.780911                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.893281                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820728                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2927.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3303.097345                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3072.525597                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          359                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          224                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          583                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4407500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11709500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.778742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.885375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.816527                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20339.832869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19676.339286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20084.905660                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67907                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         175668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         119004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              294672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18751474915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12534632925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31286107840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       215388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       147191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.815589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.808501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106743.828785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105329.509302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106172.652441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18359                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20349                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       157309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       117014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         274323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15695985932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11212756935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26908742867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.730352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99778.054224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95824.063232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98091.457395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       107094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8777904472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1830631979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10608536451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.901935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.856017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81964.484210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87326.812908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82842.300312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          335                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           565                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       127492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7696826473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1607007481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9303833954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.890139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72975.825573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1553047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1518638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3071685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3832350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3673605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7505955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 350329615542                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 332895529127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 683225144669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5385397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5192243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10577640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.711619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.707518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91413.784112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90618.215384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91024.412572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47191                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        87852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3785159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3632944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7418103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 309818192602                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 294354774689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 604172967291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.702856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.699687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.701300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81850.773667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81023.757781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81445.750658                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1287                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1338                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2837                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2966                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     97908000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1212000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     99120000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.687924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.716667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.689126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34511.103278                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9395.348837                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33418.745786                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1228                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1239                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1609                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1727                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31649475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2259499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33908974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.390155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.655556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.401255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19670.276569                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19148.296610                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19634.611465                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999667                       # Cycle average of tags in use
system.l2.tags.total_refs                    23850843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18174626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.312315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.393058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.206937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.804927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.239390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.814690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.540664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.553017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.075077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.075230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186632322                       # Number of tag accesses
system.l2.tags.data_accesses                186632322                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     252380864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1320192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     240014080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    186101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          686655552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6839360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1320192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8159552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53583424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53583424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3943451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3750220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2907829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10728993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       837241                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             837241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30537851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1126884569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5894678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1071666682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    830944173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3065927953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30537851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5894678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36432529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239250840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239250840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239250840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30537851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1126884569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5894678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1071666682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    830944173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3305178793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    804180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3914823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3726443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2881839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000995735758                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19083405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             757754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10728993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     837242                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10728993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   837242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33062                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            394670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            420805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            605709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            739752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            738188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1258585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1552258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1174315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            607282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            441375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           550022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           452774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           430473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           435020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           418977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           430393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 287211468922                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53252990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            486910181422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26966.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45716.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8698987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  724045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.04                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               9576119                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              10728993                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               869664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  668459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1059662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1350877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1386854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1222348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1076412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  808703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  553272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  372139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  256365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 194869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 207062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 111222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  56058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  34620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    397                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               837242                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2292043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2403166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1763026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1143579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  729432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  489004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  349960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  272960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  218742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 163319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 246162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 128535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  84261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  69496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  56966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  43928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    205                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  47248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
=======
system.mem_ctrls.wrQLenPdf::15                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.bytesPerActivate::samples      2460710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.206480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.210241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.600430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1044450     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       714589     29.04%     71.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       157414      6.40%     77.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89777      3.65%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60649      2.46%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43700      1.78%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33167      1.35%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26325      1.07%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       290639     11.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2460710                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.112874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.756945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.474712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         48548     95.24%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2250      4.41%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          109      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           11      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           10      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            8      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.177766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.165514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47033     92.26%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              448      0.88%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2389      4.69%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              751      1.47%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              248      0.49%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50977                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              607198848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5672768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52780416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               612871616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55658496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4353.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       378.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4393.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    399.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  139483279000                       # Total gap between requests
system.mem_ctrls.avgGap                      13353.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6734016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    131923392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       857344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    125358272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       790976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    123256064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       845440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    123371968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     94061376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52780416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48278287.547399885952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 945800463.379408955574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6146569.915936939418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 898733044.599413990974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5670756.762545881793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 883661651.494846940041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6061226.380227454007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 884492603.877480745316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 674355712.494906187057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 378399472.249454975128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2082027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1975961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1944133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1944589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1485225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       869664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3380918224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117215489252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    581353770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111074515673                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    545930984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 108647489158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    557177572                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 109206627317                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  97512493584                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3590200410046                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32132.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56298.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43397.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56212.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44172.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55884.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42178.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56159.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65655.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4128261.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8755046580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4653417615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36409237620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2060871660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11010660960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62012782350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1340305920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       126242322705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        905.071083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2678526105                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4657640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132147157395                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8814465660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4684976835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31331383860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2244031020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11010660960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61448570130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1815432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121349520465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        869.993039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3693010126                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4657640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131132673374                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1858                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23628830.645161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   124205835.186094                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          930    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2160763500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117508511000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21974812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10552887                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10552887                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10552887                       # number of overall hits
system.cpu1.icache.overall_hits::total       10552887                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27492                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27492                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27492                       # number of overall misses
system.cpu1.icache.overall_misses::total        27492                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1962447999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1962447999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1962447999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1962447999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10580379                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10580379                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10580379                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10580379                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002598                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002598                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002598                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002598                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71382.511240                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71382.511240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71382.511240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71382.511240                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2410                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          187                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    62.333333                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25813                       # number of writebacks
system.cpu1.icache.writebacks::total            25813                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1679                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1679                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1679                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1679                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25813                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25813                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1821489999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1821489999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1821489999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1821489999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002440                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002440                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002440                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002440                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70564.831635                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70564.831635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70564.831635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70564.831635                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25813                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10552887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10552887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27492                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27492                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1962447999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1962447999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10580379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10580379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002598                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002598                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71382.511240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71382.511240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1679                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1679                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1821489999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1821489999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002440                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002440                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70564.831635                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70564.831635                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10923756                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25845                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           422.664190                       # Average number of references to valid blocks.
=======
system.mem_ctrls.bytesPerActivate::samples      2031751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.824877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.955406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.205619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       705606     34.73%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       524339     25.81%     60.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135713      6.68%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83224      4.10%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60408      2.97%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45889      2.26%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        36086      1.78%     78.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30937      1.52%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       409549     20.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2031751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     215.586098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.169342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    327.713209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45629     92.36%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3489      7.06%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          177      0.36%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           38      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           16      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.790466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43137     87.32%     87.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              879      1.78%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3902      7.90%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1090      2.21%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.53%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              681638272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5017280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51467968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               686655552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53583488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3043.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3065.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223963306000                       # Total gap between requests
system.mem_ctrls.avgGap                      19363.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6839360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    250548672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1320192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    238492352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184437696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51467968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30537851.103985335678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1118703802.671194314957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5894678.262976741418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1064872142.249458909035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 823517244.071099042892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229805295.145844340324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3943451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3750220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2907829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       837242                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3278809324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 162341912488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    751723286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150415327422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 170122408902                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5532412486227                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30681.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41167.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36441.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40108.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58504.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6607901.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5057290560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2688021270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26891496240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2006651520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17679504960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94087006110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6770770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       155180740740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.884474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16028310785                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7478640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200456417715                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9449425860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5022473775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49153773480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2191204620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17679504960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96998278260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4319172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       184813833435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        825.196704                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9682244635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7478640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206802483865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1066                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50096012.172285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   223253964.606136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2625314000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197212098000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  26751270500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20154267                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20154267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20154267                       # number of overall hits
system.cpu1.icache.overall_hits::total       20154267                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26184                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26184                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26184                       # number of overall misses
system.cpu1.icache.overall_misses::total        26184                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2041676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2041676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2041676500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2041676500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20180451                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20180451                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20180451                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20180451                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001297                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001297                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001297                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001297                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77974.201803                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77974.201803                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77974.201803                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77974.201803                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24489                       # number of writebacks
system.cpu1.icache.writebacks::total            24489                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1695                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1695                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24489                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24489                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24489                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24489                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1910141000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1910141000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1910141000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1910141000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001214                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001214                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24489                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20154267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20154267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2041676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2041676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20180451                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20180451                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77974.201803                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77974.201803                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24489                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24489                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1910141000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1910141000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77999.959165                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20571568                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24521                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           838.936748                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21186571                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21186571                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21758101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21758101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21758101                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21758101                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10637369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10637369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10637369                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10637369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 883372563157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 883372563157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 883372563157                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 883372563157                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32395470                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32395470                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32395470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32395470                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.328360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.328360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.328360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.328360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83044.271864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83044.271864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83044.271864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83044.271864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     34867365                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        52369                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           748882                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            746                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.559224                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.199732                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2715792                       # number of writebacks
system.cpu1.dcache.writebacks::total          2715792                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7896300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7896300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7896300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7896300                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2741069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2741069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2741069                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2741069                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 229228543706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 229228543706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 229228543706                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 229228543706                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084613                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084613                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084613                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084613                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83627.425543                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83627.425543                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83627.425543                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83627.425543                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2715781                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     19959636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       19959636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10060245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10060245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 819491052000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 819491052000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     30019881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30019881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.335119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.335119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81458.359314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81458.359314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7406899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7406899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2653346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2653346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 220207439000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 220207439000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82992.357197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82992.357197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1798465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1798465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577124                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577124                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  63881511157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  63881511157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2375589                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2375589                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.242939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110689.403243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110689.403243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       489401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       489401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        87723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9021104706                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9021104706                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102836.253958                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102836.253958                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       130244                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       130244                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1340                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     49684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     49684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       131584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       131584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010184                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010184                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37077.611940                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37077.611940                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          558                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          558                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          782                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          782                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.005943                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005943                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19537.084399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19537.084399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       127662                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       127662                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2708                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2708                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     26115000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26115000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       130370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       130370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9643.648449                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9643.648449                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2648                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2648                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23624000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23624000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8921.450151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8921.450151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4566000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4566000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1285                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1285                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    140873000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    140873000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6444                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6444                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.800590                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.800590                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27306.260903                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27306.260903                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    135714000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    135714000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.800590                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.800590                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26306.260903                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26306.260903                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.097866                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24770440                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2736967                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.050325                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.097866                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68064674                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68064674                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 139483323500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10848427                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2114932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9908209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16017543                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2747179                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           47808                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11946                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          59754                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          506                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           389107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          389107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        197619                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10650820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       362684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8661753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8184579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8076809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8103391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33619391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15474560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    367619136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3304064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    347657664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3237760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    342857600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3278976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    343893888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1427323648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19772423                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61394560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30939824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.410527                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.669944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20606408     66.60%     66.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8712485     28.16%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 957800      3.10%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 578977      1.87%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  84154      0.27%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40385391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40385391                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42619074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42619074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42619074                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42619074                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     21025066                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      21025066                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     21025066                       # number of overall misses
system.cpu1.dcache.overall_misses::total     21025066                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1429425613451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1429425613451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1429425613451                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1429425613451                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63644140                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63644140                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63644140                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63644140                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.330354                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.330354                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.330354                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.330354                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67986.736092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67986.736092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67986.736092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67986.736092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     55061847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        78504                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1435955                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1258                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.345106                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.403816                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5341728                       # number of writebacks
system.cpu1.dcache.writebacks::total          5341728                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15543787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15543787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15543787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15543787                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5481279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5481279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5481279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5481279                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 375907819586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 375907819586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 375907819586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 375907819586                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086124                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5341658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39250239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39250239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19745661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19745661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1322642545500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1322642545500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58995900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58995900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.334695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.334695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66983.958932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66983.958932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14487480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14487480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5258181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5258181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 362372761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 362372761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68915.992337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68915.992337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3368835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3368835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1279405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1279405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106783067951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106783067951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4648240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4648240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83463.069123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83463.069123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1056307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1056307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13535058086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13535058086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60668.666174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60668.666174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43416000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43416000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005822                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005822                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53732.673267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53732.673267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          317                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 46608.961303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46608.961303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2021                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2021                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14563500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14563500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7206.086096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7206.086096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1968                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1968                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014204                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014204                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6408.790650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6408.790650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       456000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       456000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       439000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       439000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1825                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1825                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    305549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    305549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42956.488120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42956.488120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    298436500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    298436500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41956.488120                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41956.488120                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.499308                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48396010                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5428346                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.915425                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.499308                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984353                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984353                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133289172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133289172                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10852784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2070450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9858252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17334769                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5293062                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          124603                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128830                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143227                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10709556                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       356216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16981393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16185740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33596816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15198592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    717273600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3134592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    683587840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419194624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23746574                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64901696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34859528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.276890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25548084     73.29%     73.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8970637     25.73%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 340807      0.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30939824                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22388937264                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4085244493                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40791926                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4099641743                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41031999                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4370431628                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181632284                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4136916818                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41243654                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21015                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34859528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22341239689                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8586381276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178245725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8194008484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36922122                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12008                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
