lbl_80370488:
/* 80370488  C0 63 00 10 */	lfs f3, 0x10(r3)
/* 8037048C  38 00 00 00 */	li r0, 0
/* 80370490  FC 03 08 00 */	fcmpu cr0, f3, f1
/* 80370494  41 82 00 80 */	beq lbl_80370514
/* 80370498  C0 43 00 00 */	lfs f2, 0(r3)
/* 8037049C  C0 03 00 04 */	lfs f0, 4(r3)
/* 803704A0  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 803704A4  40 80 00 0C */	bge lbl_803704B0
/* 803704A8  C0 43 00 0C */	lfs f2, 0xc(r3)
/* 803704AC  48 00 00 0C */	b lbl_803704B8
lbl_803704B0:
/* 803704B0  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 803704B4  FC 40 00 50 */	fneg f2, f0
lbl_803704B8:
/* 803704B8  3C 60 80 64 */	lis r3, lit_449@ha /* 0x80641178@ha */
/* 803704BC  C0 03 11 78 */	lfs f0, lit_449@l(r3)  /* 0x80641178@l */
/* 803704C0  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 803704C4  4C 41 13 82 */	cror 2, 1, 2
/* 803704C8  40 82 00 1C */	bne lbl_803704E4
/* 803704CC  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 803704D0  4C 41 13 82 */	cror 2, 1, 2
/* 803704D4  40 82 00 10 */	bne lbl_803704E4
/* 803704D8  EC 03 10 28 */	fsubs f0, f3, f2
/* 803704DC  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 803704E0  41 80 00 2C */	blt lbl_8037050C
lbl_803704E4:
/* 803704E4  3C 60 80 64 */	lis r3, lit_449@ha /* 0x80641178@ha */
/* 803704E8  C0 03 11 78 */	lfs f0, lit_449@l(r3)  /* 0x80641178@l */
/* 803704EC  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 803704F0  40 80 00 28 */	bge lbl_80370518
/* 803704F4  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 803704F8  4C 40 13 82 */	cror 2, 0, 2
/* 803704FC  40 82 00 1C */	bne lbl_80370518
/* 80370500  EC 03 10 28 */	fsubs f0, f3, f2
/* 80370504  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80370508  40 81 00 10 */	ble lbl_80370518
lbl_8037050C:
/* 8037050C  38 00 00 01 */	li r0, 1
/* 80370510  48 00 00 08 */	b lbl_80370518
lbl_80370514:
/* 80370514  38 00 00 01 */	li r0, 1
lbl_80370518:
/* 80370518  7C 03 03 78 */	mr r3, r0
/* 8037051C  4E 80 00 20 */	blr 
