// Seed: 3875634701
macromodule module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand id_6,
    output supply0 id_7,
    output supply0 id_8
);
  wire id_10;
  xor primCall (id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2;
  reg id_2;
  assign id_1 = id_1;
  integer id_3;
  wire id_4;
  always #1 begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
