//Kevin Sipple
`timescale 1ns / 1ps

module d_latch(Q, notQ, En, D);
    //define ports
    
    output wire Q, notQ;
    input wire En, D;
    
    // internal wires
    wire nandDEN, nandnotDEN, notD;
    
    // nandDEN is the output of NAND( D , EN )
    // nandnotDEN is the output of NAND( not D , EN )
    
        // output then input  with 2 ns delay on all gates
    not #2 not0(notD, D);
    
    nand #2 nand0(Q, nandDEN, notQ);
    nand #2 nand1(notQ, nandnotDEN, Q);
    
    nand #2 nand2(nandDEN, D, En);
    
    nand #2 nand3(nandnotDEN, En, notD);
       
endmodule 
