
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _092_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
    24    0.103200    0.434897    0.314761    2.814761 v rst (in)
                                                         rst (net)
                      0.434897    0.000000    2.814761 v _068_/A (sky130_fd_sc_hd__inv_2)
     1    0.019941    0.197891    0.314416    3.129177 ^ _068_/Y (sky130_fd_sc_hd__inv_2)
                                                         _021_ (net)
                      0.197896    0.001303    3.130480 ^ _092_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              3.130480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
    26    0.056356    0.407102    0.281512    5.281512 ^ clk (in)
                                                         clk (net)
                      0.407102    0.000000    5.281512 ^ _092_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.250000    5.031512   clock uncertainty
                                  0.000000    5.031512   clock reconvergence pessimism
                                  0.503825    5.535337   library recovery time
                                              5.535337   data required time
---------------------------------------------------------------------------------------------
                                              5.535337   data required time
                                             -3.130480   data arrival time
---------------------------------------------------------------------------------------------
                                              2.404857   slack (MET)


Startpoint: _100_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    26    0.056356    0.407102    0.281512    0.281512 ^ clk (in)
                                                         clk (net)
                      0.407102    0.000000    0.281512 ^ _100_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.209051    1.102074    1.383585 v _100_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[0] (net)
                      0.209051    0.000000    1.383585 v sine_out[0] (out)
                                              1.383585   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -1.383585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.116415   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i/addr1[0]                          0.500000    0.559884   -0.059884 (VIOLATED)
rst                                     0.750000    0.795200   -0.045200 (VIOLATED)
_041_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_056_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_057_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_058_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_059_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_060_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_061_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_062_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_063_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_064_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_065_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_066_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_067_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_068_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_069_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_070_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_071_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_072_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_073_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_074_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_075_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_076_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_077_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
_078_/A                                 0.750000    0.795200   -0.045200 (VIOLATED)
mem_i/addr1[1]                          0.500000    0.511514   -0.011514 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                      10     26    -16 (VIOLATED)
rst                                      10     24    -14 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _103_/HI
 _103_/LO
Found 43 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[0]
 addr0[1]
  mem_i/addr0[1]
 addr0[2]
  mem_i/addr0[2]
 addr0[3]
  mem_i/addr0[3]
 addr0[4]
  mem_i/addr0[4]
 addr0[5]
  mem_i/addr0[5]
 addr0[6]
  mem_i/addr0[6]
 addr0[7]
  mem_i/addr0[7]
 clk
  _079_/CLK
  _080_/CLK
  _081_/CLK
  _082_/CLK
  _083_/CLK
  _084_/CLK
  _085_/CLK
  _086_/CLK
  _087_/CLK
  _088_/CLK
  _089_/CLK
  _090_/CLK
  _091_/CLK
  _092_/CLK
  _093_/CLK
  _094_/CLK
  _095_/CLK
  _096_/CLK
  _097_/CLK
  _098_/CLK
  _099_/CLK
  _100_/CLK
  _101_/CLK
  _102_/CLK
  mem_i/clk0
  mem_i/clk1
 csb0
  mem_i/csb0
 din0[0]
  mem_i/din0[0]
 din0[10]
  mem_i/din0[10]
 din0[11]
  mem_i/din0[11]
 din0[12]
  mem_i/din0[12]
 din0[13]
  mem_i/din0[13]
 din0[14]
  mem_i/din0[14]
 din0[15]
  mem_i/din0[15]
 din0[1]
  mem_i/din0[1]
 din0[2]
  mem_i/din0[2]
 din0[3]
  mem_i/din0[3]
 din0[4]
  mem_i/din0[4]
 din0[5]
  mem_i/din0[5]
 din0[6]
  mem_i/din0[6]
 din0[7]
  mem_i/din0[7]
 din0[8]
  mem_i/din0[8]
 din0[9]
  mem_i/din0[9]
 rst
  _041_/A
  _056_/A
  _057_/A
  _058_/A
  _059_/A
  _060_/A
  _061_/A
  _062_/A
  _063_/A
  _064_/A
  _065_/A
  _066_/A
  _067_/A
  _068_/A
  _069_/A
  _070_/A
  _071_/A
  _072_/A
  _073_/A
  _074_/A
  _075_/A
  _076_/A
  _077_/A
  _078_/A
 _079_/Q
  sine_out[3]
 _080_/Q
  sine_out[4]
 _081_/Q
  sine_out[5]
 _082_/Q
  sine_out[6]
 _083_/Q
  sine_out[7]
 _084_/Q
  sine_out[8]
 _085_/Q
  sine_out[9]
 _086_/Q
  sine_out[10]
 _087_/Q
  sine_out[11]
 _088_/Q
  sine_out[12]
 _089_/Q
  sine_out[13]
 _090_/Q
  sine_out[14]
 _091_/Q
  sine_out[15]
 _100_/Q
  sine_out[0]
 _101_/Q
  sine_out[1]
 _102_/Q
  sine_out[2]

===========================================================================
max slew violation count 27
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  mem_i/csb1
