regmap	,	V_222
pre_div	,	V_246
RT5677_PDM2_DATA_CTRL4	,	V_13
RT5677_I2S_DF_MASK	,	V_294
RT5677_PDM2_DATA_CTRL2	,	V_74
RT5677_PDM2_DATA_CTRL3	,	V_75
RT5677_I2S_DL_8	,	V_255
dev	,	V_2
RT5677_ADC_BST_CTRL2	,	V_55
RT5677_CLK_TREE_CTRL3	,	V_116
rt5677_platform_data	,	V_354
RT5677_SCLK_S_RCCLK	,	V_302
ARRAY_SIZE	,	F_2
SND_SOC_DAPM_POST_PMU	,	V_230
RT5677_CLK_TREE_CTRL2	,	V_115
RT5677_CLK_TREE_CTRL1	,	V_114
sysclk	,	V_221
RT5677_I2S_PD2_SFT	,	V_262
RT5677_VENDOR_ID1	,	V_36
pll_src	,	V_311
RT5677_JD_CTRL1	,	V_157
RT5677_VENDOR_ID2	,	V_37
RT5677_JD_CTRL2	,	V_158
SND_SOC_BIAS_ON	,	V_334
RT5677_JD_CTRL3	,	V_159
rl6231_pll_calc	,	F_25
RT5677_BIAS_CUR4	,	V_342
RT5677_DD1_MIXER	,	V_67
freq_in	,	V_304
regmap_register_patch	,	F_44
frame_size	,	V_248
reg_val	,	V_274
RT5677_STO4_ADC_MIXER	,	V_59
RT5677_GPIO_CTRL2	,	V_161
RT5677_GPIO_CTRL1	,	V_160
in2_diff	,	V_364
RT5677_IF_DSP_DAC3_4_MIXER	,	V_45
snd_kcontrol	,	V_213
RT5677_GPIO_CTRL3	,	V_162
"Failed to apply regmap patch: %d\n"	,	L_14
range_max	,	V_7
RT5677_PWR_DSP1	,	V_106
RT5677_PWR_DSP2	,	V_107
lrck	,	V_249
SND_SOC_DAIFMT_MASTER_MASK	,	V_275
RT5677_PRIV_DATA	,	V_19
i	,	V_4
RT5677_STO1_ADC_HI_FILTER1	,	V_163
RT5677_DRC2_HL_CTRL2	,	V_189
RT5677_STO1_ADC_HI_FILTER2	,	V_164
RT5677_DRC2_HL_CTRL1	,	V_188
i2c_set_clientdata	,	F_40
RT5677_DSP_OUTB2_3_DIG_VOL	,	V_150
w	,	V_212
RT5677_SCLK_SRC_PLL1	,	V_229
SND_SOC_DAIFMT_NB_NF	,	V_281
RT5677_VENDOR_ID	,	V_35
pll_id	,	V_309
dev_dbg	,	F_20
fmt	,	V_273
dir	,	V_297
RT5677_LDO2_SEL_MASK	,	V_340
RT5677_LOUT1	,	V_38
"Unsupported frame size: %d\n"	,	L_3
RT5677_I2S_BP_MASK	,	V_293
reg	,	V_3
pll_in	,	V_312
RT5677_MONO_ADC_DIG_VOL	,	V_52
i2c	,	V_352
rl6231_pll_code	,	V_306
ret	,	V_310
RT5677_I2S_PD3_SFT	,	V_267
RT5677_PWR_FV1	,	V_347
RT5677_PWR_FV2	,	V_348
snd_soc_params_to_frame_size	,	F_19
RT5677_PWR_ANLG1	,	V_104
RT5677_PWR_ANLG2	,	V_105
RT5677_DSP_INB1_SRC_CTRL1	,	V_190
RT5677_DSP_INB1_SRC_CTRL2	,	V_191
RT5677_LDO1_SEL_MASK	,	V_339
RT5677_GPIO_ST	,	V_29
RT5677_DSP_INB1_SRC_CTRL3	,	V_192
RT5677_DSP_INB1_SRC_CTRL4	,	V_30
RT5677_I2S_DF_PCM_A	,	V_289
RT5677_I2S_DF_PCM_B	,	V_291
RT5677_PWR_CLK_MB	,	V_236
RT5677_PWR_VREF1	,	V_343
RT5677_PWR_VREF2	,	V_346
RT5677_TDM1_CTRL1	,	V_76
RT5677_TDM1_CTRL3	,	V_78
snd_soc_register_codec	,	F_46
RT5677_TDM1_CTRL2	,	V_77
RT5677_TDM1_CTRL5	,	V_80
RT5677_DMIC_CLK_MASK	,	V_223
RT5677_TDM1_CTRL4	,	V_79
RT5677_STO2_ADC_HI_FILTER1	,	V_167
RT5677_STO2_ADC_HI_FILTER2	,	V_168
RT5677_PLL2_CTRL2	,	V_21
RT5677_PLL2_CTRL1	,	V_118
snd_soc_unregister_codec	,	F_48
rt5677_i2c_probe	,	F_37
ENOMEM	,	V_357
RT5677_PRIV_INDEX	,	V_109
RT5677_PWR_BG	,	V_345
RT5677_DSP_OUTB_0123_MIXER_CTRL	,	V_205
RT5677_PLL1_S_BCLK3	,	V_319
RT5677_PLL1_S_BCLK2	,	V_318
rl6231_calc_dmic_clk	,	F_6
RT5677_PLL1_S_BCLK4	,	V_320
RT5677_ANA_DAC1_2_3_SRC	,	V_44
RT5677_PLL1_S_BCLK1	,	V_317
RT5677_GLB_CLK1	,	V_119
RT5677_HAP_GENE_CTRL10	,	V_101
RT5677_GLB_CLK2	,	V_120
m_code	,	V_326
id	,	V_250
RT5677_MB_DRC_CTRL1	,	V_173
"Unknown PLL source %d\n"	,	L_9
RT5677_DSP_OUTB0_1_DIG_VOL	,	V_149
rt5677_dai	,	V_367
mask_clk	,	V_245
RT5677_MONO_DAC_MIXER	,	V_66
SND_SOC_DAIFMT_IB_NF	,	V_282
RT5677_PLL_M_BP_SFT	,	V_331
params	,	V_240
RT5677_ADC_EQ_CTRL1	,	V_25
RT5677_ADC_EQ_CTRL2	,	V_153
"bclk_ms is %d and pre_div is %d for iis %d\n"	,	L_5
"Sysclk is %dHz and clock id is %d\n"	,	L_7
SND_SOC_DAPM_PRE_PMD	,	V_232
RT5677_SCLK_S_PLL1	,	V_301
kcontrol	,	V_214
m_bp	,	V_325
RT5677_STO1_ADC_DIG_VOL	,	V_51
RT5677_RESET	,	V_8
RT5677_DSP_OUTB4_5_DIG_VOL	,	V_151
RT5677_STO2_ADC_DIG_VOL	,	V_54
RT5677_PR_BASE	,	V_341
RT5677_I2S_BCLK_MS4_MASK	,	V_269
rt5677_priv	,	V_218
RT5677_DAC4_DIG_VOL	,	V_46
RT5677_I2S4_SDP	,	V_110
RT5677_PWR_CLK_MB1	,	V_234
SND_SOC_BIAS_PREPARE	,	V_335
RT5677_STO3_ADC_HI_FILTER1	,	V_169
RT5677_STO3_ADC_HI_FILTER2	,	V_170
RT5677_I2S_DL_MASK	,	V_259
RT5677_PLL1_SRC_BCLK4	,	V_324
"Unsupport input clock %d\n"	,	L_10
RT5677_PLL1_SRC_BCLK3	,	V_323
RT5677_PLL1_SRC_BCLK2	,	V_322
params_rate	,	F_17
RT5677_I2S_PD1_SFT	,	V_258
RT5677_PLL1_SRC_BCLK1	,	V_321
rt5677_readable_register	,	F_3
level	,	V_333
bclk	,	V_252
RT5677_DSP_OUTB_67_MIXER_CTRL	,	V_207
codec	,	V_217
"PLL disabled\n"	,	L_8
devm_kzalloc	,	F_39
RT5677_I2C_MASTER_CTRL7	,	V_15
RT5677_I2C_MASTER_CTRL8	,	V_16
RT5677_STO4_ADC_HI_FILTER2	,	V_172
RT5677_MONO_ADC_HI_FILTER1	,	V_165
RT5677_MONO_ADC_HI_FILTER2	,	V_166
snd_soc_bias_level	,	V_332
RT5677_I2C_MASTER_CTRL3	,	V_87
RT5677_I2C_MASTER_CTRL4	,	V_88
RT5677_I2C_MASTER_CTRL5	,	V_89
RT5677_I2C_MASTER_CTRL6	,	V_90
RT5677_STO4_ADC_HI_FILTER1	,	V_171
RT5677_I2C_MASTER_CTRL1	,	V_14
RT5677_I2C_MASTER_CTRL2	,	V_86
regcache_sync	,	F_36
RT5677_I2S_PD3_MASK	,	V_265
dev_warn	,	F_45
"Device with ID register %x is not rt5677\n"	,	L_13
master	,	V_277
RT5677_SCLK_SRC_MASK	,	V_228
rt5677_set_dai_pll	,	F_26
RT5677_ADC_IF_DSP_DAC1_MIXER	,	V_64
rt5677_pll_calc	,	F_24
RT5677_STO3_4_ADC_BST	,	V_56
freq_out	,	V_305
snd_soc_codec	,	V_216
set_dmic_clk	,	F_4
IS_ERR	,	F_42
n_code	,	V_327
snd_pcm_hw_params	,	V_239
SND_SOC_BIAS_OFF	,	V_350
RT5677_TDM2_CTRL5	,	V_85
snd_soc_codec_get_drvdata	,	F_5
RT5677_TDM2_CTRL4	,	V_84
RT5677_TDM2_CTRL3	,	V_83
RT5677_TDM2_CTRL2	,	V_82
RT5677_TDM2_CTRL1	,	V_81
RT5677_STO3_ADC_MIXER	,	V_60
RT5677_I2S2_SDP	,	V_112
RT5677_DD2_MIXER	,	V_68
RT5677_MONO_ADC_MIXER	,	V_63
RT5677_SLIMBUS_CTRL	,	V_42
regmap_read	,	F_10
RT5677_SCLK_SRC_RCCLK	,	V_303
rt5677_set_bias_level	,	F_28
RT5677_PLL1_S_MCLK	,	V_314
val_len	,	V_243
GFP_KERNEL	,	V_356
device	,	V_1
pdata	,	V_355
SND_SOC_DAIFMT_FORMAT_MASK	,	V_284
freq	,	V_296
RT5677_PDM_DATA_CTRL2	,	V_11
RT5677_I2S_PD1_MASK	,	V_257
clk_id	,	V_295
RT5677_PDM_DATA_CTRL1	,	V_10
rt5677_suspend	,	F_32
RT5677_ASRC_1	,	V_121
RT5677_ASRC_2	,	V_122
RT5677_HAP_GENE_CTRL9	,	V_100
RT5677_ASRC_3	,	V_123
RT5677_ASRC_4	,	V_124
RT5677_ASRC_5	,	V_125
bias_level	,	V_337
RT5677_ASRC_6	,	V_126
RT5677_ASRC_7	,	V_127
RT5677_IF4_DATA	,	V_70
RT5677_HAP_GENE_CTRL4	,	V_95
RT5677_ASRC_8	,	V_128
RT5677_HAP_GENE_CTRL3	,	V_94
RT5677_ASRC_9	,	V_129
RT5677_HAP_GENE_CTRL2	,	V_17
RT5677_HAP_GENE_CTRL1	,	V_93
"Invalid clock id (%d)\n"	,	L_6
RT5677_HAP_GENE_CTRL8	,	V_99
devm_regmap_init_i2c	,	F_41
RT5677_HAP_GENE_CTRL7	,	V_98
RT5677_STO1_ADC_MIXER	,	V_62
RT5677_HAP_GENE_CTRL6	,	V_97
RT5677_HAP_GENE_CTRL5	,	V_96
substream	,	V_238
rl6231_get_clk_info	,	F_18
SND_SOC_DAIFMT_INV_MASK	,	V_280
RT5677_EQ_CTRL2	,	V_154
RT5677_EQ_CTRL3	,	V_155
RT5677_DMIC_CLK_SFT	,	V_224
RT5677_PLL_M_SFT	,	V_330
regmap_update_bits	,	F_8
RT5677_ADC_DAC_HPF_CTRL1	,	V_108
"bclk is %dHz and lrck is %dHz\n"	,	L_4
RT5677_SCLK_S_MCLK	,	V_299
RT5677_I2S_DL_20	,	V_253
RT5677_DSP_OUTB_45_MIXER_CTRL	,	V_206
RT5677_PWR_MB	,	V_344
RT5677_EQ_CTRL1	,	V_26
RT5677_IF_DSP_DAC2_MIXER	,	V_50
RT5677_I2S_DL_24	,	V_254
RT5677_DEVICE_ID	,	V_359
mdelay	,	F_29
RT5677_DSP_OUTB6_7_DIG_VOL	,	V_152
RT5677_SLIMBUS_RX	,	V_41
RT5677_SIDETONE_CTRL	,	V_43
source	,	V_225
dev_get_platdata	,	F_38
rt5677_volatile_register	,	F_1
RT5677_PDM_OUT_CTRL	,	V_71
SND_SOC_DAIFMT_LEFT_J	,	V_286
RT5677_PLL1_SRC_MCLK	,	V_316
RT5677_AIF1	,	V_256
RT5677_DAC3_DIG_VOL	,	V_47
sink	,	V_226
RT5677_I2S_BCLK_MS4_SFT	,	V_271
"Unsupported clock setting\n"	,	L_2
SND_SOC_DAIFMT_CBS_CFS	,	V_278
RT5677_VAD_CTRL5	,	V_24
RT5677_SLIMBUS_PARAM	,	V_9
RT5677_DRC1_CTRL1	,	V_174
RT5677_IN_DF2	,	V_365
RT5677_IN_DF1	,	V_363
RT5677_VAD_CTRL2	,	V_143
idx	,	V_220
RT5677_VAD_CTRL1	,	V_142
RT5677_AIF4	,	V_268
RT5677_PWR_DSP_ST	,	V_18
RT5677_VAD_CTRL4	,	V_145
RT5677_AIF3	,	V_263
k_code	,	V_328
rt5677_remove	,	F_31
RT5677_VAD_CTRL3	,	V_144
RT5677_AIF2	,	V_260
RT5677_DRC1_HL_CTRL2	,	V_187
RT5677_IN1	,	V_39
RT5677_DRC1_HL_CTRL1	,	V_186
val_clk	,	V_244
RT5677_PLL1_CTRL2	,	V_20
RT5677_DRC1_CTRL6	,	V_179
RT5677_PLL1_CTRL1	,	V_117
RT5677_DRC1_CTRL2	,	V_175
RT5677_DRC1_CTRL3	,	V_176
init_list	,	V_361
RT5677_DRC1_CTRL4	,	V_177
RT5677_DRC1_CTRL5	,	V_178
dev_err	,	F_7
RT5677_I2S_BCLK_MS3_SFT	,	V_266
regmap_write	,	F_27
RT5677_I2S_BCLK_MS3_MASK	,	V_264
RT5677_PDM1_DATA_CTRL2	,	V_72
RT5677_PDM1_DATA_CTRL3	,	V_73
RT5677_PDM1_DATA_CTRL4	,	V_12
RT5677_I2S_DF_LEFT	,	V_287
SND_SOC_BIAS_STANDBY	,	V_338
RT5677_I2S3_SDP	,	V_113
rt5677_resume	,	F_35
RT5677_IRQ_CTRL2	,	V_28
RT5677_DRC2_CTRL3	,	V_182
RT5677_DRC2_CTRL4	,	V_183
RT5677_DRC2_CTRL1	,	V_180
RT5677_DRC2_CTRL2	,	V_181
is_sys_clk_from_pll	,	F_9
RT5677_DRC2_CTRL5	,	V_184
RT5677_IRQ_CTRL1	,	V_27
RT5677_DRC2_CTRL6	,	V_185
RT5677_PLL_N_SFT	,	V_329
rt5677_regmap	,	V_358
snd_pcm_substream	,	V_237
RT5677_GEN_CTRL1	,	V_209
i2c_client	,	V_351
RT5677_PWR_DIG1	,	V_102
RT5677_GEN_CTRL2	,	V_210
rt5677_bst2_event	,	F_12
soc_codec_dev_rt5677	,	V_366
SND_SOC_DAIFMT_I2S	,	V_285
RT5677_DIG_MISC	,	V_208
rt5677_set_dai_fmt	,	F_22
dapm	,	V_336
RT5677_MICBIAS	,	V_40
val	,	V_227
snd_soc_dapm_widget	,	V_211
RT5677_DSP_IN_OUTB_CTRL	,	V_148
RT5677_I2S_PD4_SFT	,	V_272
RT5677_SCLK_SRC_MCLK	,	V_300
RT5677_DSP_OUTB2_SRC_CTRL1	,	V_202
RT5677_DSP_OUTB2_SRC_CTRL2	,	V_203
rt5677_set_pll1_event	,	F_13
RT5677_DSP_OUTB2_SRC_CTRL3	,	V_204
RT5677_DSP_OUTB2_SRC_CTRL4	,	V_34
sysclk_src	,	V_298
RT5677_PWR_DIG2	,	V_103
rt5677_probe	,	F_30
ENODEV	,	V_360
regcache_cache_only	,	F_33
RT5677_PWR_BST1_P	,	V_231
RT5677_IF3_DATA	,	V_69
RT5677_DSP_INB2_SRC_CTRL4	,	V_31
RT5677_DSP_INB2_SRC_CTRL3	,	V_195
RT5677_STO3_ADC_DIG_VOL	,	V_57
RT5677_DSP_INB2_SRC_CTRL2	,	V_194
rt5677_ranges	,	V_5
RT5677_DSP_INB2_SRC_CTRL1	,	V_193
RT5677_DSP_INB_CTRL2	,	V_147
RT5677_STO4_ADC_DIG_VOL	,	V_58
RT5677_DSP_INB_CTRL1	,	V_146
pll_out	,	V_313
event	,	V_215
rt5677_bst1_event	,	F_11
RT5677_DAC1_DIG_VOL	,	V_48
"Failed to set DMIC clock\n"	,	L_1
range_min	,	V_6
SND_SOC_DAIFMT_CBM_CFM	,	V_276
rt5677_i2c_remove	,	F_47
RT5677_I2S_MS_MASK	,	V_292
EINVAL	,	V_251
rt5677_set_micbias1_event	,	F_15
rt5677_set_dai_sysclk	,	F_23
pll_code	,	V_307
RT5677_I2S1_SDP	,	V_111
rt5677	,	V_219
RT5677_ASRC_21	,	V_141
RT5677_STO1_DAC_MIXER	,	V_65
RT5677_ASRC_20	,	V_140
dai	,	V_242
RT5677_I2S_PD4_MASK	,	V_270
RT5677_I2S_BP_INV	,	V_283
RT5677_ASRC_14	,	V_134
RT5677_ASRC_13	,	V_133
RT5677_ASRC_12	,	V_132
RT5677_ASRC_11	,	V_131
RT5677_ASRC_18	,	V_138
RT5677_ASRC_17	,	V_137
RT5677_ASRC_16	,	V_136
RT5677_ASRC_15	,	V_135
RT5677_PWR_BST2_P	,	V_233
regcache_mark_dirty	,	F_34
RT5677_ASRC_19	,	V_139
i2c_device_id	,	V_353
RT5677_DMIC_CTRL2	,	V_92
RT5677_DMIC_CTRL1	,	V_91
PTR_ERR	,	F_43
RT5677_ASRC_23	,	V_23
RT5677_ASRC_22	,	V_22
RT5677_SOFT_VOL_ZERO_CROSS1	,	V_156
RT5677_PLL_INP_MIN	,	V_308
RT5677_PWR_CORE	,	V_349
RT5677_I2S_PD2_MASK	,	V_261
RT5677_PWR_PP_MB1	,	V_235
RT5677_I2S_MS_S	,	V_279
RT5677_STO1_2_ADC_BST	,	V_53
"m_bypass=%d m=%d n=%d k=%d\n"	,	L_11
rt5677_set_pll2_event	,	F_14
"Failed to allocate register map: %d\n"	,	L_12
RT5677_DAC2_DIG_VOL	,	V_49
RT5677_PLL1_SRC_MASK	,	V_315
params_width	,	F_21
RT5677_DSP_INB3_SRC_CTRL1	,	V_196
in1_diff	,	V_362
RT5677_DSP_OUTB1_SRC_CTRL4	,	V_33
RT5677_DSP_INB3_SRC_CTRL2	,	V_197
RT5677_DSP_INB3_SRC_CTRL3	,	V_198
RT5677_DSP_OUTB1_SRC_CTRL3	,	V_201
rt5677_hw_params	,	F_16
RT5677_DSP_INB3_SRC_CTRL4	,	V_32
RT5677_DSP_OUTB1_SRC_CTRL2	,	V_200
RT5677_ASRC_10	,	V_130
snd_soc_dai	,	V_241
RT5677_STO2_ADC_MIXER	,	V_61
bclk_ms	,	V_247
RT5677_DSP_OUTB1_SRC_CTRL1	,	V_199
SND_SOC_DAIFMT_DSP_A	,	V_288
SND_SOC_DAIFMT_DSP_B	,	V_290
