// Seed: 397947527
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
  assign id_4 = id_3;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  uwire   id_2
);
  supply1 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_4 = -1'h0;
  parameter id_5 = 1;
  wire id_6;
  assign id_4 = id_5;
  not primCall (id_1, id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  nor primCall (id_6, id_1, id_2, id_8);
  output wire id_7;
  inout reg id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_6 = 1;
  end
  assign id_3 = id_6;
  wire id_9;
  wire id_10;
  assign id_5 = id_10;
endmodule
