# Automatic clock gating on Yosys RTLIL level
An automatic clock gating utility that is generic for all SKY_130 RTL designs.\n The tool produces a gatelevel netlist with a significant reduction in the dynamic power.

# The American University In Cairo  
![the_american_university_in_cairo_0](https://user-images.githubusercontent.com/63082375/145812500-c4416b84-b1f0-4c99-b2f5-39622d864d2b.jpg)
# presentation slides
    https://www.canva.com/design/DAE4K_5a9jc/peu76OEkvt6rcjPXY_-9Kg/view?utm_content=DAE4K_5a9jc&utm_campaign=designshare&utm_medium=link&utm_source=publishpresent
    


# Testcases overview 

