;redcode
;assert 1
	SPL 0, <-22
	MOV @-1, <-26
	SUB 481, -1
	SUB @421, 407
	MOV -11, <-25
	MOV -11, <-25
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	MOV -7, <-20
	MOV -7, <-20
	DJN -222, 1
	JMN 0, 20
	ADD #58, 76
	ADD #58, 76
	SUB @421, 407
	SUB 481, -1
	SUB #21, -1
	JMP -580, 761
	JMP -580, 761
	SPL 0, <-22
	JMP -580, 761
	JMP -580, 761
	JMP -580, 761
	SPL 0, 20
	CMP #0, 0
	ADD @-321, 106
	SLT <222, <200
	SLT <222, <200
	JMP @8, #50
	JMN -105, 7
	CMP 22, <31
	SLT <222, <200
	SLT <222, <200
	SUB @0, 9
	MOV -1, <-26
	DJN 85, -509
	DJN 85, -509
	DAT #85, #-509
	JMZ -580, 761
	ADD -130, 9
	SUB 481, -1
	MOV -1, <-26
	CMP 18, @0
	SUB 481, -1
	CMP 18, @0
	SUB 481, -1
	SUB @421, 407
	SUB 481, -1
