Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c191c17362314ab99b749d4185f77a2d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_data_transition_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_data_transition xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice "01" is already covered [C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
