

================================================================
== Vivado HLS Report for 'dec'
================================================================
* Date:           Tue Apr 13 07:39:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_laba_multi_block
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.294 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    139|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        0|      -|     252|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     252|    299|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dec2_2stage_mac_mbkb_U1  |dec2_2stage_mac_mbkb  | i0 + i1 * i2 |
    |dec2_2stage_mac_mbkb_U2  |dec2_2stage_mac_mbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_2_fu_216_p2            |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_fu_170_p2              |     *    |      0|  0|  41|           8|           8|
    |y_int_V_V_din                     |     +    |      0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_194                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_370                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_373                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_381                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_386                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 139|          50|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0                        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_f0_vld_out_new_0_reg_104  |  15|          3|    1|          3|
    |f0_vld_in_o                                    |   9|          2|    1|          2|
    |h_V_address0                                   |  15|          3|    2|          6|
    |h_V_address1                                   |  15|          3|    2|          6|
    |x_V_V_blk_n                                    |   9|          2|    1|          2|
    |y_int_V_V_blk_n                                |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  96|         20|   10|         26|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_333                            |  17|   0|   17|          0|
    |add_ln703_reg_328                              |  17|   0|   17|          0|
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_f0_vld_out_new_0_reg_104  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_f0_vld_out_new_0_reg_104  |   1|   0|    1|          0|
    |f0_vld_in_load_reg_260                         |   1|   0|    1|          0|
    |mul_ln1118_2_reg_323                           |  16|   0|   16|          0|
    |mul_ln1118_reg_308                             |  16|   0|   16|          0|
    |phase_cnt_V                                    |   1|   0|    1|          0|
    |reg_117                                        |   8|   0|    8|          0|
    |regs_regs_V_0                                  |   8|   0|    8|          0|
    |regs_regs_V_0_load_reg_283                     |   8|   0|    8|          0|
    |regs_regs_V_169                                |   8|   0|    8|          0|
    |regs_regs_V_2                                  |   8|   0|    8|          0|
    |t_V_reg_264                                    |   1|   0|    1|          0|
    |tmp_V_reg_278                                  |   8|   0|    8|          0|
    |f0_vld_in_load_reg_260                         |  64|  32|    1|          0|
    |t_V_reg_264                                    |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 252|  64|  126|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      dec     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      dec     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      dec     | return value |
|ap_done             | out |    1| ap_ctrl_hs |      dec     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      dec     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      dec     | return value |
|ap_ce               |  in |    1| ap_ctrl_hs |      dec     | return value |
|x_V_V_blk_n         | out |    1| ap_ctrl_hs |      dec     | return value |
|y_int_V_V_blk_n     | out |    1| ap_ctrl_hs |      dec     | return value |
|x_V_V_dout          |  in |    8|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_empty_n       |  in |    1|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_read          | out |    1|   ap_fifo  |     x_V_V    |    pointer   |
|y_int_V_V_din       | out |   18|   ap_fifo  |   y_int_V_V  |    pointer   |
|y_int_V_V_full_n    |  in |    1|   ap_fifo  |   y_int_V_V  |    pointer   |
|y_int_V_V_write     | out |    1|   ap_fifo  |   y_int_V_V  |    pointer   |
|h_V_address0        | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0             | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0              |  in |    8|  ap_memory |      h_V     |     array    |
|h_V_address1        | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce1             | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1              |  in |    8|  ap_memory |      h_V     |     array    |
|f0_vld_in_i         |  in |    1|   ap_ovld  |   f0_vld_in  |    pointer   |
|f0_vld_in_o         | out |    1|   ap_ovld  |   f0_vld_in  |    pointer   |
|f0_vld_in_o_ap_vld  | out |    1|   ap_ovld  |   f0_vld_in  |    pointer   |
|f0_vld_out          | out |    1|   ap_vld   |  f0_vld_out  |    pointer   |
|f0_vld_out_ap_vld   | out |    1|   ap_vld   |  f0_vld_out  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

