# file Mpbb.xdc
# enclustra Mercury+ base board pin mapping and constraints for Xilinx Vivado
# copyright: (C) 2017-2020 MPSI Technologies GmbH
# author: Alexander Wirthmueller (auto-generation)
# date created: 8 Jun 2022
# IP header --- ABOVE

# banks
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 224]];
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 43]];
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 44]];
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 45]];
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 46]];
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 64]];
set_property IOSTANDARD LVCMOS12 [get_ports -of_objects [get_iobanks 65]];
set_property IOSTANDARD LVCMOS12 [get_ports -of_objects [get_iobanks 66]];

# IP clks --- BEGIN
# clocks
# IP clks --- END
