vio_4.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/vio_4/sim/vio_4.v,incdir="../../../../project.srcs/sources_1/ip/vio_4/hdl/verilog"incdir="../../../../project.srcs/sources_1/ip/vio_4/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
