
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120295                       # Number of seconds simulated
sim_ticks                                120295017420                       # Number of ticks simulated
final_tick                               690126310554                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155229                       # Simulator instruction rate (inst/s)
host_op_rate                                   201705                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8124457                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902304                       # Number of bytes of host memory used
host_seconds                                 14806.53                       # Real time elapsed on the host
sim_insts                                  2298409102                       # Number of instructions simulated
sim_ops                                    2986547977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6525568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data     10740864                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17270016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1565056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1565056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50981                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        83913                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                134922                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12227                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12227                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54246370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     89287688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143563851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13010148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13010148                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13010148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54246370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     89287688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156574000                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288477261                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21169488                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18803619                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1831561                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11128154                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10845109                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339850                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52617                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228446469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119862203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21169488                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12184959                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24224766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5629289                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3193651                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13980520                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823963                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259653131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.768279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235428365     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1098400      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037951      0.78%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1768652      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3592233      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4345278      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042535      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566088      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9773629      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259653131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073384                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415500                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226348301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5308157                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24187876                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25406                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783390                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2062909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134911541                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783390                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226638671                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3022181                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1315935                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23917598                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       975354                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134754624                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89413                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       663276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177842935                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609235682                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609235682                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31131736                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18483                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9263                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2813407                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23520177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4145241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73492                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929467                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134252682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127466509                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80801                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20546018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42816476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259653131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205049219     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22927352      8.83%     87.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11765595      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6724877      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504630      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756050      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509580      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349538      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66290      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259653131                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233855     47.35%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185348     37.52%     84.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74733     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100027460     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005879      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22300734     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4123216      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127466509                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441860                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493936                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003875                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515160886                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154817480                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124509850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127960445                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224270                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3994368                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       116333                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783390                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2186140                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        77804                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134271166                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23520177                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4145241                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9263                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1106202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1929121                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126349110                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22026094                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117399                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26149262                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19533677                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4123168                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437986                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124544731                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124509850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71169859                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164133858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431611                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433609                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21626746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1836005                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255869741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289835                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213671290     83.51%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15989438      6.25%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12497436      4.88%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470564      0.97%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115909      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055939      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4518449      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006543      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1544173      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255869741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1544173                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388601526                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272335367                       # The number of ROB writes
system.switch_cpus0.timesIdled                6096200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28824130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.884772                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.884772                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346648                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346648                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585130915                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162349775                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142765837                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288477261                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25193152                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20408398                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2308013                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9950212                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9487805                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2825724                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       104201                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    212739784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140091968                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25193152                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12313529                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30677400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7088503                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5793604                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13313104                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2305958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    253941555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.677856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       223264155     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2854072      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2241392      0.88%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5283448      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1140564      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1769223      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1357958      0.53%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          853529      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15177214      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    253941555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087332                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485626                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       210350721                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8252590                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30550093                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105249                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4682901                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4345825                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48590                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     171794720                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        87778                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4682901                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       210935944                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2640669                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3921745                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30032493                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1727795                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     171639274                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        46705                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        318406                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       619546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       277247                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    241485756                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    800946588                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    800946588                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    195898260                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45587480                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40781                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21794                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5491392                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16680471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8275146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       154885                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1845854                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170409730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        160032707                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       163692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28557281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59465779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2817                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    253941555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301514                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184952576     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29563303     11.64%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14337362      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9587893      3.78%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8862229      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2978004      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3076603      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       436233      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147352      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    253941555                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         459603     59.23%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158486     20.42%     79.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157931     20.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134430408     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2425088      1.52%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18973      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14947026      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8211212      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     160032707                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.554750                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             776020                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004849                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    574946677                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    199008324                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    155923932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160808727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406305                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3789450                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1095                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213457                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4682901                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1708522                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111378                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170450491                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16680471                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8275146                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21789                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          552                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1310532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2562910                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157114579                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14431641                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2918124                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22641410                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22277060                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8209769                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.544634                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             155924802                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            155923932                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92353383                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254991071                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.540507                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362183                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    114761217                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    140935702                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29515957                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2309497                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    249258654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565419                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370386                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190095968     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27840735     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12153282      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6904848      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5003617      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1961049      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1521880      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1095334      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2681941      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    249258654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    114761217                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     140935702                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20952707                       # Number of memory references committed
system.switch_cpus1.commit.loads             12891018                       # Number of loads committed
system.switch_cpus1.commit.membars              18972                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20249417                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        126988076                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2868931                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2681941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           417028372                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          345586341                       # The number of ROB writes
system.switch_cpus1.timesIdled                3452226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               34535706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          114761217                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            140935702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    114761217                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.513717                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.513717                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.397817                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.397817                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       707675718                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      217167956                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      158645584                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37944                       # number of misc regfile writes
system.l2.replacements                         147750                       # number of replacements
system.l2.tagsinuse                               128                       # Cycle average of tags in use
system.l2.total_refs                              605                       # Total number of references to valid blocks.
system.l2.sampled_refs                         147878                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.004091                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.675774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.011060                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     48.596951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.009627                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     66.663393                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.020158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.023037                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.099029                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000086                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.379664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.520808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000157                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000180                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          247                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          358                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     605                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12828                       # number of Writeback hits
system.l2.Writeback_hits::total                 12828                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          358                       # number of demand (read+write) hits
system.l2.demand_hits::total                      605                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          247                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          358                       # number of overall hits
system.l2.overall_hits::total                     605                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        50981                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        83913                       # number of ReadReq misses
system.l2.ReadReq_misses::total                134922                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        50981                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        83913                       # number of demand (read+write) misses
system.l2.demand_misses::total                 134922                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        50981                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        83913                       # number of overall misses
system.l2.overall_misses::total                134922                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2538804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   8555232938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2181223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  14304418436                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22864371401                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2538804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   8555232938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2181223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  14304418436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22864371401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2538804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   8555232938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2181223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  14304418436                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22864371401                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        84271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              135527                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12828                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12828                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51228                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        84271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               135527                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51228                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        84271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              135527                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.995178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.995752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.995536                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.995178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.995752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995536                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.995178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.995752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995536                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169253.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167812.183716                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 167786.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170467.251034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169463.626399                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169253.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167812.183716                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 167786.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170467.251034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169463.626399                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169253.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167812.183716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 167786.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170467.251034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169463.626399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12227                       # number of writebacks
system.l2.writebacks::total                     12227                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        50981                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        83913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           134922                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        50981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        83913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            134922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        50981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        83913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           134922                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1665619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5585456159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1422194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   9415163451                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15003707423                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1665619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5585456159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1422194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   9415163451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15003707423                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1665619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5585456159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1422194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   9415163451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15003707423                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.995178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.995536                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.995178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.995752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.995178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.995752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995536                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111041.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109559.564524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109399.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112201.487862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111202.824024                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111041.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109559.564524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109399.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112201.487862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111202.824024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111041.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109559.564524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109399.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112201.487862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111202.824024                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990218                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014012620                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870871.992620                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990218                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868574                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13980504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13980504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13980504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13980504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13980504                       # number of overall hits
system.cpu0.icache.overall_hits::total       13980504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2943719                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2943719                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2943719                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2943719                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2943719                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2943719                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13980520                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13980520                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13980520                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13980520                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13980520                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13980520                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183982.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183982.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183982.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183982.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183982.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183982.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2663704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2663704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2663704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2663704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2663704                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2663704                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177580.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177580.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177580.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177580.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177580.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177580.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51228                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247005889                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51484                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4797.721409                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.325941                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.674059                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809867                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190133                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20096567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20096567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9268                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24107001                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24107001                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24107001                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24107001                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       208664                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       208664                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       208664                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        208664                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       208664                       # number of overall misses
system.cpu0.dcache.overall_misses::total       208664                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33721161281                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33721161281                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33721161281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33721161281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33721161281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33721161281                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20305231                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20305231                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24315665                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24315665                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24315665                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24315665                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010276                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 161605.074574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 161605.074574                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 161605.074574                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 161605.074574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 161605.074574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 161605.074574                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4418                       # number of writebacks
system.cpu0.dcache.writebacks::total             4418                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       157436                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       157436                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       157436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       157436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       157436                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       157436                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51228                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51228                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51228                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8997640341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8997640341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8997640341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8997640341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8997640341                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8997640341                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 175639.110272                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 175639.110272                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 175639.110272                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 175639.110272                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 175639.110272                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 175639.110272                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997551                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096968590                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234151.914460                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13313089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13313089                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13313089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13313089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13313089                       # number of overall hits
system.cpu1.icache.overall_hits::total       13313089                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2725330                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2725330                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2725330                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2725330                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2725330                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2725330                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13313104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13313104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13313104                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13313104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13313104                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13313104                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 181688.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 181688.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 181688.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 181688.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 181688.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 181688.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2289323                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2289323                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2289323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2289323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2289323                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2289323                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176101.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176101.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176101.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176101.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176101.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176101.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 84271                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194642043                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 84527                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2302.720350                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.304796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.695204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907441                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092559                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10809746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10809746                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8023744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8023744                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21514                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21514                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18972                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18972                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18833490                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18833490                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18833490                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18833490                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203062                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203062                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203062                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203062                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203062                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203062                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38665807575                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38665807575                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38665807575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38665807575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38665807575                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38665807575                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11012808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11012808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8023744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8023744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18972                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18972                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19036552                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19036552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19036552                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19036552                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018439                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010667                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 190413.802558                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190413.802558                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 190413.802558                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 190413.802558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 190413.802558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 190413.802558                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8410                       # number of writebacks
system.cpu1.dcache.writebacks::total             8410                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118791                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118791                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        84271                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        84271                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        84271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        84271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        84271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        84271                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15045021396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15045021396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15045021396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15045021396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15045021396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15045021396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178531.421201                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178531.421201                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178531.421201                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178531.421201                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178531.421201                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178531.421201                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
