

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Sat Jan 14 11:18:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_125_1  |     1620|     1620|         2|          1|          1|  1620|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1077
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 826 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 848 
848 --> 849 
849 --> 850 
850 --> 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 862 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 884 
884 --> 885 
885 --> 886 
886 --> 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 898 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 920 
920 --> 921 
921 --> 922 
922 --> 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 934 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 940 
940 --> 941 
941 --> 942 
942 --> 943 
943 --> 944 
944 --> 945 
945 --> 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 951 
951 --> 952 
952 --> 953 
953 --> 954 
954 --> 955 
955 --> 956 
956 --> 957 
957 --> 958 
958 --> 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 970 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 992 
992 --> 993 
993 --> 994 
994 --> 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 1005 
1005 --> 1006 
1006 --> 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1026 
1026 --> 1027 
1027 --> 1028 
1028 --> 1029 
1029 --> 1030 
1030 --> 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1042 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1064 
1064 --> 1065 
1065 --> 1066 
1066 --> 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1074 
1074 --> 1075 
1075 --> 1076 
1076 --> 1077 
1077 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 1078 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_7, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 1079 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 4294967295"   --->   Operation 1080 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 1081 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_7, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 1082 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_r, i64 666, i64 207, i64 4294967295"   --->   Operation 1083 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 1084 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 1085 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%out_conv = alloca i64 1" [../src/matmul.cpp:119]   --->   Operation 1086 'alloca' 'out_conv' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%out_pool = alloca i64 1" [../src/matmul.cpp:120]   --->   Operation 1087 'alloca' 'out_pool' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%img = alloca i64 1" [../src/matmul.cpp:121]   --->   Operation 1088 'alloca' 'img' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%fully_connected_in = alloca i64 1" [../src/matmul.cpp:140]   --->   Operation 1089 'alloca' 'fully_connected_in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 1090 [1/1] (0.48ns)   --->   "%br_ln125 = br void" [../src/matmul.cpp:125]   --->   Operation 1090 'br' 'br_ln125' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%i = phi i11 %add_ln125, void %.split, i11 0, void" [../src/matmul.cpp:125]   --->   Operation 1091 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.94ns)   --->   "%add_ln125 = add i11 %i, i11 1" [../src/matmul.cpp:125]   --->   Operation 1092 'add' 'add_ln125' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1093 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.85ns)   --->   "%icmp_ln125 = icmp_eq  i11 %i, i11 1620" [../src/matmul.cpp:125]   --->   Operation 1094 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1620, i64 1620, i64 1620"   --->   Operation 1095 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %.split, void" [../src/matmul.cpp:125]   --->   Operation 1096 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i" [../src/matmul.cpp:125]   --->   Operation 1097 'zext' 'i_cast' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [../src/matmul.cpp:126]   --->   Operation 1098 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 1099 [2/2] (1.35ns)   --->   "%input_img_load = load i11 %input_img_addr" [../src/matmul.cpp:126]   --->   Operation 1099 'load' 'input_img_load' <Predicate = (!icmp_ln125)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1620> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/matmul.cpp:125]   --->   Operation 1100 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 1101 [1/2] (1.35ns)   --->   "%input_img_load = load i11 %input_img_addr" [../src/matmul.cpp:126]   --->   Operation 1101 'load' 'input_img_load' <Predicate = (!icmp_ln125)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1620> <RAM>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %input_img_load" [../src/matmul.cpp:126]   --->   Operation 1102 'bitcast' 'bitcast_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%img_addr = getelementptr i32 %img, i64 0, i64 %i_cast" [../src/matmul.cpp:126]   --->   Operation 1103 'getelementptr' 'img_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (1.35ns)   --->   "%store_ln126 = store i32 %bitcast_ln126, i11 %img_addr" [../src/matmul.cpp:126]   --->   Operation 1104 'store' 'store_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1105 'br' 'br_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.43>
ST_4 : Operation 1106 [2/2] (1.43ns)   --->   "%call_ln129 = call void @applySingleKernel, i32 %img, i32 0.166379, i32 0.767314, i32 0.347338, i32 -0.874337, i32 -0.139903, i32 0.310183, i32 -0.522428, i32 0.115114, i32 -0.185018, i6 54, i5 30, i32 %out_conv" [../src/matmul.cpp:129]   --->   Operation 1106 'call' 'call_ln129' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 1107 [1/2] (0.00ns)   --->   "%call_ln129 = call void @applySingleKernel, i32 %img, i32 0.166379, i32 0.767314, i32 0.347338, i32 -0.874337, i32 -0.139903, i32 0.310183, i32 -0.522428, i32 0.115114, i32 -0.185018, i6 54, i5 30, i32 %out_conv" [../src/matmul.cpp:129]   --->   Operation 1107 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 4.04>
ST_6 : Operation 1108 [2/2] (4.04ns)   --->   "%call_ln130 = call void @maxPooling, i32 %out_conv, i6 52, i5 28, i32 %out_pool" [../src/matmul.cpp:130]   --->   Operation 1108 'call' 'call_ln130' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 1109 [1/2] (0.00ns)   --->   "%call_ln130 = call void @maxPooling, i32 %out_conv, i6 52, i5 28, i32 %out_pool" [../src/matmul.cpp:130]   --->   Operation 1109 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 1110 [1/1] (0.00ns)   --->   "%out_pool_addr_363 = getelementptr i32 %out_pool, i64 0, i64 0" [../src/matmul.cpp:130]   --->   Operation 1110 'getelementptr' 'out_pool_addr_363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1111 [2/2] (1.35ns)   --->   "%out_pool_load_475 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 1111 'load' 'out_pool_load_475' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 9 <SV = 7> <Delay = 4.70>
ST_9 : Operation 1112 [1/2] (1.35ns)   --->   "%out_pool_load_475 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 1112 'load' 'out_pool_load_475' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_9 : Operation 1113 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast i32 %out_pool_load_475" [../src/matmul.cpp:94]   --->   Operation 1113 'bitcast' 'bitcast_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1114 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %bitcast_ln94" [../src/matmul.cpp:94]   --->   Operation 1115 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1116 [1/1] (0.85ns)   --->   "%icmp_ln94 = icmp_ne  i8 %tmp, i8 255" [../src/matmul.cpp:94]   --->   Operation 1116 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1117 [1/1] (0.97ns)   --->   "%icmp_ln94_1 = icmp_eq  i23 %trunc_ln94, i23 0" [../src/matmul.cpp:94]   --->   Operation 1117 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1118 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp_olt  i32 %out_pool_load_475, i32 0" [../src/matmul.cpp:94]   --->   Operation 1118 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.03>
ST_10 : Operation 1119 [1/1] (0.00ns)   --->   "%out_conv_addr_31 = getelementptr i32 %out_conv, i64 0, i64 0" [../src/matmul.cpp:129]   --->   Operation 1119 'getelementptr' 'out_conv_addr_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%or_ln94 = or i1 %icmp_ln94_1, i1 %icmp_ln94" [../src/matmul.cpp:94]   --->   Operation 1120 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1121 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp_olt  i32 %out_pool_load_475, i32 0" [../src/matmul.cpp:94]   --->   Operation 1121 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %or_ln94, i1 %tmp_1" [../src/matmul.cpp:94]   --->   Operation 1122 'and' 'and_ln94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94, void %._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 1123 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1124 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_363" [../src/matmul.cpp:95]   --->   Operation 1124 'store' 'store_ln95' <Predicate = (and_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_10 : Operation 1125 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge" [../src/matmul.cpp:95]   --->   Operation 1125 'br' 'br_ln95' <Predicate = (and_ln94)> <Delay = 0.00>
ST_10 : Operation 1126 [1/1] (0.00ns)   --->   "%out_pool_addr = getelementptr i32 %out_pool, i64 0, i64 1" [../src/matmul.cpp:94]   --->   Operation 1126 'getelementptr' 'out_pool_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1127 [2/2] (1.35ns)   --->   "%out_pool_load = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 1127 'load' 'out_pool_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 11 <SV = 9> <Delay = 4.70>
ST_11 : Operation 1128 [1/2] (1.35ns)   --->   "%out_pool_load = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 1128 'load' 'out_pool_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_11 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln94_1 = bitcast i32 %out_pool_load" [../src/matmul.cpp:94]   --->   Operation 1129 'bitcast' 'bitcast_ln94_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_1, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1130 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i32 %bitcast_ln94_1" [../src/matmul.cpp:94]   --->   Operation 1131 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1132 [1/1] (0.85ns)   --->   "%icmp_ln94_2 = icmp_ne  i8 %tmp_2, i8 255" [../src/matmul.cpp:94]   --->   Operation 1132 'icmp' 'icmp_ln94_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1133 [1/1] (0.97ns)   --->   "%icmp_ln94_3 = icmp_eq  i23 %trunc_ln94_1, i23 0" [../src/matmul.cpp:94]   --->   Operation 1133 'icmp' 'icmp_ln94_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1134 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp_olt  i32 %out_pool_load, i32 0" [../src/matmul.cpp:94]   --->   Operation 1134 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.03>
ST_12 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_1)   --->   "%or_ln94_1 = or i1 %icmp_ln94_3, i1 %icmp_ln94_2" [../src/matmul.cpp:94]   --->   Operation 1135 'or' 'or_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1136 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp_olt  i32 %out_pool_load, i32 0" [../src/matmul.cpp:94]   --->   Operation 1136 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1137 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_1 = and i1 %or_ln94_1, i1 %tmp_3" [../src/matmul.cpp:94]   --->   Operation 1137 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_1, void %._crit_edge1, void" [../src/matmul.cpp:94]   --->   Operation 1138 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1139 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr" [../src/matmul.cpp:95]   --->   Operation 1139 'store' 'store_ln95' <Predicate = (and_ln94_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_12 : Operation 1140 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge1" [../src/matmul.cpp:95]   --->   Operation 1140 'br' 'br_ln95' <Predicate = (and_ln94_1)> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%out_pool_addr_1 = getelementptr i32 %out_pool, i64 0, i64 2" [../src/matmul.cpp:94]   --->   Operation 1141 'getelementptr' 'out_pool_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1142 [2/2] (1.35ns)   --->   "%out_pool_load_1 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 1142 'load' 'out_pool_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 13 <SV = 11> <Delay = 4.70>
ST_13 : Operation 1143 [1/2] (1.35ns)   --->   "%out_pool_load_1 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 1143 'load' 'out_pool_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_13 : Operation 1144 [1/1] (0.00ns)   --->   "%bitcast_ln94_2 = bitcast i32 %out_pool_load_1" [../src/matmul.cpp:94]   --->   Operation 1144 'bitcast' 'bitcast_ln94_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_2, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1145 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1146 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = trunc i32 %bitcast_ln94_2" [../src/matmul.cpp:94]   --->   Operation 1146 'trunc' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1147 [1/1] (0.85ns)   --->   "%icmp_ln94_4 = icmp_ne  i8 %tmp_4, i8 255" [../src/matmul.cpp:94]   --->   Operation 1147 'icmp' 'icmp_ln94_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1148 [1/1] (0.97ns)   --->   "%icmp_ln94_5 = icmp_eq  i23 %trunc_ln94_2, i23 0" [../src/matmul.cpp:94]   --->   Operation 1148 'icmp' 'icmp_ln94_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1149 [2/2] (3.34ns)   --->   "%tmp_5 = fcmp_olt  i32 %out_pool_load_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 1149 'fcmp' 'tmp_5' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.03>
ST_14 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_2)   --->   "%or_ln94_2 = or i1 %icmp_ln94_5, i1 %icmp_ln94_4" [../src/matmul.cpp:94]   --->   Operation 1150 'or' 'or_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1151 [1/2] (3.34ns)   --->   "%tmp_5 = fcmp_olt  i32 %out_pool_load_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 1151 'fcmp' 'tmp_5' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_2 = and i1 %or_ln94_2, i1 %tmp_5" [../src/matmul.cpp:94]   --->   Operation 1152 'and' 'and_ln94_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1153 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_2, void %._crit_edge146, void" [../src/matmul.cpp:94]   --->   Operation 1153 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1154 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_1" [../src/matmul.cpp:95]   --->   Operation 1154 'store' 'store_ln95' <Predicate = (and_ln94_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_14 : Operation 1155 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge146" [../src/matmul.cpp:95]   --->   Operation 1155 'br' 'br_ln95' <Predicate = (and_ln94_2)> <Delay = 0.00>
ST_14 : Operation 1156 [1/1] (0.00ns)   --->   "%out_pool_addr_2 = getelementptr i32 %out_pool, i64 0, i64 3" [../src/matmul.cpp:94]   --->   Operation 1156 'getelementptr' 'out_pool_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1157 [2/2] (1.35ns)   --->   "%out_pool_load_2 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 1157 'load' 'out_pool_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 15 <SV = 13> <Delay = 4.70>
ST_15 : Operation 1158 [1/2] (1.35ns)   --->   "%out_pool_load_2 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 1158 'load' 'out_pool_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_15 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln94_3 = bitcast i32 %out_pool_load_2" [../src/matmul.cpp:94]   --->   Operation 1159 'bitcast' 'bitcast_ln94_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_3, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1160 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = trunc i32 %bitcast_ln94_3" [../src/matmul.cpp:94]   --->   Operation 1161 'trunc' 'trunc_ln94_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1162 [1/1] (0.85ns)   --->   "%icmp_ln94_6 = icmp_ne  i8 %tmp_6, i8 255" [../src/matmul.cpp:94]   --->   Operation 1162 'icmp' 'icmp_ln94_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (0.97ns)   --->   "%icmp_ln94_7 = icmp_eq  i23 %trunc_ln94_3, i23 0" [../src/matmul.cpp:94]   --->   Operation 1163 'icmp' 'icmp_ln94_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [2/2] (3.34ns)   --->   "%tmp_7 = fcmp_olt  i32 %out_pool_load_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 1164 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.03>
ST_16 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_3)   --->   "%or_ln94_3 = or i1 %icmp_ln94_7, i1 %icmp_ln94_6" [../src/matmul.cpp:94]   --->   Operation 1165 'or' 'or_ln94_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1166 [1/2] (3.34ns)   --->   "%tmp_7 = fcmp_olt  i32 %out_pool_load_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 1166 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_3 = and i1 %or_ln94_3, i1 %tmp_7" [../src/matmul.cpp:94]   --->   Operation 1167 'and' 'and_ln94_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_3, void %._crit_edge147, void" [../src/matmul.cpp:94]   --->   Operation 1168 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1169 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_2" [../src/matmul.cpp:95]   --->   Operation 1169 'store' 'store_ln95' <Predicate = (and_ln94_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_16 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge147" [../src/matmul.cpp:95]   --->   Operation 1170 'br' 'br_ln95' <Predicate = (and_ln94_3)> <Delay = 0.00>
ST_16 : Operation 1171 [1/1] (0.00ns)   --->   "%out_pool_addr_3 = getelementptr i32 %out_pool, i64 0, i64 4" [../src/matmul.cpp:94]   --->   Operation 1171 'getelementptr' 'out_pool_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1172 [2/2] (1.35ns)   --->   "%out_pool_load_3 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 1172 'load' 'out_pool_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 17 <SV = 15> <Delay = 4.70>
ST_17 : Operation 1173 [1/2] (1.35ns)   --->   "%out_pool_load_3 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 1173 'load' 'out_pool_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_17 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln94_4 = bitcast i32 %out_pool_load_3" [../src/matmul.cpp:94]   --->   Operation 1174 'bitcast' 'bitcast_ln94_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_4, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1175 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = trunc i32 %bitcast_ln94_4" [../src/matmul.cpp:94]   --->   Operation 1176 'trunc' 'trunc_ln94_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1177 [1/1] (0.85ns)   --->   "%icmp_ln94_8 = icmp_ne  i8 %tmp_8, i8 255" [../src/matmul.cpp:94]   --->   Operation 1177 'icmp' 'icmp_ln94_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1178 [1/1] (0.97ns)   --->   "%icmp_ln94_9 = icmp_eq  i23 %trunc_ln94_4, i23 0" [../src/matmul.cpp:94]   --->   Operation 1178 'icmp' 'icmp_ln94_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1179 [2/2] (3.34ns)   --->   "%tmp_9 = fcmp_olt  i32 %out_pool_load_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 1179 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 5.03>
ST_18 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_4)   --->   "%or_ln94_4 = or i1 %icmp_ln94_9, i1 %icmp_ln94_8" [../src/matmul.cpp:94]   --->   Operation 1180 'or' 'or_ln94_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1181 [1/2] (3.34ns)   --->   "%tmp_9 = fcmp_olt  i32 %out_pool_load_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 1181 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_4 = and i1 %or_ln94_4, i1 %tmp_9" [../src/matmul.cpp:94]   --->   Operation 1182 'and' 'and_ln94_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_4, void %._crit_edge148, void" [../src/matmul.cpp:94]   --->   Operation 1183 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1184 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_3" [../src/matmul.cpp:95]   --->   Operation 1184 'store' 'store_ln95' <Predicate = (and_ln94_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_18 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge148" [../src/matmul.cpp:95]   --->   Operation 1185 'br' 'br_ln95' <Predicate = (and_ln94_4)> <Delay = 0.00>
ST_18 : Operation 1186 [1/1] (0.00ns)   --->   "%out_pool_addr_4 = getelementptr i32 %out_pool, i64 0, i64 5" [../src/matmul.cpp:94]   --->   Operation 1186 'getelementptr' 'out_pool_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1187 [2/2] (1.35ns)   --->   "%out_pool_load_4 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 1187 'load' 'out_pool_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 19 <SV = 17> <Delay = 4.70>
ST_19 : Operation 1188 [1/2] (1.35ns)   --->   "%out_pool_load_4 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 1188 'load' 'out_pool_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_19 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln94_5 = bitcast i32 %out_pool_load_4" [../src/matmul.cpp:94]   --->   Operation 1189 'bitcast' 'bitcast_ln94_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_5, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln94_5 = trunc i32 %bitcast_ln94_5" [../src/matmul.cpp:94]   --->   Operation 1191 'trunc' 'trunc_ln94_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1192 [1/1] (0.85ns)   --->   "%icmp_ln94_10 = icmp_ne  i8 %tmp_s, i8 255" [../src/matmul.cpp:94]   --->   Operation 1192 'icmp' 'icmp_ln94_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1193 [1/1] (0.97ns)   --->   "%icmp_ln94_11 = icmp_eq  i23 %trunc_ln94_5, i23 0" [../src/matmul.cpp:94]   --->   Operation 1193 'icmp' 'icmp_ln94_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1194 [2/2] (3.34ns)   --->   "%tmp_10 = fcmp_olt  i32 %out_pool_load_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 1194 'fcmp' 'tmp_10' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 5.03>
ST_20 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_5)   --->   "%or_ln94_5 = or i1 %icmp_ln94_11, i1 %icmp_ln94_10" [../src/matmul.cpp:94]   --->   Operation 1195 'or' 'or_ln94_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1196 [1/2] (3.34ns)   --->   "%tmp_10 = fcmp_olt  i32 %out_pool_load_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 1196 'fcmp' 'tmp_10' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1197 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_5 = and i1 %or_ln94_5, i1 %tmp_10" [../src/matmul.cpp:94]   --->   Operation 1197 'and' 'and_ln94_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1198 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_5, void %._crit_edge149, void" [../src/matmul.cpp:94]   --->   Operation 1198 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1199 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_4" [../src/matmul.cpp:95]   --->   Operation 1199 'store' 'store_ln95' <Predicate = (and_ln94_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_20 : Operation 1200 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge149" [../src/matmul.cpp:95]   --->   Operation 1200 'br' 'br_ln95' <Predicate = (and_ln94_5)> <Delay = 0.00>
ST_20 : Operation 1201 [1/1] (0.00ns)   --->   "%out_pool_addr_5 = getelementptr i32 %out_pool, i64 0, i64 6" [../src/matmul.cpp:94]   --->   Operation 1201 'getelementptr' 'out_pool_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1202 [2/2] (1.35ns)   --->   "%out_pool_load_5 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 1202 'load' 'out_pool_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 21 <SV = 19> <Delay = 4.70>
ST_21 : Operation 1203 [1/2] (1.35ns)   --->   "%out_pool_load_5 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 1203 'load' 'out_pool_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_21 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln94_6 = bitcast i32 %out_pool_load_5" [../src/matmul.cpp:94]   --->   Operation 1204 'bitcast' 'bitcast_ln94_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_6, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1205 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln94_6 = trunc i32 %bitcast_ln94_6" [../src/matmul.cpp:94]   --->   Operation 1206 'trunc' 'trunc_ln94_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1207 [1/1] (0.85ns)   --->   "%icmp_ln94_12 = icmp_ne  i8 %tmp_11, i8 255" [../src/matmul.cpp:94]   --->   Operation 1207 'icmp' 'icmp_ln94_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1208 [1/1] (0.97ns)   --->   "%icmp_ln94_13 = icmp_eq  i23 %trunc_ln94_6, i23 0" [../src/matmul.cpp:94]   --->   Operation 1208 'icmp' 'icmp_ln94_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1209 [2/2] (3.34ns)   --->   "%tmp_12 = fcmp_olt  i32 %out_pool_load_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 1209 'fcmp' 'tmp_12' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 5.03>
ST_22 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_6)   --->   "%or_ln94_6 = or i1 %icmp_ln94_13, i1 %icmp_ln94_12" [../src/matmul.cpp:94]   --->   Operation 1210 'or' 'or_ln94_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1211 [1/2] (3.34ns)   --->   "%tmp_12 = fcmp_olt  i32 %out_pool_load_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 1211 'fcmp' 'tmp_12' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1212 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_6 = and i1 %or_ln94_6, i1 %tmp_12" [../src/matmul.cpp:94]   --->   Operation 1212 'and' 'and_ln94_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_6, void %._crit_edge150, void" [../src/matmul.cpp:94]   --->   Operation 1213 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1214 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_5" [../src/matmul.cpp:95]   --->   Operation 1214 'store' 'store_ln95' <Predicate = (and_ln94_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_22 : Operation 1215 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge150" [../src/matmul.cpp:95]   --->   Operation 1215 'br' 'br_ln95' <Predicate = (and_ln94_6)> <Delay = 0.00>
ST_22 : Operation 1216 [1/1] (0.00ns)   --->   "%out_pool_addr_6 = getelementptr i32 %out_pool, i64 0, i64 7" [../src/matmul.cpp:94]   --->   Operation 1216 'getelementptr' 'out_pool_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1217 [2/2] (1.35ns)   --->   "%out_pool_load_6 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 1217 'load' 'out_pool_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 23 <SV = 21> <Delay = 4.70>
ST_23 : Operation 1218 [1/2] (1.35ns)   --->   "%out_pool_load_6 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 1218 'load' 'out_pool_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_23 : Operation 1219 [1/1] (0.00ns)   --->   "%bitcast_ln94_7 = bitcast i32 %out_pool_load_6" [../src/matmul.cpp:94]   --->   Operation 1219 'bitcast' 'bitcast_ln94_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_7, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1220 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln94_7 = trunc i32 %bitcast_ln94_7" [../src/matmul.cpp:94]   --->   Operation 1221 'trunc' 'trunc_ln94_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1222 [1/1] (0.85ns)   --->   "%icmp_ln94_14 = icmp_ne  i8 %tmp_13, i8 255" [../src/matmul.cpp:94]   --->   Operation 1222 'icmp' 'icmp_ln94_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1223 [1/1] (0.97ns)   --->   "%icmp_ln94_15 = icmp_eq  i23 %trunc_ln94_7, i23 0" [../src/matmul.cpp:94]   --->   Operation 1223 'icmp' 'icmp_ln94_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1224 [2/2] (3.34ns)   --->   "%tmp_14 = fcmp_olt  i32 %out_pool_load_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 1224 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 5.03>
ST_24 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_7)   --->   "%or_ln94_7 = or i1 %icmp_ln94_15, i1 %icmp_ln94_14" [../src/matmul.cpp:94]   --->   Operation 1225 'or' 'or_ln94_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1226 [1/2] (3.34ns)   --->   "%tmp_14 = fcmp_olt  i32 %out_pool_load_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 1226 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1227 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_7 = and i1 %or_ln94_7, i1 %tmp_14" [../src/matmul.cpp:94]   --->   Operation 1227 'and' 'and_ln94_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1228 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_7, void %._crit_edge151, void" [../src/matmul.cpp:94]   --->   Operation 1228 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1229 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_6" [../src/matmul.cpp:95]   --->   Operation 1229 'store' 'store_ln95' <Predicate = (and_ln94_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_24 : Operation 1230 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge151" [../src/matmul.cpp:95]   --->   Operation 1230 'br' 'br_ln95' <Predicate = (and_ln94_7)> <Delay = 0.00>
ST_24 : Operation 1231 [1/1] (0.00ns)   --->   "%out_pool_addr_7 = getelementptr i32 %out_pool, i64 0, i64 8" [../src/matmul.cpp:94]   --->   Operation 1231 'getelementptr' 'out_pool_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1232 [2/2] (1.35ns)   --->   "%out_pool_load_7 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 1232 'load' 'out_pool_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 25 <SV = 23> <Delay = 4.70>
ST_25 : Operation 1233 [1/2] (1.35ns)   --->   "%out_pool_load_7 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 1233 'load' 'out_pool_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_25 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln94_8 = bitcast i32 %out_pool_load_7" [../src/matmul.cpp:94]   --->   Operation 1234 'bitcast' 'bitcast_ln94_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_8, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1235 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln94_8 = trunc i32 %bitcast_ln94_8" [../src/matmul.cpp:94]   --->   Operation 1236 'trunc' 'trunc_ln94_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1237 [1/1] (0.85ns)   --->   "%icmp_ln94_16 = icmp_ne  i8 %tmp_15, i8 255" [../src/matmul.cpp:94]   --->   Operation 1237 'icmp' 'icmp_ln94_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1238 [1/1] (0.97ns)   --->   "%icmp_ln94_17 = icmp_eq  i23 %trunc_ln94_8, i23 0" [../src/matmul.cpp:94]   --->   Operation 1238 'icmp' 'icmp_ln94_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1239 [2/2] (3.34ns)   --->   "%tmp_16 = fcmp_olt  i32 %out_pool_load_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 1239 'fcmp' 'tmp_16' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 5.03>
ST_26 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_8)   --->   "%or_ln94_8 = or i1 %icmp_ln94_17, i1 %icmp_ln94_16" [../src/matmul.cpp:94]   --->   Operation 1240 'or' 'or_ln94_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1241 [1/2] (3.34ns)   --->   "%tmp_16 = fcmp_olt  i32 %out_pool_load_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 1241 'fcmp' 'tmp_16' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1242 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_8 = and i1 %or_ln94_8, i1 %tmp_16" [../src/matmul.cpp:94]   --->   Operation 1242 'and' 'and_ln94_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1243 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_8, void %._crit_edge152, void" [../src/matmul.cpp:94]   --->   Operation 1243 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1244 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_7" [../src/matmul.cpp:95]   --->   Operation 1244 'store' 'store_ln95' <Predicate = (and_ln94_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_26 : Operation 1245 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge152" [../src/matmul.cpp:95]   --->   Operation 1245 'br' 'br_ln95' <Predicate = (and_ln94_8)> <Delay = 0.00>
ST_26 : Operation 1246 [1/1] (0.00ns)   --->   "%out_pool_addr_8 = getelementptr i32 %out_pool, i64 0, i64 9" [../src/matmul.cpp:94]   --->   Operation 1246 'getelementptr' 'out_pool_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1247 [2/2] (1.35ns)   --->   "%out_pool_load_8 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 1247 'load' 'out_pool_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 27 <SV = 25> <Delay = 4.70>
ST_27 : Operation 1248 [1/2] (1.35ns)   --->   "%out_pool_load_8 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 1248 'load' 'out_pool_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_27 : Operation 1249 [1/1] (0.00ns)   --->   "%bitcast_ln94_9 = bitcast i32 %out_pool_load_8" [../src/matmul.cpp:94]   --->   Operation 1249 'bitcast' 'bitcast_ln94_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_9, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1250 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln94_9 = trunc i32 %bitcast_ln94_9" [../src/matmul.cpp:94]   --->   Operation 1251 'trunc' 'trunc_ln94_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1252 [1/1] (0.85ns)   --->   "%icmp_ln94_18 = icmp_ne  i8 %tmp_17, i8 255" [../src/matmul.cpp:94]   --->   Operation 1252 'icmp' 'icmp_ln94_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1253 [1/1] (0.97ns)   --->   "%icmp_ln94_19 = icmp_eq  i23 %trunc_ln94_9, i23 0" [../src/matmul.cpp:94]   --->   Operation 1253 'icmp' 'icmp_ln94_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1254 [2/2] (3.34ns)   --->   "%tmp_18 = fcmp_olt  i32 %out_pool_load_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 1254 'fcmp' 'tmp_18' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 5.03>
ST_28 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_9)   --->   "%or_ln94_9 = or i1 %icmp_ln94_19, i1 %icmp_ln94_18" [../src/matmul.cpp:94]   --->   Operation 1255 'or' 'or_ln94_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1256 [1/2] (3.34ns)   --->   "%tmp_18 = fcmp_olt  i32 %out_pool_load_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 1256 'fcmp' 'tmp_18' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_9 = and i1 %or_ln94_9, i1 %tmp_18" [../src/matmul.cpp:94]   --->   Operation 1257 'and' 'and_ln94_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1258 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_9, void %._crit_edge153, void" [../src/matmul.cpp:94]   --->   Operation 1258 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1259 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_8" [../src/matmul.cpp:95]   --->   Operation 1259 'store' 'store_ln95' <Predicate = (and_ln94_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_28 : Operation 1260 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge153" [../src/matmul.cpp:95]   --->   Operation 1260 'br' 'br_ln95' <Predicate = (and_ln94_9)> <Delay = 0.00>
ST_28 : Operation 1261 [1/1] (0.00ns)   --->   "%out_pool_addr_9 = getelementptr i32 %out_pool, i64 0, i64 10" [../src/matmul.cpp:94]   --->   Operation 1261 'getelementptr' 'out_pool_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1262 [2/2] (1.35ns)   --->   "%out_pool_load_9 = load i11 %out_pool_addr_9" [../src/matmul.cpp:94]   --->   Operation 1262 'load' 'out_pool_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 29 <SV = 27> <Delay = 4.70>
ST_29 : Operation 1263 [1/2] (1.35ns)   --->   "%out_pool_load_9 = load i11 %out_pool_addr_9" [../src/matmul.cpp:94]   --->   Operation 1263 'load' 'out_pool_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_29 : Operation 1264 [1/1] (0.00ns)   --->   "%bitcast_ln94_10 = bitcast i32 %out_pool_load_9" [../src/matmul.cpp:94]   --->   Operation 1264 'bitcast' 'bitcast_ln94_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_10, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1265 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln94_10 = trunc i32 %bitcast_ln94_10" [../src/matmul.cpp:94]   --->   Operation 1266 'trunc' 'trunc_ln94_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1267 [1/1] (0.85ns)   --->   "%icmp_ln94_20 = icmp_ne  i8 %tmp_19, i8 255" [../src/matmul.cpp:94]   --->   Operation 1267 'icmp' 'icmp_ln94_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1268 [1/1] (0.97ns)   --->   "%icmp_ln94_21 = icmp_eq  i23 %trunc_ln94_10, i23 0" [../src/matmul.cpp:94]   --->   Operation 1268 'icmp' 'icmp_ln94_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1269 [2/2] (3.34ns)   --->   "%tmp_20 = fcmp_olt  i32 %out_pool_load_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 1269 'fcmp' 'tmp_20' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 5.03>
ST_30 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_10)   --->   "%or_ln94_10 = or i1 %icmp_ln94_21, i1 %icmp_ln94_20" [../src/matmul.cpp:94]   --->   Operation 1270 'or' 'or_ln94_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1271 [1/2] (3.34ns)   --->   "%tmp_20 = fcmp_olt  i32 %out_pool_load_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 1271 'fcmp' 'tmp_20' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1272 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_10 = and i1 %or_ln94_10, i1 %tmp_20" [../src/matmul.cpp:94]   --->   Operation 1272 'and' 'and_ln94_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_10, void %._crit_edge154, void" [../src/matmul.cpp:94]   --->   Operation 1273 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1274 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_9" [../src/matmul.cpp:95]   --->   Operation 1274 'store' 'store_ln95' <Predicate = (and_ln94_10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_30 : Operation 1275 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge154" [../src/matmul.cpp:95]   --->   Operation 1275 'br' 'br_ln95' <Predicate = (and_ln94_10)> <Delay = 0.00>
ST_30 : Operation 1276 [1/1] (0.00ns)   --->   "%out_pool_addr_10 = getelementptr i32 %out_pool, i64 0, i64 11" [../src/matmul.cpp:94]   --->   Operation 1276 'getelementptr' 'out_pool_addr_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1277 [2/2] (1.35ns)   --->   "%out_pool_load_10 = load i11 %out_pool_addr_10" [../src/matmul.cpp:94]   --->   Operation 1277 'load' 'out_pool_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 31 <SV = 29> <Delay = 4.70>
ST_31 : Operation 1278 [1/2] (1.35ns)   --->   "%out_pool_load_10 = load i11 %out_pool_addr_10" [../src/matmul.cpp:94]   --->   Operation 1278 'load' 'out_pool_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_31 : Operation 1279 [1/1] (0.00ns)   --->   "%bitcast_ln94_11 = bitcast i32 %out_pool_load_10" [../src/matmul.cpp:94]   --->   Operation 1279 'bitcast' 'bitcast_ln94_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_11, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1280 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln94_11 = trunc i32 %bitcast_ln94_11" [../src/matmul.cpp:94]   --->   Operation 1281 'trunc' 'trunc_ln94_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1282 [1/1] (0.85ns)   --->   "%icmp_ln94_22 = icmp_ne  i8 %tmp_21, i8 255" [../src/matmul.cpp:94]   --->   Operation 1282 'icmp' 'icmp_ln94_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1283 [1/1] (0.97ns)   --->   "%icmp_ln94_23 = icmp_eq  i23 %trunc_ln94_11, i23 0" [../src/matmul.cpp:94]   --->   Operation 1283 'icmp' 'icmp_ln94_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1284 [2/2] (3.34ns)   --->   "%tmp_22 = fcmp_olt  i32 %out_pool_load_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 1284 'fcmp' 'tmp_22' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 5.03>
ST_32 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_11)   --->   "%or_ln94_11 = or i1 %icmp_ln94_23, i1 %icmp_ln94_22" [../src/matmul.cpp:94]   --->   Operation 1285 'or' 'or_ln94_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1286 [1/2] (3.34ns)   --->   "%tmp_22 = fcmp_olt  i32 %out_pool_load_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 1286 'fcmp' 'tmp_22' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_11 = and i1 %or_ln94_11, i1 %tmp_22" [../src/matmul.cpp:94]   --->   Operation 1287 'and' 'and_ln94_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1288 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_11, void %._crit_edge155, void" [../src/matmul.cpp:94]   --->   Operation 1288 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1289 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_10" [../src/matmul.cpp:95]   --->   Operation 1289 'store' 'store_ln95' <Predicate = (and_ln94_11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_32 : Operation 1290 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge155" [../src/matmul.cpp:95]   --->   Operation 1290 'br' 'br_ln95' <Predicate = (and_ln94_11)> <Delay = 0.00>
ST_32 : Operation 1291 [1/1] (0.00ns)   --->   "%out_pool_addr_11 = getelementptr i32 %out_pool, i64 0, i64 12" [../src/matmul.cpp:94]   --->   Operation 1291 'getelementptr' 'out_pool_addr_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1292 [2/2] (1.35ns)   --->   "%out_pool_load_11 = load i11 %out_pool_addr_11" [../src/matmul.cpp:94]   --->   Operation 1292 'load' 'out_pool_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 33 <SV = 31> <Delay = 4.70>
ST_33 : Operation 1293 [1/2] (1.35ns)   --->   "%out_pool_load_11 = load i11 %out_pool_addr_11" [../src/matmul.cpp:94]   --->   Operation 1293 'load' 'out_pool_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_33 : Operation 1294 [1/1] (0.00ns)   --->   "%bitcast_ln94_12 = bitcast i32 %out_pool_load_11" [../src/matmul.cpp:94]   --->   Operation 1294 'bitcast' 'bitcast_ln94_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_12, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1295 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln94_12 = trunc i32 %bitcast_ln94_12" [../src/matmul.cpp:94]   --->   Operation 1296 'trunc' 'trunc_ln94_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1297 [1/1] (0.85ns)   --->   "%icmp_ln94_24 = icmp_ne  i8 %tmp_23, i8 255" [../src/matmul.cpp:94]   --->   Operation 1297 'icmp' 'icmp_ln94_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1298 [1/1] (0.97ns)   --->   "%icmp_ln94_25 = icmp_eq  i23 %trunc_ln94_12, i23 0" [../src/matmul.cpp:94]   --->   Operation 1298 'icmp' 'icmp_ln94_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1299 [2/2] (3.34ns)   --->   "%tmp_24 = fcmp_olt  i32 %out_pool_load_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 1299 'fcmp' 'tmp_24' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 5.03>
ST_34 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_12)   --->   "%or_ln94_12 = or i1 %icmp_ln94_25, i1 %icmp_ln94_24" [../src/matmul.cpp:94]   --->   Operation 1300 'or' 'or_ln94_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1301 [1/2] (3.34ns)   --->   "%tmp_24 = fcmp_olt  i32 %out_pool_load_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 1301 'fcmp' 'tmp_24' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1302 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_12 = and i1 %or_ln94_12, i1 %tmp_24" [../src/matmul.cpp:94]   --->   Operation 1302 'and' 'and_ln94_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_12, void %._crit_edge156, void" [../src/matmul.cpp:94]   --->   Operation 1303 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_11" [../src/matmul.cpp:95]   --->   Operation 1304 'store' 'store_ln95' <Predicate = (and_ln94_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_34 : Operation 1305 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge156" [../src/matmul.cpp:95]   --->   Operation 1305 'br' 'br_ln95' <Predicate = (and_ln94_12)> <Delay = 0.00>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%out_pool_addr_12 = getelementptr i32 %out_pool, i64 0, i64 13" [../src/matmul.cpp:94]   --->   Operation 1306 'getelementptr' 'out_pool_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1307 [2/2] (1.35ns)   --->   "%out_pool_load_12 = load i11 %out_pool_addr_12" [../src/matmul.cpp:94]   --->   Operation 1307 'load' 'out_pool_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 35 <SV = 33> <Delay = 4.70>
ST_35 : Operation 1308 [1/2] (1.35ns)   --->   "%out_pool_load_12 = load i11 %out_pool_addr_12" [../src/matmul.cpp:94]   --->   Operation 1308 'load' 'out_pool_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_35 : Operation 1309 [1/1] (0.00ns)   --->   "%bitcast_ln94_13 = bitcast i32 %out_pool_load_12" [../src/matmul.cpp:94]   --->   Operation 1309 'bitcast' 'bitcast_ln94_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_13, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1310 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln94_13 = trunc i32 %bitcast_ln94_13" [../src/matmul.cpp:94]   --->   Operation 1311 'trunc' 'trunc_ln94_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1312 [1/1] (0.85ns)   --->   "%icmp_ln94_26 = icmp_ne  i8 %tmp_25, i8 255" [../src/matmul.cpp:94]   --->   Operation 1312 'icmp' 'icmp_ln94_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1313 [1/1] (0.97ns)   --->   "%icmp_ln94_27 = icmp_eq  i23 %trunc_ln94_13, i23 0" [../src/matmul.cpp:94]   --->   Operation 1313 'icmp' 'icmp_ln94_27' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1314 [2/2] (3.34ns)   --->   "%tmp_26 = fcmp_olt  i32 %out_pool_load_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 1314 'fcmp' 'tmp_26' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 5.03>
ST_36 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_13)   --->   "%or_ln94_13 = or i1 %icmp_ln94_27, i1 %icmp_ln94_26" [../src/matmul.cpp:94]   --->   Operation 1315 'or' 'or_ln94_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1316 [1/2] (3.34ns)   --->   "%tmp_26 = fcmp_olt  i32 %out_pool_load_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 1316 'fcmp' 'tmp_26' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1317 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_13 = and i1 %or_ln94_13, i1 %tmp_26" [../src/matmul.cpp:94]   --->   Operation 1317 'and' 'and_ln94_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1318 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_13, void %._crit_edge157, void" [../src/matmul.cpp:94]   --->   Operation 1318 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1319 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_12" [../src/matmul.cpp:95]   --->   Operation 1319 'store' 'store_ln95' <Predicate = (and_ln94_13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_36 : Operation 1320 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge157" [../src/matmul.cpp:95]   --->   Operation 1320 'br' 'br_ln95' <Predicate = (and_ln94_13)> <Delay = 0.00>
ST_36 : Operation 1321 [1/1] (0.00ns)   --->   "%out_pool_addr_13 = getelementptr i32 %out_pool, i64 0, i64 14" [../src/matmul.cpp:94]   --->   Operation 1321 'getelementptr' 'out_pool_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1322 [2/2] (1.35ns)   --->   "%out_pool_load_13 = load i11 %out_pool_addr_13" [../src/matmul.cpp:94]   --->   Operation 1322 'load' 'out_pool_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 37 <SV = 35> <Delay = 4.70>
ST_37 : Operation 1323 [1/2] (1.35ns)   --->   "%out_pool_load_13 = load i11 %out_pool_addr_13" [../src/matmul.cpp:94]   --->   Operation 1323 'load' 'out_pool_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_37 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln94_14 = bitcast i32 %out_pool_load_13" [../src/matmul.cpp:94]   --->   Operation 1324 'bitcast' 'bitcast_ln94_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_14, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1325 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln94_14 = trunc i32 %bitcast_ln94_14" [../src/matmul.cpp:94]   --->   Operation 1326 'trunc' 'trunc_ln94_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1327 [1/1] (0.85ns)   --->   "%icmp_ln94_28 = icmp_ne  i8 %tmp_27, i8 255" [../src/matmul.cpp:94]   --->   Operation 1327 'icmp' 'icmp_ln94_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1328 [1/1] (0.97ns)   --->   "%icmp_ln94_29 = icmp_eq  i23 %trunc_ln94_14, i23 0" [../src/matmul.cpp:94]   --->   Operation 1328 'icmp' 'icmp_ln94_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1329 [2/2] (3.34ns)   --->   "%tmp_28 = fcmp_olt  i32 %out_pool_load_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 1329 'fcmp' 'tmp_28' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 5.03>
ST_38 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_14)   --->   "%or_ln94_14 = or i1 %icmp_ln94_29, i1 %icmp_ln94_28" [../src/matmul.cpp:94]   --->   Operation 1330 'or' 'or_ln94_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1331 [1/2] (3.34ns)   --->   "%tmp_28 = fcmp_olt  i32 %out_pool_load_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 1331 'fcmp' 'tmp_28' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_14 = and i1 %or_ln94_14, i1 %tmp_28" [../src/matmul.cpp:94]   --->   Operation 1332 'and' 'and_ln94_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1333 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_14, void %._crit_edge158, void" [../src/matmul.cpp:94]   --->   Operation 1333 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1334 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_13" [../src/matmul.cpp:95]   --->   Operation 1334 'store' 'store_ln95' <Predicate = (and_ln94_14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_38 : Operation 1335 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge158" [../src/matmul.cpp:95]   --->   Operation 1335 'br' 'br_ln95' <Predicate = (and_ln94_14)> <Delay = 0.00>
ST_38 : Operation 1336 [1/1] (0.00ns)   --->   "%out_pool_addr_14 = getelementptr i32 %out_pool, i64 0, i64 15" [../src/matmul.cpp:94]   --->   Operation 1336 'getelementptr' 'out_pool_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1337 [2/2] (1.35ns)   --->   "%out_pool_load_14 = load i11 %out_pool_addr_14" [../src/matmul.cpp:94]   --->   Operation 1337 'load' 'out_pool_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 39 <SV = 37> <Delay = 4.70>
ST_39 : Operation 1338 [1/2] (1.35ns)   --->   "%out_pool_load_14 = load i11 %out_pool_addr_14" [../src/matmul.cpp:94]   --->   Operation 1338 'load' 'out_pool_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_39 : Operation 1339 [1/1] (0.00ns)   --->   "%bitcast_ln94_15 = bitcast i32 %out_pool_load_14" [../src/matmul.cpp:94]   --->   Operation 1339 'bitcast' 'bitcast_ln94_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_15, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1340 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln94_15 = trunc i32 %bitcast_ln94_15" [../src/matmul.cpp:94]   --->   Operation 1341 'trunc' 'trunc_ln94_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1342 [1/1] (0.85ns)   --->   "%icmp_ln94_30 = icmp_ne  i8 %tmp_29, i8 255" [../src/matmul.cpp:94]   --->   Operation 1342 'icmp' 'icmp_ln94_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1343 [1/1] (0.97ns)   --->   "%icmp_ln94_31 = icmp_eq  i23 %trunc_ln94_15, i23 0" [../src/matmul.cpp:94]   --->   Operation 1343 'icmp' 'icmp_ln94_31' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1344 [2/2] (3.34ns)   --->   "%tmp_30 = fcmp_olt  i32 %out_pool_load_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 1344 'fcmp' 'tmp_30' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 5.03>
ST_40 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_15)   --->   "%or_ln94_15 = or i1 %icmp_ln94_31, i1 %icmp_ln94_30" [../src/matmul.cpp:94]   --->   Operation 1345 'or' 'or_ln94_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1346 [1/2] (3.34ns)   --->   "%tmp_30 = fcmp_olt  i32 %out_pool_load_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 1346 'fcmp' 'tmp_30' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1347 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_15 = and i1 %or_ln94_15, i1 %tmp_30" [../src/matmul.cpp:94]   --->   Operation 1347 'and' 'and_ln94_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1348 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_15, void %._crit_edge159, void" [../src/matmul.cpp:94]   --->   Operation 1348 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1349 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_14" [../src/matmul.cpp:95]   --->   Operation 1349 'store' 'store_ln95' <Predicate = (and_ln94_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_40 : Operation 1350 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge159" [../src/matmul.cpp:95]   --->   Operation 1350 'br' 'br_ln95' <Predicate = (and_ln94_15)> <Delay = 0.00>
ST_40 : Operation 1351 [1/1] (0.00ns)   --->   "%out_pool_addr_15 = getelementptr i32 %out_pool, i64 0, i64 16" [../src/matmul.cpp:94]   --->   Operation 1351 'getelementptr' 'out_pool_addr_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1352 [2/2] (1.35ns)   --->   "%out_pool_load_15 = load i11 %out_pool_addr_15" [../src/matmul.cpp:94]   --->   Operation 1352 'load' 'out_pool_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 41 <SV = 39> <Delay = 4.70>
ST_41 : Operation 1353 [1/2] (1.35ns)   --->   "%out_pool_load_15 = load i11 %out_pool_addr_15" [../src/matmul.cpp:94]   --->   Operation 1353 'load' 'out_pool_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_41 : Operation 1354 [1/1] (0.00ns)   --->   "%bitcast_ln94_16 = bitcast i32 %out_pool_load_15" [../src/matmul.cpp:94]   --->   Operation 1354 'bitcast' 'bitcast_ln94_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_16, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1355 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln94_16 = trunc i32 %bitcast_ln94_16" [../src/matmul.cpp:94]   --->   Operation 1356 'trunc' 'trunc_ln94_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1357 [1/1] (0.85ns)   --->   "%icmp_ln94_32 = icmp_ne  i8 %tmp_31, i8 255" [../src/matmul.cpp:94]   --->   Operation 1357 'icmp' 'icmp_ln94_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1358 [1/1] (0.97ns)   --->   "%icmp_ln94_33 = icmp_eq  i23 %trunc_ln94_16, i23 0" [../src/matmul.cpp:94]   --->   Operation 1358 'icmp' 'icmp_ln94_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1359 [2/2] (3.34ns)   --->   "%tmp_32 = fcmp_olt  i32 %out_pool_load_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 1359 'fcmp' 'tmp_32' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 5.03>
ST_42 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_16)   --->   "%or_ln94_16 = or i1 %icmp_ln94_33, i1 %icmp_ln94_32" [../src/matmul.cpp:94]   --->   Operation 1360 'or' 'or_ln94_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1361 [1/2] (3.34ns)   --->   "%tmp_32 = fcmp_olt  i32 %out_pool_load_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 1361 'fcmp' 'tmp_32' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1362 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_16 = and i1 %or_ln94_16, i1 %tmp_32" [../src/matmul.cpp:94]   --->   Operation 1362 'and' 'and_ln94_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_16, void %._crit_edge160, void" [../src/matmul.cpp:94]   --->   Operation 1363 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1364 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_15" [../src/matmul.cpp:95]   --->   Operation 1364 'store' 'store_ln95' <Predicate = (and_ln94_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_42 : Operation 1365 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge160" [../src/matmul.cpp:95]   --->   Operation 1365 'br' 'br_ln95' <Predicate = (and_ln94_16)> <Delay = 0.00>
ST_42 : Operation 1366 [1/1] (0.00ns)   --->   "%out_pool_addr_16 = getelementptr i32 %out_pool, i64 0, i64 17" [../src/matmul.cpp:94]   --->   Operation 1366 'getelementptr' 'out_pool_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1367 [2/2] (1.35ns)   --->   "%out_pool_load_16 = load i11 %out_pool_addr_16" [../src/matmul.cpp:94]   --->   Operation 1367 'load' 'out_pool_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 43 <SV = 41> <Delay = 4.70>
ST_43 : Operation 1368 [1/2] (1.35ns)   --->   "%out_pool_load_16 = load i11 %out_pool_addr_16" [../src/matmul.cpp:94]   --->   Operation 1368 'load' 'out_pool_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_43 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln94_17 = bitcast i32 %out_pool_load_16" [../src/matmul.cpp:94]   --->   Operation 1369 'bitcast' 'bitcast_ln94_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_17, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1370 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln94_17 = trunc i32 %bitcast_ln94_17" [../src/matmul.cpp:94]   --->   Operation 1371 'trunc' 'trunc_ln94_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1372 [1/1] (0.85ns)   --->   "%icmp_ln94_34 = icmp_ne  i8 %tmp_33, i8 255" [../src/matmul.cpp:94]   --->   Operation 1372 'icmp' 'icmp_ln94_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1373 [1/1] (0.97ns)   --->   "%icmp_ln94_35 = icmp_eq  i23 %trunc_ln94_17, i23 0" [../src/matmul.cpp:94]   --->   Operation 1373 'icmp' 'icmp_ln94_35' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1374 [2/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %out_pool_load_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 1374 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 5.03>
ST_44 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_17)   --->   "%or_ln94_17 = or i1 %icmp_ln94_35, i1 %icmp_ln94_34" [../src/matmul.cpp:94]   --->   Operation 1375 'or' 'or_ln94_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1376 [1/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %out_pool_load_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 1376 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1377 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_17 = and i1 %or_ln94_17, i1 %tmp_34" [../src/matmul.cpp:94]   --->   Operation 1377 'and' 'and_ln94_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_17, void %._crit_edge161, void" [../src/matmul.cpp:94]   --->   Operation 1378 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1379 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_16" [../src/matmul.cpp:95]   --->   Operation 1379 'store' 'store_ln95' <Predicate = (and_ln94_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_44 : Operation 1380 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge161" [../src/matmul.cpp:95]   --->   Operation 1380 'br' 'br_ln95' <Predicate = (and_ln94_17)> <Delay = 0.00>
ST_44 : Operation 1381 [1/1] (0.00ns)   --->   "%out_pool_addr_17 = getelementptr i32 %out_pool, i64 0, i64 18" [../src/matmul.cpp:94]   --->   Operation 1381 'getelementptr' 'out_pool_addr_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1382 [2/2] (1.35ns)   --->   "%out_pool_load_17 = load i11 %out_pool_addr_17" [../src/matmul.cpp:94]   --->   Operation 1382 'load' 'out_pool_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 45 <SV = 43> <Delay = 4.70>
ST_45 : Operation 1383 [1/2] (1.35ns)   --->   "%out_pool_load_17 = load i11 %out_pool_addr_17" [../src/matmul.cpp:94]   --->   Operation 1383 'load' 'out_pool_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_45 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln94_18 = bitcast i32 %out_pool_load_17" [../src/matmul.cpp:94]   --->   Operation 1384 'bitcast' 'bitcast_ln94_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_18, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1385 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln94_18 = trunc i32 %bitcast_ln94_18" [../src/matmul.cpp:94]   --->   Operation 1386 'trunc' 'trunc_ln94_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1387 [1/1] (0.85ns)   --->   "%icmp_ln94_36 = icmp_ne  i8 %tmp_35, i8 255" [../src/matmul.cpp:94]   --->   Operation 1387 'icmp' 'icmp_ln94_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1388 [1/1] (0.97ns)   --->   "%icmp_ln94_37 = icmp_eq  i23 %trunc_ln94_18, i23 0" [../src/matmul.cpp:94]   --->   Operation 1388 'icmp' 'icmp_ln94_37' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1389 [2/2] (3.34ns)   --->   "%tmp_36 = fcmp_olt  i32 %out_pool_load_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 1389 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 5.03>
ST_46 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_18)   --->   "%or_ln94_18 = or i1 %icmp_ln94_37, i1 %icmp_ln94_36" [../src/matmul.cpp:94]   --->   Operation 1390 'or' 'or_ln94_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1391 [1/2] (3.34ns)   --->   "%tmp_36 = fcmp_olt  i32 %out_pool_load_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 1391 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1392 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_18 = and i1 %or_ln94_18, i1 %tmp_36" [../src/matmul.cpp:94]   --->   Operation 1392 'and' 'and_ln94_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1393 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_18, void %._crit_edge162, void" [../src/matmul.cpp:94]   --->   Operation 1393 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1394 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_17" [../src/matmul.cpp:95]   --->   Operation 1394 'store' 'store_ln95' <Predicate = (and_ln94_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_46 : Operation 1395 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge162" [../src/matmul.cpp:95]   --->   Operation 1395 'br' 'br_ln95' <Predicate = (and_ln94_18)> <Delay = 0.00>
ST_46 : Operation 1396 [1/1] (0.00ns)   --->   "%out_pool_addr_18 = getelementptr i32 %out_pool, i64 0, i64 19" [../src/matmul.cpp:94]   --->   Operation 1396 'getelementptr' 'out_pool_addr_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1397 [2/2] (1.35ns)   --->   "%out_pool_load_18 = load i11 %out_pool_addr_18" [../src/matmul.cpp:94]   --->   Operation 1397 'load' 'out_pool_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 47 <SV = 45> <Delay = 4.70>
ST_47 : Operation 1398 [1/2] (1.35ns)   --->   "%out_pool_load_18 = load i11 %out_pool_addr_18" [../src/matmul.cpp:94]   --->   Operation 1398 'load' 'out_pool_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_47 : Operation 1399 [1/1] (0.00ns)   --->   "%bitcast_ln94_19 = bitcast i32 %out_pool_load_18" [../src/matmul.cpp:94]   --->   Operation 1399 'bitcast' 'bitcast_ln94_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_19, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1400 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln94_19 = trunc i32 %bitcast_ln94_19" [../src/matmul.cpp:94]   --->   Operation 1401 'trunc' 'trunc_ln94_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1402 [1/1] (0.85ns)   --->   "%icmp_ln94_38 = icmp_ne  i8 %tmp_37, i8 255" [../src/matmul.cpp:94]   --->   Operation 1402 'icmp' 'icmp_ln94_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1403 [1/1] (0.97ns)   --->   "%icmp_ln94_39 = icmp_eq  i23 %trunc_ln94_19, i23 0" [../src/matmul.cpp:94]   --->   Operation 1403 'icmp' 'icmp_ln94_39' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1404 [2/2] (3.34ns)   --->   "%tmp_38 = fcmp_olt  i32 %out_pool_load_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 1404 'fcmp' 'tmp_38' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 5.03>
ST_48 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_19)   --->   "%or_ln94_19 = or i1 %icmp_ln94_39, i1 %icmp_ln94_38" [../src/matmul.cpp:94]   --->   Operation 1405 'or' 'or_ln94_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1406 [1/2] (3.34ns)   --->   "%tmp_38 = fcmp_olt  i32 %out_pool_load_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 1406 'fcmp' 'tmp_38' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1407 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_19 = and i1 %or_ln94_19, i1 %tmp_38" [../src/matmul.cpp:94]   --->   Operation 1407 'and' 'and_ln94_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1408 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_19, void %._crit_edge163, void" [../src/matmul.cpp:94]   --->   Operation 1408 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1409 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_18" [../src/matmul.cpp:95]   --->   Operation 1409 'store' 'store_ln95' <Predicate = (and_ln94_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_48 : Operation 1410 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge163" [../src/matmul.cpp:95]   --->   Operation 1410 'br' 'br_ln95' <Predicate = (and_ln94_19)> <Delay = 0.00>
ST_48 : Operation 1411 [1/1] (0.00ns)   --->   "%out_pool_addr_19 = getelementptr i32 %out_pool, i64 0, i64 20" [../src/matmul.cpp:94]   --->   Operation 1411 'getelementptr' 'out_pool_addr_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1412 [2/2] (1.35ns)   --->   "%out_pool_load_19 = load i11 %out_pool_addr_19" [../src/matmul.cpp:94]   --->   Operation 1412 'load' 'out_pool_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 49 <SV = 47> <Delay = 4.70>
ST_49 : Operation 1413 [1/2] (1.35ns)   --->   "%out_pool_load_19 = load i11 %out_pool_addr_19" [../src/matmul.cpp:94]   --->   Operation 1413 'load' 'out_pool_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_49 : Operation 1414 [1/1] (0.00ns)   --->   "%bitcast_ln94_20 = bitcast i32 %out_pool_load_19" [../src/matmul.cpp:94]   --->   Operation 1414 'bitcast' 'bitcast_ln94_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_20, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1415 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln94_20 = trunc i32 %bitcast_ln94_20" [../src/matmul.cpp:94]   --->   Operation 1416 'trunc' 'trunc_ln94_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1417 [1/1] (0.85ns)   --->   "%icmp_ln94_40 = icmp_ne  i8 %tmp_39, i8 255" [../src/matmul.cpp:94]   --->   Operation 1417 'icmp' 'icmp_ln94_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1418 [1/1] (0.97ns)   --->   "%icmp_ln94_41 = icmp_eq  i23 %trunc_ln94_20, i23 0" [../src/matmul.cpp:94]   --->   Operation 1418 'icmp' 'icmp_ln94_41' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1419 [2/2] (3.34ns)   --->   "%tmp_40 = fcmp_olt  i32 %out_pool_load_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 1419 'fcmp' 'tmp_40' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 5.03>
ST_50 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_20)   --->   "%or_ln94_20 = or i1 %icmp_ln94_41, i1 %icmp_ln94_40" [../src/matmul.cpp:94]   --->   Operation 1420 'or' 'or_ln94_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1421 [1/2] (3.34ns)   --->   "%tmp_40 = fcmp_olt  i32 %out_pool_load_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 1421 'fcmp' 'tmp_40' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1422 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_20 = and i1 %or_ln94_20, i1 %tmp_40" [../src/matmul.cpp:94]   --->   Operation 1422 'and' 'and_ln94_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1423 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_20, void %._crit_edge164, void" [../src/matmul.cpp:94]   --->   Operation 1423 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1424 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_19" [../src/matmul.cpp:95]   --->   Operation 1424 'store' 'store_ln95' <Predicate = (and_ln94_20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_50 : Operation 1425 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge164" [../src/matmul.cpp:95]   --->   Operation 1425 'br' 'br_ln95' <Predicate = (and_ln94_20)> <Delay = 0.00>
ST_50 : Operation 1426 [1/1] (0.00ns)   --->   "%out_pool_addr_20 = getelementptr i32 %out_pool, i64 0, i64 21" [../src/matmul.cpp:94]   --->   Operation 1426 'getelementptr' 'out_pool_addr_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1427 [2/2] (1.35ns)   --->   "%out_pool_load_20 = load i11 %out_pool_addr_20" [../src/matmul.cpp:94]   --->   Operation 1427 'load' 'out_pool_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 51 <SV = 49> <Delay = 4.70>
ST_51 : Operation 1428 [1/2] (1.35ns)   --->   "%out_pool_load_20 = load i11 %out_pool_addr_20" [../src/matmul.cpp:94]   --->   Operation 1428 'load' 'out_pool_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_51 : Operation 1429 [1/1] (0.00ns)   --->   "%bitcast_ln94_21 = bitcast i32 %out_pool_load_20" [../src/matmul.cpp:94]   --->   Operation 1429 'bitcast' 'bitcast_ln94_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_21, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1430 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln94_21 = trunc i32 %bitcast_ln94_21" [../src/matmul.cpp:94]   --->   Operation 1431 'trunc' 'trunc_ln94_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1432 [1/1] (0.85ns)   --->   "%icmp_ln94_42 = icmp_ne  i8 %tmp_41, i8 255" [../src/matmul.cpp:94]   --->   Operation 1432 'icmp' 'icmp_ln94_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1433 [1/1] (0.97ns)   --->   "%icmp_ln94_43 = icmp_eq  i23 %trunc_ln94_21, i23 0" [../src/matmul.cpp:94]   --->   Operation 1433 'icmp' 'icmp_ln94_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1434 [2/2] (3.34ns)   --->   "%tmp_42 = fcmp_olt  i32 %out_pool_load_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 1434 'fcmp' 'tmp_42' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 5.03>
ST_52 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_21)   --->   "%or_ln94_21 = or i1 %icmp_ln94_43, i1 %icmp_ln94_42" [../src/matmul.cpp:94]   --->   Operation 1435 'or' 'or_ln94_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1436 [1/2] (3.34ns)   --->   "%tmp_42 = fcmp_olt  i32 %out_pool_load_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 1436 'fcmp' 'tmp_42' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1437 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_21 = and i1 %or_ln94_21, i1 %tmp_42" [../src/matmul.cpp:94]   --->   Operation 1437 'and' 'and_ln94_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1438 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_21, void %._crit_edge165, void" [../src/matmul.cpp:94]   --->   Operation 1438 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1439 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_20" [../src/matmul.cpp:95]   --->   Operation 1439 'store' 'store_ln95' <Predicate = (and_ln94_21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_52 : Operation 1440 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge165" [../src/matmul.cpp:95]   --->   Operation 1440 'br' 'br_ln95' <Predicate = (and_ln94_21)> <Delay = 0.00>
ST_52 : Operation 1441 [1/1] (0.00ns)   --->   "%out_pool_addr_21 = getelementptr i32 %out_pool, i64 0, i64 22" [../src/matmul.cpp:94]   --->   Operation 1441 'getelementptr' 'out_pool_addr_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1442 [2/2] (1.35ns)   --->   "%out_pool_load_21 = load i11 %out_pool_addr_21" [../src/matmul.cpp:94]   --->   Operation 1442 'load' 'out_pool_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 53 <SV = 51> <Delay = 4.70>
ST_53 : Operation 1443 [1/2] (1.35ns)   --->   "%out_pool_load_21 = load i11 %out_pool_addr_21" [../src/matmul.cpp:94]   --->   Operation 1443 'load' 'out_pool_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_53 : Operation 1444 [1/1] (0.00ns)   --->   "%bitcast_ln94_22 = bitcast i32 %out_pool_load_21" [../src/matmul.cpp:94]   --->   Operation 1444 'bitcast' 'bitcast_ln94_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_22, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1445 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln94_22 = trunc i32 %bitcast_ln94_22" [../src/matmul.cpp:94]   --->   Operation 1446 'trunc' 'trunc_ln94_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1447 [1/1] (0.85ns)   --->   "%icmp_ln94_44 = icmp_ne  i8 %tmp_43, i8 255" [../src/matmul.cpp:94]   --->   Operation 1447 'icmp' 'icmp_ln94_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1448 [1/1] (0.97ns)   --->   "%icmp_ln94_45 = icmp_eq  i23 %trunc_ln94_22, i23 0" [../src/matmul.cpp:94]   --->   Operation 1448 'icmp' 'icmp_ln94_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1449 [2/2] (3.34ns)   --->   "%tmp_44 = fcmp_olt  i32 %out_pool_load_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 1449 'fcmp' 'tmp_44' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 5.03>
ST_54 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_22)   --->   "%or_ln94_22 = or i1 %icmp_ln94_45, i1 %icmp_ln94_44" [../src/matmul.cpp:94]   --->   Operation 1450 'or' 'or_ln94_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1451 [1/2] (3.34ns)   --->   "%tmp_44 = fcmp_olt  i32 %out_pool_load_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 1451 'fcmp' 'tmp_44' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1452 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_22 = and i1 %or_ln94_22, i1 %tmp_44" [../src/matmul.cpp:94]   --->   Operation 1452 'and' 'and_ln94_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1453 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_22, void %._crit_edge166, void" [../src/matmul.cpp:94]   --->   Operation 1453 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1454 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_21" [../src/matmul.cpp:95]   --->   Operation 1454 'store' 'store_ln95' <Predicate = (and_ln94_22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_54 : Operation 1455 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge166" [../src/matmul.cpp:95]   --->   Operation 1455 'br' 'br_ln95' <Predicate = (and_ln94_22)> <Delay = 0.00>
ST_54 : Operation 1456 [1/1] (0.00ns)   --->   "%out_pool_addr_22 = getelementptr i32 %out_pool, i64 0, i64 23" [../src/matmul.cpp:94]   --->   Operation 1456 'getelementptr' 'out_pool_addr_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1457 [2/2] (1.35ns)   --->   "%out_pool_load_22 = load i11 %out_pool_addr_22" [../src/matmul.cpp:94]   --->   Operation 1457 'load' 'out_pool_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 55 <SV = 53> <Delay = 4.70>
ST_55 : Operation 1458 [1/2] (1.35ns)   --->   "%out_pool_load_22 = load i11 %out_pool_addr_22" [../src/matmul.cpp:94]   --->   Operation 1458 'load' 'out_pool_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_55 : Operation 1459 [1/1] (0.00ns)   --->   "%bitcast_ln94_23 = bitcast i32 %out_pool_load_22" [../src/matmul.cpp:94]   --->   Operation 1459 'bitcast' 'bitcast_ln94_23' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_23, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1460 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1461 [1/1] (0.00ns)   --->   "%trunc_ln94_23 = trunc i32 %bitcast_ln94_23" [../src/matmul.cpp:94]   --->   Operation 1461 'trunc' 'trunc_ln94_23' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1462 [1/1] (0.85ns)   --->   "%icmp_ln94_46 = icmp_ne  i8 %tmp_45, i8 255" [../src/matmul.cpp:94]   --->   Operation 1462 'icmp' 'icmp_ln94_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1463 [1/1] (0.97ns)   --->   "%icmp_ln94_47 = icmp_eq  i23 %trunc_ln94_23, i23 0" [../src/matmul.cpp:94]   --->   Operation 1463 'icmp' 'icmp_ln94_47' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1464 [2/2] (3.34ns)   --->   "%tmp_46 = fcmp_olt  i32 %out_pool_load_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 1464 'fcmp' 'tmp_46' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 5.03>
ST_56 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_23)   --->   "%or_ln94_23 = or i1 %icmp_ln94_47, i1 %icmp_ln94_46" [../src/matmul.cpp:94]   --->   Operation 1465 'or' 'or_ln94_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1466 [1/2] (3.34ns)   --->   "%tmp_46 = fcmp_olt  i32 %out_pool_load_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 1466 'fcmp' 'tmp_46' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_23 = and i1 %or_ln94_23, i1 %tmp_46" [../src/matmul.cpp:94]   --->   Operation 1467 'and' 'and_ln94_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1468 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_23, void %._crit_edge167, void" [../src/matmul.cpp:94]   --->   Operation 1468 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1469 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_22" [../src/matmul.cpp:95]   --->   Operation 1469 'store' 'store_ln95' <Predicate = (and_ln94_23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_56 : Operation 1470 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge167" [../src/matmul.cpp:95]   --->   Operation 1470 'br' 'br_ln95' <Predicate = (and_ln94_23)> <Delay = 0.00>
ST_56 : Operation 1471 [1/1] (0.00ns)   --->   "%out_pool_addr_23 = getelementptr i32 %out_pool, i64 0, i64 24" [../src/matmul.cpp:94]   --->   Operation 1471 'getelementptr' 'out_pool_addr_23' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1472 [2/2] (1.35ns)   --->   "%out_pool_load_23 = load i11 %out_pool_addr_23" [../src/matmul.cpp:94]   --->   Operation 1472 'load' 'out_pool_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 57 <SV = 55> <Delay = 4.70>
ST_57 : Operation 1473 [1/2] (1.35ns)   --->   "%out_pool_load_23 = load i11 %out_pool_addr_23" [../src/matmul.cpp:94]   --->   Operation 1473 'load' 'out_pool_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_57 : Operation 1474 [1/1] (0.00ns)   --->   "%bitcast_ln94_24 = bitcast i32 %out_pool_load_23" [../src/matmul.cpp:94]   --->   Operation 1474 'bitcast' 'bitcast_ln94_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_24, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1475 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln94_24 = trunc i32 %bitcast_ln94_24" [../src/matmul.cpp:94]   --->   Operation 1476 'trunc' 'trunc_ln94_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1477 [1/1] (0.85ns)   --->   "%icmp_ln94_48 = icmp_ne  i8 %tmp_47, i8 255" [../src/matmul.cpp:94]   --->   Operation 1477 'icmp' 'icmp_ln94_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1478 [1/1] (0.97ns)   --->   "%icmp_ln94_49 = icmp_eq  i23 %trunc_ln94_24, i23 0" [../src/matmul.cpp:94]   --->   Operation 1478 'icmp' 'icmp_ln94_49' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1479 [2/2] (3.34ns)   --->   "%tmp_48 = fcmp_olt  i32 %out_pool_load_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 1479 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 5.03>
ST_58 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_24)   --->   "%or_ln94_24 = or i1 %icmp_ln94_49, i1 %icmp_ln94_48" [../src/matmul.cpp:94]   --->   Operation 1480 'or' 'or_ln94_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1481 [1/2] (3.34ns)   --->   "%tmp_48 = fcmp_olt  i32 %out_pool_load_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 1481 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1482 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_24 = and i1 %or_ln94_24, i1 %tmp_48" [../src/matmul.cpp:94]   --->   Operation 1482 'and' 'and_ln94_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1483 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_24, void %._crit_edge168, void" [../src/matmul.cpp:94]   --->   Operation 1483 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1484 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_23" [../src/matmul.cpp:95]   --->   Operation 1484 'store' 'store_ln95' <Predicate = (and_ln94_24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_58 : Operation 1485 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge168" [../src/matmul.cpp:95]   --->   Operation 1485 'br' 'br_ln95' <Predicate = (and_ln94_24)> <Delay = 0.00>
ST_58 : Operation 1486 [1/1] (0.00ns)   --->   "%out_pool_addr_24 = getelementptr i32 %out_pool, i64 0, i64 25" [../src/matmul.cpp:94]   --->   Operation 1486 'getelementptr' 'out_pool_addr_24' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1487 [2/2] (1.35ns)   --->   "%out_pool_load_24 = load i11 %out_pool_addr_24" [../src/matmul.cpp:94]   --->   Operation 1487 'load' 'out_pool_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 59 <SV = 57> <Delay = 4.70>
ST_59 : Operation 1488 [1/2] (1.35ns)   --->   "%out_pool_load_24 = load i11 %out_pool_addr_24" [../src/matmul.cpp:94]   --->   Operation 1488 'load' 'out_pool_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_59 : Operation 1489 [1/1] (0.00ns)   --->   "%bitcast_ln94_25 = bitcast i32 %out_pool_load_24" [../src/matmul.cpp:94]   --->   Operation 1489 'bitcast' 'bitcast_ln94_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_25, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1490 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln94_25 = trunc i32 %bitcast_ln94_25" [../src/matmul.cpp:94]   --->   Operation 1491 'trunc' 'trunc_ln94_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1492 [1/1] (0.85ns)   --->   "%icmp_ln94_50 = icmp_ne  i8 %tmp_49, i8 255" [../src/matmul.cpp:94]   --->   Operation 1492 'icmp' 'icmp_ln94_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1493 [1/1] (0.97ns)   --->   "%icmp_ln94_51 = icmp_eq  i23 %trunc_ln94_25, i23 0" [../src/matmul.cpp:94]   --->   Operation 1493 'icmp' 'icmp_ln94_51' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1494 [2/2] (3.34ns)   --->   "%tmp_50 = fcmp_olt  i32 %out_pool_load_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 1494 'fcmp' 'tmp_50' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 5.03>
ST_60 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_25)   --->   "%or_ln94_25 = or i1 %icmp_ln94_51, i1 %icmp_ln94_50" [../src/matmul.cpp:94]   --->   Operation 1495 'or' 'or_ln94_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1496 [1/2] (3.34ns)   --->   "%tmp_50 = fcmp_olt  i32 %out_pool_load_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 1496 'fcmp' 'tmp_50' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1497 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_25 = and i1 %or_ln94_25, i1 %tmp_50" [../src/matmul.cpp:94]   --->   Operation 1497 'and' 'and_ln94_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1498 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_25, void %._crit_edge169, void" [../src/matmul.cpp:94]   --->   Operation 1498 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1499 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_24" [../src/matmul.cpp:95]   --->   Operation 1499 'store' 'store_ln95' <Predicate = (and_ln94_25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_60 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge169" [../src/matmul.cpp:95]   --->   Operation 1500 'br' 'br_ln95' <Predicate = (and_ln94_25)> <Delay = 0.00>
ST_60 : Operation 1501 [1/1] (0.00ns)   --->   "%out_pool_addr_25 = getelementptr i32 %out_pool, i64 0, i64 26" [../src/matmul.cpp:94]   --->   Operation 1501 'getelementptr' 'out_pool_addr_25' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1502 [2/2] (1.35ns)   --->   "%out_pool_load_25 = load i11 %out_pool_addr_25" [../src/matmul.cpp:94]   --->   Operation 1502 'load' 'out_pool_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 61 <SV = 59> <Delay = 4.70>
ST_61 : Operation 1503 [1/2] (1.35ns)   --->   "%out_pool_load_25 = load i11 %out_pool_addr_25" [../src/matmul.cpp:94]   --->   Operation 1503 'load' 'out_pool_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_61 : Operation 1504 [1/1] (0.00ns)   --->   "%bitcast_ln94_26 = bitcast i32 %out_pool_load_25" [../src/matmul.cpp:94]   --->   Operation 1504 'bitcast' 'bitcast_ln94_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_26, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1505 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln94_26 = trunc i32 %bitcast_ln94_26" [../src/matmul.cpp:94]   --->   Operation 1506 'trunc' 'trunc_ln94_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1507 [1/1] (0.85ns)   --->   "%icmp_ln94_52 = icmp_ne  i8 %tmp_51, i8 255" [../src/matmul.cpp:94]   --->   Operation 1507 'icmp' 'icmp_ln94_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1508 [1/1] (0.97ns)   --->   "%icmp_ln94_53 = icmp_eq  i23 %trunc_ln94_26, i23 0" [../src/matmul.cpp:94]   --->   Operation 1508 'icmp' 'icmp_ln94_53' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1509 [2/2] (3.34ns)   --->   "%tmp_52 = fcmp_olt  i32 %out_pool_load_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 1509 'fcmp' 'tmp_52' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 5.03>
ST_62 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_26)   --->   "%or_ln94_26 = or i1 %icmp_ln94_53, i1 %icmp_ln94_52" [../src/matmul.cpp:94]   --->   Operation 1510 'or' 'or_ln94_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1511 [1/2] (3.34ns)   --->   "%tmp_52 = fcmp_olt  i32 %out_pool_load_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 1511 'fcmp' 'tmp_52' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1512 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_26 = and i1 %or_ln94_26, i1 %tmp_52" [../src/matmul.cpp:94]   --->   Operation 1512 'and' 'and_ln94_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1513 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_26, void %._crit_edge170, void" [../src/matmul.cpp:94]   --->   Operation 1513 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1514 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_25" [../src/matmul.cpp:95]   --->   Operation 1514 'store' 'store_ln95' <Predicate = (and_ln94_26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_62 : Operation 1515 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge170" [../src/matmul.cpp:95]   --->   Operation 1515 'br' 'br_ln95' <Predicate = (and_ln94_26)> <Delay = 0.00>
ST_62 : Operation 1516 [1/1] (0.00ns)   --->   "%out_pool_addr_26 = getelementptr i32 %out_pool, i64 0, i64 27" [../src/matmul.cpp:94]   --->   Operation 1516 'getelementptr' 'out_pool_addr_26' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1517 [2/2] (1.35ns)   --->   "%out_pool_load_26 = load i11 %out_pool_addr_26" [../src/matmul.cpp:94]   --->   Operation 1517 'load' 'out_pool_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 63 <SV = 61> <Delay = 4.70>
ST_63 : Operation 1518 [1/2] (1.35ns)   --->   "%out_pool_load_26 = load i11 %out_pool_addr_26" [../src/matmul.cpp:94]   --->   Operation 1518 'load' 'out_pool_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_63 : Operation 1519 [1/1] (0.00ns)   --->   "%bitcast_ln94_27 = bitcast i32 %out_pool_load_26" [../src/matmul.cpp:94]   --->   Operation 1519 'bitcast' 'bitcast_ln94_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_27, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1520 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln94_27 = trunc i32 %bitcast_ln94_27" [../src/matmul.cpp:94]   --->   Operation 1521 'trunc' 'trunc_ln94_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1522 [1/1] (0.85ns)   --->   "%icmp_ln94_54 = icmp_ne  i8 %tmp_53, i8 255" [../src/matmul.cpp:94]   --->   Operation 1522 'icmp' 'icmp_ln94_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1523 [1/1] (0.97ns)   --->   "%icmp_ln94_55 = icmp_eq  i23 %trunc_ln94_27, i23 0" [../src/matmul.cpp:94]   --->   Operation 1523 'icmp' 'icmp_ln94_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1524 [2/2] (3.34ns)   --->   "%tmp_54 = fcmp_olt  i32 %out_pool_load_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 1524 'fcmp' 'tmp_54' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 5.03>
ST_64 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_27)   --->   "%or_ln94_27 = or i1 %icmp_ln94_55, i1 %icmp_ln94_54" [../src/matmul.cpp:94]   --->   Operation 1525 'or' 'or_ln94_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1526 [1/2] (3.34ns)   --->   "%tmp_54 = fcmp_olt  i32 %out_pool_load_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 1526 'fcmp' 'tmp_54' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1527 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_27 = and i1 %or_ln94_27, i1 %tmp_54" [../src/matmul.cpp:94]   --->   Operation 1527 'and' 'and_ln94_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1528 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_27, void %._crit_edge171, void" [../src/matmul.cpp:94]   --->   Operation 1528 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1529 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_26" [../src/matmul.cpp:95]   --->   Operation 1529 'store' 'store_ln95' <Predicate = (and_ln94_27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_64 : Operation 1530 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge171" [../src/matmul.cpp:95]   --->   Operation 1530 'br' 'br_ln95' <Predicate = (and_ln94_27)> <Delay = 0.00>
ST_64 : Operation 1531 [1/1] (0.00ns)   --->   "%out_pool_addr_27 = getelementptr i32 %out_pool, i64 0, i64 28" [../src/matmul.cpp:94]   --->   Operation 1531 'getelementptr' 'out_pool_addr_27' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1532 [2/2] (1.35ns)   --->   "%out_pool_load_27 = load i11 %out_pool_addr_27" [../src/matmul.cpp:94]   --->   Operation 1532 'load' 'out_pool_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 65 <SV = 63> <Delay = 4.70>
ST_65 : Operation 1533 [1/2] (1.35ns)   --->   "%out_pool_load_27 = load i11 %out_pool_addr_27" [../src/matmul.cpp:94]   --->   Operation 1533 'load' 'out_pool_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_65 : Operation 1534 [1/1] (0.00ns)   --->   "%bitcast_ln94_28 = bitcast i32 %out_pool_load_27" [../src/matmul.cpp:94]   --->   Operation 1534 'bitcast' 'bitcast_ln94_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_28, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1535 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln94_28 = trunc i32 %bitcast_ln94_28" [../src/matmul.cpp:94]   --->   Operation 1536 'trunc' 'trunc_ln94_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1537 [1/1] (0.85ns)   --->   "%icmp_ln94_56 = icmp_ne  i8 %tmp_55, i8 255" [../src/matmul.cpp:94]   --->   Operation 1537 'icmp' 'icmp_ln94_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1538 [1/1] (0.97ns)   --->   "%icmp_ln94_57 = icmp_eq  i23 %trunc_ln94_28, i23 0" [../src/matmul.cpp:94]   --->   Operation 1538 'icmp' 'icmp_ln94_57' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1539 [2/2] (3.34ns)   --->   "%tmp_56 = fcmp_olt  i32 %out_pool_load_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 1539 'fcmp' 'tmp_56' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 5.03>
ST_66 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_28)   --->   "%or_ln94_28 = or i1 %icmp_ln94_57, i1 %icmp_ln94_56" [../src/matmul.cpp:94]   --->   Operation 1540 'or' 'or_ln94_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1541 [1/2] (3.34ns)   --->   "%tmp_56 = fcmp_olt  i32 %out_pool_load_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 1541 'fcmp' 'tmp_56' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1542 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_28 = and i1 %or_ln94_28, i1 %tmp_56" [../src/matmul.cpp:94]   --->   Operation 1542 'and' 'and_ln94_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1543 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_28, void %._crit_edge172, void" [../src/matmul.cpp:94]   --->   Operation 1543 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1544 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_27" [../src/matmul.cpp:95]   --->   Operation 1544 'store' 'store_ln95' <Predicate = (and_ln94_28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_66 : Operation 1545 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge172" [../src/matmul.cpp:95]   --->   Operation 1545 'br' 'br_ln95' <Predicate = (and_ln94_28)> <Delay = 0.00>
ST_66 : Operation 1546 [1/1] (0.00ns)   --->   "%out_pool_addr_28 = getelementptr i32 %out_pool, i64 0, i64 29" [../src/matmul.cpp:94]   --->   Operation 1546 'getelementptr' 'out_pool_addr_28' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1547 [2/2] (1.35ns)   --->   "%out_pool_load_28 = load i11 %out_pool_addr_28" [../src/matmul.cpp:94]   --->   Operation 1547 'load' 'out_pool_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 67 <SV = 65> <Delay = 4.70>
ST_67 : Operation 1548 [1/2] (1.35ns)   --->   "%out_pool_load_28 = load i11 %out_pool_addr_28" [../src/matmul.cpp:94]   --->   Operation 1548 'load' 'out_pool_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_67 : Operation 1549 [1/1] (0.00ns)   --->   "%bitcast_ln94_29 = bitcast i32 %out_pool_load_28" [../src/matmul.cpp:94]   --->   Operation 1549 'bitcast' 'bitcast_ln94_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_29, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1550 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln94_29 = trunc i32 %bitcast_ln94_29" [../src/matmul.cpp:94]   --->   Operation 1551 'trunc' 'trunc_ln94_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1552 [1/1] (0.85ns)   --->   "%icmp_ln94_58 = icmp_ne  i8 %tmp_57, i8 255" [../src/matmul.cpp:94]   --->   Operation 1552 'icmp' 'icmp_ln94_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1553 [1/1] (0.97ns)   --->   "%icmp_ln94_59 = icmp_eq  i23 %trunc_ln94_29, i23 0" [../src/matmul.cpp:94]   --->   Operation 1553 'icmp' 'icmp_ln94_59' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1554 [2/2] (3.34ns)   --->   "%tmp_58 = fcmp_olt  i32 %out_pool_load_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 1554 'fcmp' 'tmp_58' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 5.03>
ST_68 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_29)   --->   "%or_ln94_29 = or i1 %icmp_ln94_59, i1 %icmp_ln94_58" [../src/matmul.cpp:94]   --->   Operation 1555 'or' 'or_ln94_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1556 [1/2] (3.34ns)   --->   "%tmp_58 = fcmp_olt  i32 %out_pool_load_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 1556 'fcmp' 'tmp_58' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1557 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_29 = and i1 %or_ln94_29, i1 %tmp_58" [../src/matmul.cpp:94]   --->   Operation 1557 'and' 'and_ln94_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1558 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_29, void %._crit_edge173, void" [../src/matmul.cpp:94]   --->   Operation 1558 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1559 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_28" [../src/matmul.cpp:95]   --->   Operation 1559 'store' 'store_ln95' <Predicate = (and_ln94_29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_68 : Operation 1560 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge173" [../src/matmul.cpp:95]   --->   Operation 1560 'br' 'br_ln95' <Predicate = (and_ln94_29)> <Delay = 0.00>
ST_68 : Operation 1561 [1/1] (0.00ns)   --->   "%out_pool_addr_29 = getelementptr i32 %out_pool, i64 0, i64 30" [../src/matmul.cpp:94]   --->   Operation 1561 'getelementptr' 'out_pool_addr_29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1562 [2/2] (1.35ns)   --->   "%out_pool_load_29 = load i11 %out_pool_addr_29" [../src/matmul.cpp:94]   --->   Operation 1562 'load' 'out_pool_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 69 <SV = 67> <Delay = 4.70>
ST_69 : Operation 1563 [1/2] (1.35ns)   --->   "%out_pool_load_29 = load i11 %out_pool_addr_29" [../src/matmul.cpp:94]   --->   Operation 1563 'load' 'out_pool_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_69 : Operation 1564 [1/1] (0.00ns)   --->   "%bitcast_ln94_30 = bitcast i32 %out_pool_load_29" [../src/matmul.cpp:94]   --->   Operation 1564 'bitcast' 'bitcast_ln94_30' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_30, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1565 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln94_30 = trunc i32 %bitcast_ln94_30" [../src/matmul.cpp:94]   --->   Operation 1566 'trunc' 'trunc_ln94_30' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1567 [1/1] (0.85ns)   --->   "%icmp_ln94_60 = icmp_ne  i8 %tmp_59, i8 255" [../src/matmul.cpp:94]   --->   Operation 1567 'icmp' 'icmp_ln94_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1568 [1/1] (0.97ns)   --->   "%icmp_ln94_61 = icmp_eq  i23 %trunc_ln94_30, i23 0" [../src/matmul.cpp:94]   --->   Operation 1568 'icmp' 'icmp_ln94_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1569 [2/2] (3.34ns)   --->   "%tmp_60 = fcmp_olt  i32 %out_pool_load_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 1569 'fcmp' 'tmp_60' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 5.03>
ST_70 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_30)   --->   "%or_ln94_30 = or i1 %icmp_ln94_61, i1 %icmp_ln94_60" [../src/matmul.cpp:94]   --->   Operation 1570 'or' 'or_ln94_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1571 [1/2] (3.34ns)   --->   "%tmp_60 = fcmp_olt  i32 %out_pool_load_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 1571 'fcmp' 'tmp_60' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1572 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_30 = and i1 %or_ln94_30, i1 %tmp_60" [../src/matmul.cpp:94]   --->   Operation 1572 'and' 'and_ln94_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1573 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_30, void %._crit_edge174, void" [../src/matmul.cpp:94]   --->   Operation 1573 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1574 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_29" [../src/matmul.cpp:95]   --->   Operation 1574 'store' 'store_ln95' <Predicate = (and_ln94_30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_70 : Operation 1575 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge174" [../src/matmul.cpp:95]   --->   Operation 1575 'br' 'br_ln95' <Predicate = (and_ln94_30)> <Delay = 0.00>
ST_70 : Operation 1576 [1/1] (0.00ns)   --->   "%out_pool_addr_30 = getelementptr i32 %out_pool, i64 0, i64 31" [../src/matmul.cpp:94]   --->   Operation 1576 'getelementptr' 'out_pool_addr_30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1577 [2/2] (1.35ns)   --->   "%out_pool_load_30 = load i11 %out_pool_addr_30" [../src/matmul.cpp:94]   --->   Operation 1577 'load' 'out_pool_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 71 <SV = 69> <Delay = 4.70>
ST_71 : Operation 1578 [1/2] (1.35ns)   --->   "%out_pool_load_30 = load i11 %out_pool_addr_30" [../src/matmul.cpp:94]   --->   Operation 1578 'load' 'out_pool_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_71 : Operation 1579 [1/1] (0.00ns)   --->   "%bitcast_ln94_31 = bitcast i32 %out_pool_load_30" [../src/matmul.cpp:94]   --->   Operation 1579 'bitcast' 'bitcast_ln94_31' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_31, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1580 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln94_31 = trunc i32 %bitcast_ln94_31" [../src/matmul.cpp:94]   --->   Operation 1581 'trunc' 'trunc_ln94_31' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1582 [1/1] (0.85ns)   --->   "%icmp_ln94_62 = icmp_ne  i8 %tmp_61, i8 255" [../src/matmul.cpp:94]   --->   Operation 1582 'icmp' 'icmp_ln94_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1583 [1/1] (0.97ns)   --->   "%icmp_ln94_63 = icmp_eq  i23 %trunc_ln94_31, i23 0" [../src/matmul.cpp:94]   --->   Operation 1583 'icmp' 'icmp_ln94_63' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1584 [2/2] (3.34ns)   --->   "%tmp_62 = fcmp_olt  i32 %out_pool_load_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 1584 'fcmp' 'tmp_62' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 5.03>
ST_72 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_31)   --->   "%or_ln94_31 = or i1 %icmp_ln94_63, i1 %icmp_ln94_62" [../src/matmul.cpp:94]   --->   Operation 1585 'or' 'or_ln94_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1586 [1/2] (3.34ns)   --->   "%tmp_62 = fcmp_olt  i32 %out_pool_load_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 1586 'fcmp' 'tmp_62' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1587 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_31 = and i1 %or_ln94_31, i1 %tmp_62" [../src/matmul.cpp:94]   --->   Operation 1587 'and' 'and_ln94_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1588 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_31, void %._crit_edge175, void" [../src/matmul.cpp:94]   --->   Operation 1588 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1589 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_30" [../src/matmul.cpp:95]   --->   Operation 1589 'store' 'store_ln95' <Predicate = (and_ln94_31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_72 : Operation 1590 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge175" [../src/matmul.cpp:95]   --->   Operation 1590 'br' 'br_ln95' <Predicate = (and_ln94_31)> <Delay = 0.00>
ST_72 : Operation 1591 [1/1] (0.00ns)   --->   "%out_pool_addr_31 = getelementptr i32 %out_pool, i64 0, i64 32" [../src/matmul.cpp:94]   --->   Operation 1591 'getelementptr' 'out_pool_addr_31' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1592 [2/2] (1.35ns)   --->   "%out_pool_load_31 = load i11 %out_pool_addr_31" [../src/matmul.cpp:94]   --->   Operation 1592 'load' 'out_pool_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 73 <SV = 71> <Delay = 4.70>
ST_73 : Operation 1593 [1/2] (1.35ns)   --->   "%out_pool_load_31 = load i11 %out_pool_addr_31" [../src/matmul.cpp:94]   --->   Operation 1593 'load' 'out_pool_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_73 : Operation 1594 [1/1] (0.00ns)   --->   "%bitcast_ln94_32 = bitcast i32 %out_pool_load_31" [../src/matmul.cpp:94]   --->   Operation 1594 'bitcast' 'bitcast_ln94_32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_32, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1595 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln94_32 = trunc i32 %bitcast_ln94_32" [../src/matmul.cpp:94]   --->   Operation 1596 'trunc' 'trunc_ln94_32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1597 [1/1] (0.85ns)   --->   "%icmp_ln94_64 = icmp_ne  i8 %tmp_63, i8 255" [../src/matmul.cpp:94]   --->   Operation 1597 'icmp' 'icmp_ln94_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1598 [1/1] (0.97ns)   --->   "%icmp_ln94_65 = icmp_eq  i23 %trunc_ln94_32, i23 0" [../src/matmul.cpp:94]   --->   Operation 1598 'icmp' 'icmp_ln94_65' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1599 [2/2] (3.34ns)   --->   "%tmp_64 = fcmp_olt  i32 %out_pool_load_31, i32 0" [../src/matmul.cpp:94]   --->   Operation 1599 'fcmp' 'tmp_64' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 5.03>
ST_74 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_32)   --->   "%or_ln94_32 = or i1 %icmp_ln94_65, i1 %icmp_ln94_64" [../src/matmul.cpp:94]   --->   Operation 1600 'or' 'or_ln94_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1601 [1/2] (3.34ns)   --->   "%tmp_64 = fcmp_olt  i32 %out_pool_load_31, i32 0" [../src/matmul.cpp:94]   --->   Operation 1601 'fcmp' 'tmp_64' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1602 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_32 = and i1 %or_ln94_32, i1 %tmp_64" [../src/matmul.cpp:94]   --->   Operation 1602 'and' 'and_ln94_32' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1603 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_32, void %._crit_edge176, void" [../src/matmul.cpp:94]   --->   Operation 1603 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1604 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_31" [../src/matmul.cpp:95]   --->   Operation 1604 'store' 'store_ln95' <Predicate = (and_ln94_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_74 : Operation 1605 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge176" [../src/matmul.cpp:95]   --->   Operation 1605 'br' 'br_ln95' <Predicate = (and_ln94_32)> <Delay = 0.00>
ST_74 : Operation 1606 [1/1] (0.00ns)   --->   "%out_pool_addr_32 = getelementptr i32 %out_pool, i64 0, i64 33" [../src/matmul.cpp:94]   --->   Operation 1606 'getelementptr' 'out_pool_addr_32' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1607 [2/2] (1.35ns)   --->   "%out_pool_load_32 = load i11 %out_pool_addr_32" [../src/matmul.cpp:94]   --->   Operation 1607 'load' 'out_pool_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 75 <SV = 73> <Delay = 4.70>
ST_75 : Operation 1608 [1/2] (1.35ns)   --->   "%out_pool_load_32 = load i11 %out_pool_addr_32" [../src/matmul.cpp:94]   --->   Operation 1608 'load' 'out_pool_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_75 : Operation 1609 [1/1] (0.00ns)   --->   "%bitcast_ln94_33 = bitcast i32 %out_pool_load_32" [../src/matmul.cpp:94]   --->   Operation 1609 'bitcast' 'bitcast_ln94_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_33, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1610 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln94_33 = trunc i32 %bitcast_ln94_33" [../src/matmul.cpp:94]   --->   Operation 1611 'trunc' 'trunc_ln94_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1612 [1/1] (0.85ns)   --->   "%icmp_ln94_66 = icmp_ne  i8 %tmp_65, i8 255" [../src/matmul.cpp:94]   --->   Operation 1612 'icmp' 'icmp_ln94_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1613 [1/1] (0.97ns)   --->   "%icmp_ln94_67 = icmp_eq  i23 %trunc_ln94_33, i23 0" [../src/matmul.cpp:94]   --->   Operation 1613 'icmp' 'icmp_ln94_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1614 [2/2] (3.34ns)   --->   "%tmp_66 = fcmp_olt  i32 %out_pool_load_32, i32 0" [../src/matmul.cpp:94]   --->   Operation 1614 'fcmp' 'tmp_66' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 5.03>
ST_76 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_33)   --->   "%or_ln94_33 = or i1 %icmp_ln94_67, i1 %icmp_ln94_66" [../src/matmul.cpp:94]   --->   Operation 1615 'or' 'or_ln94_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1616 [1/2] (3.34ns)   --->   "%tmp_66 = fcmp_olt  i32 %out_pool_load_32, i32 0" [../src/matmul.cpp:94]   --->   Operation 1616 'fcmp' 'tmp_66' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1617 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_33 = and i1 %or_ln94_33, i1 %tmp_66" [../src/matmul.cpp:94]   --->   Operation 1617 'and' 'and_ln94_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1618 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_33, void %._crit_edge177, void" [../src/matmul.cpp:94]   --->   Operation 1618 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1619 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_32" [../src/matmul.cpp:95]   --->   Operation 1619 'store' 'store_ln95' <Predicate = (and_ln94_33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_76 : Operation 1620 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge177" [../src/matmul.cpp:95]   --->   Operation 1620 'br' 'br_ln95' <Predicate = (and_ln94_33)> <Delay = 0.00>
ST_76 : Operation 1621 [1/1] (0.00ns)   --->   "%out_pool_addr_33 = getelementptr i32 %out_pool, i64 0, i64 34" [../src/matmul.cpp:94]   --->   Operation 1621 'getelementptr' 'out_pool_addr_33' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1622 [2/2] (1.35ns)   --->   "%out_pool_load_33 = load i11 %out_pool_addr_33" [../src/matmul.cpp:94]   --->   Operation 1622 'load' 'out_pool_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 77 <SV = 75> <Delay = 4.70>
ST_77 : Operation 1623 [1/2] (1.35ns)   --->   "%out_pool_load_33 = load i11 %out_pool_addr_33" [../src/matmul.cpp:94]   --->   Operation 1623 'load' 'out_pool_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_77 : Operation 1624 [1/1] (0.00ns)   --->   "%bitcast_ln94_34 = bitcast i32 %out_pool_load_33" [../src/matmul.cpp:94]   --->   Operation 1624 'bitcast' 'bitcast_ln94_34' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_34, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1625 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln94_34 = trunc i32 %bitcast_ln94_34" [../src/matmul.cpp:94]   --->   Operation 1626 'trunc' 'trunc_ln94_34' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1627 [1/1] (0.85ns)   --->   "%icmp_ln94_68 = icmp_ne  i8 %tmp_67, i8 255" [../src/matmul.cpp:94]   --->   Operation 1627 'icmp' 'icmp_ln94_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1628 [1/1] (0.97ns)   --->   "%icmp_ln94_69 = icmp_eq  i23 %trunc_ln94_34, i23 0" [../src/matmul.cpp:94]   --->   Operation 1628 'icmp' 'icmp_ln94_69' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1629 [2/2] (3.34ns)   --->   "%tmp_68 = fcmp_olt  i32 %out_pool_load_33, i32 0" [../src/matmul.cpp:94]   --->   Operation 1629 'fcmp' 'tmp_68' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 5.03>
ST_78 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_34)   --->   "%or_ln94_34 = or i1 %icmp_ln94_69, i1 %icmp_ln94_68" [../src/matmul.cpp:94]   --->   Operation 1630 'or' 'or_ln94_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1631 [1/2] (3.34ns)   --->   "%tmp_68 = fcmp_olt  i32 %out_pool_load_33, i32 0" [../src/matmul.cpp:94]   --->   Operation 1631 'fcmp' 'tmp_68' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1632 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_34 = and i1 %or_ln94_34, i1 %tmp_68" [../src/matmul.cpp:94]   --->   Operation 1632 'and' 'and_ln94_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1633 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_34, void %._crit_edge178, void" [../src/matmul.cpp:94]   --->   Operation 1633 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1634 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_33" [../src/matmul.cpp:95]   --->   Operation 1634 'store' 'store_ln95' <Predicate = (and_ln94_34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_78 : Operation 1635 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge178" [../src/matmul.cpp:95]   --->   Operation 1635 'br' 'br_ln95' <Predicate = (and_ln94_34)> <Delay = 0.00>
ST_78 : Operation 1636 [1/1] (0.00ns)   --->   "%out_pool_addr_34 = getelementptr i32 %out_pool, i64 0, i64 35" [../src/matmul.cpp:94]   --->   Operation 1636 'getelementptr' 'out_pool_addr_34' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1637 [2/2] (1.35ns)   --->   "%out_pool_load_34 = load i11 %out_pool_addr_34" [../src/matmul.cpp:94]   --->   Operation 1637 'load' 'out_pool_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 79 <SV = 77> <Delay = 4.70>
ST_79 : Operation 1638 [1/2] (1.35ns)   --->   "%out_pool_load_34 = load i11 %out_pool_addr_34" [../src/matmul.cpp:94]   --->   Operation 1638 'load' 'out_pool_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_79 : Operation 1639 [1/1] (0.00ns)   --->   "%bitcast_ln94_35 = bitcast i32 %out_pool_load_34" [../src/matmul.cpp:94]   --->   Operation 1639 'bitcast' 'bitcast_ln94_35' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_35, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1640 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln94_35 = trunc i32 %bitcast_ln94_35" [../src/matmul.cpp:94]   --->   Operation 1641 'trunc' 'trunc_ln94_35' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1642 [1/1] (0.85ns)   --->   "%icmp_ln94_70 = icmp_ne  i8 %tmp_69, i8 255" [../src/matmul.cpp:94]   --->   Operation 1642 'icmp' 'icmp_ln94_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1643 [1/1] (0.97ns)   --->   "%icmp_ln94_71 = icmp_eq  i23 %trunc_ln94_35, i23 0" [../src/matmul.cpp:94]   --->   Operation 1643 'icmp' 'icmp_ln94_71' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1644 [2/2] (3.34ns)   --->   "%tmp_70 = fcmp_olt  i32 %out_pool_load_34, i32 0" [../src/matmul.cpp:94]   --->   Operation 1644 'fcmp' 'tmp_70' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 5.03>
ST_80 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_35)   --->   "%or_ln94_35 = or i1 %icmp_ln94_71, i1 %icmp_ln94_70" [../src/matmul.cpp:94]   --->   Operation 1645 'or' 'or_ln94_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1646 [1/2] (3.34ns)   --->   "%tmp_70 = fcmp_olt  i32 %out_pool_load_34, i32 0" [../src/matmul.cpp:94]   --->   Operation 1646 'fcmp' 'tmp_70' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1647 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_35 = and i1 %or_ln94_35, i1 %tmp_70" [../src/matmul.cpp:94]   --->   Operation 1647 'and' 'and_ln94_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1648 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_35, void %._crit_edge179, void" [../src/matmul.cpp:94]   --->   Operation 1648 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1649 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_34" [../src/matmul.cpp:95]   --->   Operation 1649 'store' 'store_ln95' <Predicate = (and_ln94_35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_80 : Operation 1650 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge179" [../src/matmul.cpp:95]   --->   Operation 1650 'br' 'br_ln95' <Predicate = (and_ln94_35)> <Delay = 0.00>
ST_80 : Operation 1651 [1/1] (0.00ns)   --->   "%out_pool_addr_35 = getelementptr i32 %out_pool, i64 0, i64 36" [../src/matmul.cpp:94]   --->   Operation 1651 'getelementptr' 'out_pool_addr_35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1652 [2/2] (1.35ns)   --->   "%out_pool_load_35 = load i11 %out_pool_addr_35" [../src/matmul.cpp:94]   --->   Operation 1652 'load' 'out_pool_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 81 <SV = 79> <Delay = 4.70>
ST_81 : Operation 1653 [1/2] (1.35ns)   --->   "%out_pool_load_35 = load i11 %out_pool_addr_35" [../src/matmul.cpp:94]   --->   Operation 1653 'load' 'out_pool_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_81 : Operation 1654 [1/1] (0.00ns)   --->   "%bitcast_ln94_36 = bitcast i32 %out_pool_load_35" [../src/matmul.cpp:94]   --->   Operation 1654 'bitcast' 'bitcast_ln94_36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_36, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1655 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln94_36 = trunc i32 %bitcast_ln94_36" [../src/matmul.cpp:94]   --->   Operation 1656 'trunc' 'trunc_ln94_36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1657 [1/1] (0.85ns)   --->   "%icmp_ln94_72 = icmp_ne  i8 %tmp_71, i8 255" [../src/matmul.cpp:94]   --->   Operation 1657 'icmp' 'icmp_ln94_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1658 [1/1] (0.97ns)   --->   "%icmp_ln94_73 = icmp_eq  i23 %trunc_ln94_36, i23 0" [../src/matmul.cpp:94]   --->   Operation 1658 'icmp' 'icmp_ln94_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1659 [2/2] (3.34ns)   --->   "%tmp_72 = fcmp_olt  i32 %out_pool_load_35, i32 0" [../src/matmul.cpp:94]   --->   Operation 1659 'fcmp' 'tmp_72' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 5.03>
ST_82 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_36)   --->   "%or_ln94_36 = or i1 %icmp_ln94_73, i1 %icmp_ln94_72" [../src/matmul.cpp:94]   --->   Operation 1660 'or' 'or_ln94_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1661 [1/2] (3.34ns)   --->   "%tmp_72 = fcmp_olt  i32 %out_pool_load_35, i32 0" [../src/matmul.cpp:94]   --->   Operation 1661 'fcmp' 'tmp_72' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1662 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_36 = and i1 %or_ln94_36, i1 %tmp_72" [../src/matmul.cpp:94]   --->   Operation 1662 'and' 'and_ln94_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1663 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_36, void %._crit_edge180, void" [../src/matmul.cpp:94]   --->   Operation 1663 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1664 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_35" [../src/matmul.cpp:95]   --->   Operation 1664 'store' 'store_ln95' <Predicate = (and_ln94_36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_82 : Operation 1665 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge180" [../src/matmul.cpp:95]   --->   Operation 1665 'br' 'br_ln95' <Predicate = (and_ln94_36)> <Delay = 0.00>
ST_82 : Operation 1666 [1/1] (0.00ns)   --->   "%out_pool_addr_36 = getelementptr i32 %out_pool, i64 0, i64 37" [../src/matmul.cpp:94]   --->   Operation 1666 'getelementptr' 'out_pool_addr_36' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1667 [2/2] (1.35ns)   --->   "%out_pool_load_36 = load i11 %out_pool_addr_36" [../src/matmul.cpp:94]   --->   Operation 1667 'load' 'out_pool_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 83 <SV = 81> <Delay = 4.70>
ST_83 : Operation 1668 [1/2] (1.35ns)   --->   "%out_pool_load_36 = load i11 %out_pool_addr_36" [../src/matmul.cpp:94]   --->   Operation 1668 'load' 'out_pool_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_83 : Operation 1669 [1/1] (0.00ns)   --->   "%bitcast_ln94_37 = bitcast i32 %out_pool_load_36" [../src/matmul.cpp:94]   --->   Operation 1669 'bitcast' 'bitcast_ln94_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_37, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1670 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln94_37 = trunc i32 %bitcast_ln94_37" [../src/matmul.cpp:94]   --->   Operation 1671 'trunc' 'trunc_ln94_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1672 [1/1] (0.85ns)   --->   "%icmp_ln94_74 = icmp_ne  i8 %tmp_73, i8 255" [../src/matmul.cpp:94]   --->   Operation 1672 'icmp' 'icmp_ln94_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1673 [1/1] (0.97ns)   --->   "%icmp_ln94_75 = icmp_eq  i23 %trunc_ln94_37, i23 0" [../src/matmul.cpp:94]   --->   Operation 1673 'icmp' 'icmp_ln94_75' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1674 [2/2] (3.34ns)   --->   "%tmp_74 = fcmp_olt  i32 %out_pool_load_36, i32 0" [../src/matmul.cpp:94]   --->   Operation 1674 'fcmp' 'tmp_74' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 5.03>
ST_84 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_37)   --->   "%or_ln94_37 = or i1 %icmp_ln94_75, i1 %icmp_ln94_74" [../src/matmul.cpp:94]   --->   Operation 1675 'or' 'or_ln94_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1676 [1/2] (3.34ns)   --->   "%tmp_74 = fcmp_olt  i32 %out_pool_load_36, i32 0" [../src/matmul.cpp:94]   --->   Operation 1676 'fcmp' 'tmp_74' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1677 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_37 = and i1 %or_ln94_37, i1 %tmp_74" [../src/matmul.cpp:94]   --->   Operation 1677 'and' 'and_ln94_37' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1678 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_37, void %._crit_edge181, void" [../src/matmul.cpp:94]   --->   Operation 1678 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1679 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_36" [../src/matmul.cpp:95]   --->   Operation 1679 'store' 'store_ln95' <Predicate = (and_ln94_37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_84 : Operation 1680 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge181" [../src/matmul.cpp:95]   --->   Operation 1680 'br' 'br_ln95' <Predicate = (and_ln94_37)> <Delay = 0.00>
ST_84 : Operation 1681 [1/1] (0.00ns)   --->   "%out_pool_addr_37 = getelementptr i32 %out_pool, i64 0, i64 38" [../src/matmul.cpp:94]   --->   Operation 1681 'getelementptr' 'out_pool_addr_37' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1682 [2/2] (1.35ns)   --->   "%out_pool_load_37 = load i11 %out_pool_addr_37" [../src/matmul.cpp:94]   --->   Operation 1682 'load' 'out_pool_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 85 <SV = 83> <Delay = 4.70>
ST_85 : Operation 1683 [1/2] (1.35ns)   --->   "%out_pool_load_37 = load i11 %out_pool_addr_37" [../src/matmul.cpp:94]   --->   Operation 1683 'load' 'out_pool_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_85 : Operation 1684 [1/1] (0.00ns)   --->   "%bitcast_ln94_38 = bitcast i32 %out_pool_load_37" [../src/matmul.cpp:94]   --->   Operation 1684 'bitcast' 'bitcast_ln94_38' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_38, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1685 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln94_38 = trunc i32 %bitcast_ln94_38" [../src/matmul.cpp:94]   --->   Operation 1686 'trunc' 'trunc_ln94_38' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1687 [1/1] (0.85ns)   --->   "%icmp_ln94_76 = icmp_ne  i8 %tmp_75, i8 255" [../src/matmul.cpp:94]   --->   Operation 1687 'icmp' 'icmp_ln94_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1688 [1/1] (0.97ns)   --->   "%icmp_ln94_77 = icmp_eq  i23 %trunc_ln94_38, i23 0" [../src/matmul.cpp:94]   --->   Operation 1688 'icmp' 'icmp_ln94_77' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1689 [2/2] (3.34ns)   --->   "%tmp_76 = fcmp_olt  i32 %out_pool_load_37, i32 0" [../src/matmul.cpp:94]   --->   Operation 1689 'fcmp' 'tmp_76' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 5.03>
ST_86 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_38)   --->   "%or_ln94_38 = or i1 %icmp_ln94_77, i1 %icmp_ln94_76" [../src/matmul.cpp:94]   --->   Operation 1690 'or' 'or_ln94_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1691 [1/2] (3.34ns)   --->   "%tmp_76 = fcmp_olt  i32 %out_pool_load_37, i32 0" [../src/matmul.cpp:94]   --->   Operation 1691 'fcmp' 'tmp_76' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1692 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_38 = and i1 %or_ln94_38, i1 %tmp_76" [../src/matmul.cpp:94]   --->   Operation 1692 'and' 'and_ln94_38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1693 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_38, void %._crit_edge182, void" [../src/matmul.cpp:94]   --->   Operation 1693 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1694 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_37" [../src/matmul.cpp:95]   --->   Operation 1694 'store' 'store_ln95' <Predicate = (and_ln94_38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_86 : Operation 1695 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge182" [../src/matmul.cpp:95]   --->   Operation 1695 'br' 'br_ln95' <Predicate = (and_ln94_38)> <Delay = 0.00>
ST_86 : Operation 1696 [1/1] (0.00ns)   --->   "%out_pool_addr_38 = getelementptr i32 %out_pool, i64 0, i64 39" [../src/matmul.cpp:94]   --->   Operation 1696 'getelementptr' 'out_pool_addr_38' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1697 [2/2] (1.35ns)   --->   "%out_pool_load_38 = load i11 %out_pool_addr_38" [../src/matmul.cpp:94]   --->   Operation 1697 'load' 'out_pool_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 87 <SV = 85> <Delay = 4.70>
ST_87 : Operation 1698 [1/2] (1.35ns)   --->   "%out_pool_load_38 = load i11 %out_pool_addr_38" [../src/matmul.cpp:94]   --->   Operation 1698 'load' 'out_pool_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_87 : Operation 1699 [1/1] (0.00ns)   --->   "%bitcast_ln94_39 = bitcast i32 %out_pool_load_38" [../src/matmul.cpp:94]   --->   Operation 1699 'bitcast' 'bitcast_ln94_39' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_39, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1700 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln94_39 = trunc i32 %bitcast_ln94_39" [../src/matmul.cpp:94]   --->   Operation 1701 'trunc' 'trunc_ln94_39' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1702 [1/1] (0.85ns)   --->   "%icmp_ln94_78 = icmp_ne  i8 %tmp_77, i8 255" [../src/matmul.cpp:94]   --->   Operation 1702 'icmp' 'icmp_ln94_78' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1703 [1/1] (0.97ns)   --->   "%icmp_ln94_79 = icmp_eq  i23 %trunc_ln94_39, i23 0" [../src/matmul.cpp:94]   --->   Operation 1703 'icmp' 'icmp_ln94_79' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1704 [2/2] (3.34ns)   --->   "%tmp_78 = fcmp_olt  i32 %out_pool_load_38, i32 0" [../src/matmul.cpp:94]   --->   Operation 1704 'fcmp' 'tmp_78' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 5.03>
ST_88 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_39)   --->   "%or_ln94_39 = or i1 %icmp_ln94_79, i1 %icmp_ln94_78" [../src/matmul.cpp:94]   --->   Operation 1705 'or' 'or_ln94_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1706 [1/2] (3.34ns)   --->   "%tmp_78 = fcmp_olt  i32 %out_pool_load_38, i32 0" [../src/matmul.cpp:94]   --->   Operation 1706 'fcmp' 'tmp_78' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1707 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_39 = and i1 %or_ln94_39, i1 %tmp_78" [../src/matmul.cpp:94]   --->   Operation 1707 'and' 'and_ln94_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1708 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_39, void %._crit_edge183, void" [../src/matmul.cpp:94]   --->   Operation 1708 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1709 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_38" [../src/matmul.cpp:95]   --->   Operation 1709 'store' 'store_ln95' <Predicate = (and_ln94_39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_88 : Operation 1710 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge183" [../src/matmul.cpp:95]   --->   Operation 1710 'br' 'br_ln95' <Predicate = (and_ln94_39)> <Delay = 0.00>
ST_88 : Operation 1711 [1/1] (0.00ns)   --->   "%out_pool_addr_39 = getelementptr i32 %out_pool, i64 0, i64 40" [../src/matmul.cpp:94]   --->   Operation 1711 'getelementptr' 'out_pool_addr_39' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1712 [2/2] (1.35ns)   --->   "%out_pool_load_39 = load i11 %out_pool_addr_39" [../src/matmul.cpp:94]   --->   Operation 1712 'load' 'out_pool_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 89 <SV = 87> <Delay = 4.70>
ST_89 : Operation 1713 [1/2] (1.35ns)   --->   "%out_pool_load_39 = load i11 %out_pool_addr_39" [../src/matmul.cpp:94]   --->   Operation 1713 'load' 'out_pool_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_89 : Operation 1714 [1/1] (0.00ns)   --->   "%bitcast_ln94_40 = bitcast i32 %out_pool_load_39" [../src/matmul.cpp:94]   --->   Operation 1714 'bitcast' 'bitcast_ln94_40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_40, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1715 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln94_40 = trunc i32 %bitcast_ln94_40" [../src/matmul.cpp:94]   --->   Operation 1716 'trunc' 'trunc_ln94_40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1717 [1/1] (0.85ns)   --->   "%icmp_ln94_80 = icmp_ne  i8 %tmp_79, i8 255" [../src/matmul.cpp:94]   --->   Operation 1717 'icmp' 'icmp_ln94_80' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1718 [1/1] (0.97ns)   --->   "%icmp_ln94_81 = icmp_eq  i23 %trunc_ln94_40, i23 0" [../src/matmul.cpp:94]   --->   Operation 1718 'icmp' 'icmp_ln94_81' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1719 [2/2] (3.34ns)   --->   "%tmp_80 = fcmp_olt  i32 %out_pool_load_39, i32 0" [../src/matmul.cpp:94]   --->   Operation 1719 'fcmp' 'tmp_80' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 5.03>
ST_90 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_40)   --->   "%or_ln94_40 = or i1 %icmp_ln94_81, i1 %icmp_ln94_80" [../src/matmul.cpp:94]   --->   Operation 1720 'or' 'or_ln94_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1721 [1/2] (3.34ns)   --->   "%tmp_80 = fcmp_olt  i32 %out_pool_load_39, i32 0" [../src/matmul.cpp:94]   --->   Operation 1721 'fcmp' 'tmp_80' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1722 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_40 = and i1 %or_ln94_40, i1 %tmp_80" [../src/matmul.cpp:94]   --->   Operation 1722 'and' 'and_ln94_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1723 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_40, void %._crit_edge184, void" [../src/matmul.cpp:94]   --->   Operation 1723 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1724 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_39" [../src/matmul.cpp:95]   --->   Operation 1724 'store' 'store_ln95' <Predicate = (and_ln94_40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_90 : Operation 1725 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge184" [../src/matmul.cpp:95]   --->   Operation 1725 'br' 'br_ln95' <Predicate = (and_ln94_40)> <Delay = 0.00>
ST_90 : Operation 1726 [1/1] (0.00ns)   --->   "%out_pool_addr_40 = getelementptr i32 %out_pool, i64 0, i64 41" [../src/matmul.cpp:94]   --->   Operation 1726 'getelementptr' 'out_pool_addr_40' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1727 [2/2] (1.35ns)   --->   "%out_pool_load_40 = load i11 %out_pool_addr_40" [../src/matmul.cpp:94]   --->   Operation 1727 'load' 'out_pool_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 91 <SV = 89> <Delay = 4.70>
ST_91 : Operation 1728 [1/2] (1.35ns)   --->   "%out_pool_load_40 = load i11 %out_pool_addr_40" [../src/matmul.cpp:94]   --->   Operation 1728 'load' 'out_pool_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_91 : Operation 1729 [1/1] (0.00ns)   --->   "%bitcast_ln94_41 = bitcast i32 %out_pool_load_40" [../src/matmul.cpp:94]   --->   Operation 1729 'bitcast' 'bitcast_ln94_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1730 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_41, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1730 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln94_41 = trunc i32 %bitcast_ln94_41" [../src/matmul.cpp:94]   --->   Operation 1731 'trunc' 'trunc_ln94_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1732 [1/1] (0.85ns)   --->   "%icmp_ln94_82 = icmp_ne  i8 %tmp_81, i8 255" [../src/matmul.cpp:94]   --->   Operation 1732 'icmp' 'icmp_ln94_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1733 [1/1] (0.97ns)   --->   "%icmp_ln94_83 = icmp_eq  i23 %trunc_ln94_41, i23 0" [../src/matmul.cpp:94]   --->   Operation 1733 'icmp' 'icmp_ln94_83' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1734 [2/2] (3.34ns)   --->   "%tmp_82 = fcmp_olt  i32 %out_pool_load_40, i32 0" [../src/matmul.cpp:94]   --->   Operation 1734 'fcmp' 'tmp_82' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 5.03>
ST_92 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_41)   --->   "%or_ln94_41 = or i1 %icmp_ln94_83, i1 %icmp_ln94_82" [../src/matmul.cpp:94]   --->   Operation 1735 'or' 'or_ln94_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1736 [1/2] (3.34ns)   --->   "%tmp_82 = fcmp_olt  i32 %out_pool_load_40, i32 0" [../src/matmul.cpp:94]   --->   Operation 1736 'fcmp' 'tmp_82' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1737 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_41 = and i1 %or_ln94_41, i1 %tmp_82" [../src/matmul.cpp:94]   --->   Operation 1737 'and' 'and_ln94_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1738 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_41, void %._crit_edge185, void" [../src/matmul.cpp:94]   --->   Operation 1738 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1739 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_40" [../src/matmul.cpp:95]   --->   Operation 1739 'store' 'store_ln95' <Predicate = (and_ln94_41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_92 : Operation 1740 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge185" [../src/matmul.cpp:95]   --->   Operation 1740 'br' 'br_ln95' <Predicate = (and_ln94_41)> <Delay = 0.00>
ST_92 : Operation 1741 [1/1] (0.00ns)   --->   "%out_pool_addr_41 = getelementptr i32 %out_pool, i64 0, i64 42" [../src/matmul.cpp:94]   --->   Operation 1741 'getelementptr' 'out_pool_addr_41' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1742 [2/2] (1.35ns)   --->   "%out_pool_load_41 = load i11 %out_pool_addr_41" [../src/matmul.cpp:94]   --->   Operation 1742 'load' 'out_pool_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 93 <SV = 91> <Delay = 4.70>
ST_93 : Operation 1743 [1/2] (1.35ns)   --->   "%out_pool_load_41 = load i11 %out_pool_addr_41" [../src/matmul.cpp:94]   --->   Operation 1743 'load' 'out_pool_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_93 : Operation 1744 [1/1] (0.00ns)   --->   "%bitcast_ln94_42 = bitcast i32 %out_pool_load_41" [../src/matmul.cpp:94]   --->   Operation 1744 'bitcast' 'bitcast_ln94_42' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_42, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1745 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln94_42 = trunc i32 %bitcast_ln94_42" [../src/matmul.cpp:94]   --->   Operation 1746 'trunc' 'trunc_ln94_42' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1747 [1/1] (0.85ns)   --->   "%icmp_ln94_84 = icmp_ne  i8 %tmp_83, i8 255" [../src/matmul.cpp:94]   --->   Operation 1747 'icmp' 'icmp_ln94_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1748 [1/1] (0.97ns)   --->   "%icmp_ln94_85 = icmp_eq  i23 %trunc_ln94_42, i23 0" [../src/matmul.cpp:94]   --->   Operation 1748 'icmp' 'icmp_ln94_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1749 [2/2] (3.34ns)   --->   "%tmp_84 = fcmp_olt  i32 %out_pool_load_41, i32 0" [../src/matmul.cpp:94]   --->   Operation 1749 'fcmp' 'tmp_84' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 5.03>
ST_94 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_42)   --->   "%or_ln94_42 = or i1 %icmp_ln94_85, i1 %icmp_ln94_84" [../src/matmul.cpp:94]   --->   Operation 1750 'or' 'or_ln94_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1751 [1/2] (3.34ns)   --->   "%tmp_84 = fcmp_olt  i32 %out_pool_load_41, i32 0" [../src/matmul.cpp:94]   --->   Operation 1751 'fcmp' 'tmp_84' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1752 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_42 = and i1 %or_ln94_42, i1 %tmp_84" [../src/matmul.cpp:94]   --->   Operation 1752 'and' 'and_ln94_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1753 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_42, void %._crit_edge186, void" [../src/matmul.cpp:94]   --->   Operation 1753 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1754 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_41" [../src/matmul.cpp:95]   --->   Operation 1754 'store' 'store_ln95' <Predicate = (and_ln94_42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_94 : Operation 1755 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge186" [../src/matmul.cpp:95]   --->   Operation 1755 'br' 'br_ln95' <Predicate = (and_ln94_42)> <Delay = 0.00>
ST_94 : Operation 1756 [1/1] (0.00ns)   --->   "%out_pool_addr_42 = getelementptr i32 %out_pool, i64 0, i64 43" [../src/matmul.cpp:94]   --->   Operation 1756 'getelementptr' 'out_pool_addr_42' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1757 [2/2] (1.35ns)   --->   "%out_pool_load_42 = load i11 %out_pool_addr_42" [../src/matmul.cpp:94]   --->   Operation 1757 'load' 'out_pool_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 95 <SV = 93> <Delay = 4.70>
ST_95 : Operation 1758 [1/2] (1.35ns)   --->   "%out_pool_load_42 = load i11 %out_pool_addr_42" [../src/matmul.cpp:94]   --->   Operation 1758 'load' 'out_pool_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_95 : Operation 1759 [1/1] (0.00ns)   --->   "%bitcast_ln94_43 = bitcast i32 %out_pool_load_42" [../src/matmul.cpp:94]   --->   Operation 1759 'bitcast' 'bitcast_ln94_43' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_43, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1760 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln94_43 = trunc i32 %bitcast_ln94_43" [../src/matmul.cpp:94]   --->   Operation 1761 'trunc' 'trunc_ln94_43' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1762 [1/1] (0.85ns)   --->   "%icmp_ln94_86 = icmp_ne  i8 %tmp_85, i8 255" [../src/matmul.cpp:94]   --->   Operation 1762 'icmp' 'icmp_ln94_86' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1763 [1/1] (0.97ns)   --->   "%icmp_ln94_87 = icmp_eq  i23 %trunc_ln94_43, i23 0" [../src/matmul.cpp:94]   --->   Operation 1763 'icmp' 'icmp_ln94_87' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1764 [2/2] (3.34ns)   --->   "%tmp_86 = fcmp_olt  i32 %out_pool_load_42, i32 0" [../src/matmul.cpp:94]   --->   Operation 1764 'fcmp' 'tmp_86' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 5.03>
ST_96 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_43)   --->   "%or_ln94_43 = or i1 %icmp_ln94_87, i1 %icmp_ln94_86" [../src/matmul.cpp:94]   --->   Operation 1765 'or' 'or_ln94_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1766 [1/2] (3.34ns)   --->   "%tmp_86 = fcmp_olt  i32 %out_pool_load_42, i32 0" [../src/matmul.cpp:94]   --->   Operation 1766 'fcmp' 'tmp_86' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1767 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_43 = and i1 %or_ln94_43, i1 %tmp_86" [../src/matmul.cpp:94]   --->   Operation 1767 'and' 'and_ln94_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1768 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_43, void %._crit_edge187, void" [../src/matmul.cpp:94]   --->   Operation 1768 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1769 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_42" [../src/matmul.cpp:95]   --->   Operation 1769 'store' 'store_ln95' <Predicate = (and_ln94_43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_96 : Operation 1770 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge187" [../src/matmul.cpp:95]   --->   Operation 1770 'br' 'br_ln95' <Predicate = (and_ln94_43)> <Delay = 0.00>
ST_96 : Operation 1771 [1/1] (0.00ns)   --->   "%out_pool_addr_43 = getelementptr i32 %out_pool, i64 0, i64 44" [../src/matmul.cpp:94]   --->   Operation 1771 'getelementptr' 'out_pool_addr_43' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1772 [2/2] (1.35ns)   --->   "%out_pool_load_43 = load i11 %out_pool_addr_43" [../src/matmul.cpp:94]   --->   Operation 1772 'load' 'out_pool_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 97 <SV = 95> <Delay = 4.70>
ST_97 : Operation 1773 [1/2] (1.35ns)   --->   "%out_pool_load_43 = load i11 %out_pool_addr_43" [../src/matmul.cpp:94]   --->   Operation 1773 'load' 'out_pool_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_97 : Operation 1774 [1/1] (0.00ns)   --->   "%bitcast_ln94_44 = bitcast i32 %out_pool_load_43" [../src/matmul.cpp:94]   --->   Operation 1774 'bitcast' 'bitcast_ln94_44' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_44, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1775 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln94_44 = trunc i32 %bitcast_ln94_44" [../src/matmul.cpp:94]   --->   Operation 1776 'trunc' 'trunc_ln94_44' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1777 [1/1] (0.85ns)   --->   "%icmp_ln94_88 = icmp_ne  i8 %tmp_87, i8 255" [../src/matmul.cpp:94]   --->   Operation 1777 'icmp' 'icmp_ln94_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1778 [1/1] (0.97ns)   --->   "%icmp_ln94_89 = icmp_eq  i23 %trunc_ln94_44, i23 0" [../src/matmul.cpp:94]   --->   Operation 1778 'icmp' 'icmp_ln94_89' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1779 [2/2] (3.34ns)   --->   "%tmp_88 = fcmp_olt  i32 %out_pool_load_43, i32 0" [../src/matmul.cpp:94]   --->   Operation 1779 'fcmp' 'tmp_88' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 5.03>
ST_98 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_44)   --->   "%or_ln94_44 = or i1 %icmp_ln94_89, i1 %icmp_ln94_88" [../src/matmul.cpp:94]   --->   Operation 1780 'or' 'or_ln94_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1781 [1/2] (3.34ns)   --->   "%tmp_88 = fcmp_olt  i32 %out_pool_load_43, i32 0" [../src/matmul.cpp:94]   --->   Operation 1781 'fcmp' 'tmp_88' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1782 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_44 = and i1 %or_ln94_44, i1 %tmp_88" [../src/matmul.cpp:94]   --->   Operation 1782 'and' 'and_ln94_44' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1783 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_44, void %._crit_edge188, void" [../src/matmul.cpp:94]   --->   Operation 1783 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1784 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_43" [../src/matmul.cpp:95]   --->   Operation 1784 'store' 'store_ln95' <Predicate = (and_ln94_44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_98 : Operation 1785 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge188" [../src/matmul.cpp:95]   --->   Operation 1785 'br' 'br_ln95' <Predicate = (and_ln94_44)> <Delay = 0.00>
ST_98 : Operation 1786 [1/1] (0.00ns)   --->   "%out_pool_addr_44 = getelementptr i32 %out_pool, i64 0, i64 45" [../src/matmul.cpp:94]   --->   Operation 1786 'getelementptr' 'out_pool_addr_44' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1787 [2/2] (1.35ns)   --->   "%out_pool_load_44 = load i11 %out_pool_addr_44" [../src/matmul.cpp:94]   --->   Operation 1787 'load' 'out_pool_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 99 <SV = 97> <Delay = 4.70>
ST_99 : Operation 1788 [1/2] (1.35ns)   --->   "%out_pool_load_44 = load i11 %out_pool_addr_44" [../src/matmul.cpp:94]   --->   Operation 1788 'load' 'out_pool_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_99 : Operation 1789 [1/1] (0.00ns)   --->   "%bitcast_ln94_45 = bitcast i32 %out_pool_load_44" [../src/matmul.cpp:94]   --->   Operation 1789 'bitcast' 'bitcast_ln94_45' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_45, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1790 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln94_45 = trunc i32 %bitcast_ln94_45" [../src/matmul.cpp:94]   --->   Operation 1791 'trunc' 'trunc_ln94_45' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1792 [1/1] (0.85ns)   --->   "%icmp_ln94_90 = icmp_ne  i8 %tmp_89, i8 255" [../src/matmul.cpp:94]   --->   Operation 1792 'icmp' 'icmp_ln94_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1793 [1/1] (0.97ns)   --->   "%icmp_ln94_91 = icmp_eq  i23 %trunc_ln94_45, i23 0" [../src/matmul.cpp:94]   --->   Operation 1793 'icmp' 'icmp_ln94_91' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1794 [2/2] (3.34ns)   --->   "%tmp_90 = fcmp_olt  i32 %out_pool_load_44, i32 0" [../src/matmul.cpp:94]   --->   Operation 1794 'fcmp' 'tmp_90' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 5.03>
ST_100 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_45)   --->   "%or_ln94_45 = or i1 %icmp_ln94_91, i1 %icmp_ln94_90" [../src/matmul.cpp:94]   --->   Operation 1795 'or' 'or_ln94_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1796 [1/2] (3.34ns)   --->   "%tmp_90 = fcmp_olt  i32 %out_pool_load_44, i32 0" [../src/matmul.cpp:94]   --->   Operation 1796 'fcmp' 'tmp_90' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1797 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_45 = and i1 %or_ln94_45, i1 %tmp_90" [../src/matmul.cpp:94]   --->   Operation 1797 'and' 'and_ln94_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1798 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_45, void %._crit_edge189, void" [../src/matmul.cpp:94]   --->   Operation 1798 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1799 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_44" [../src/matmul.cpp:95]   --->   Operation 1799 'store' 'store_ln95' <Predicate = (and_ln94_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_100 : Operation 1800 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge189" [../src/matmul.cpp:95]   --->   Operation 1800 'br' 'br_ln95' <Predicate = (and_ln94_45)> <Delay = 0.00>
ST_100 : Operation 1801 [1/1] (0.00ns)   --->   "%out_pool_addr_45 = getelementptr i32 %out_pool, i64 0, i64 46" [../src/matmul.cpp:94]   --->   Operation 1801 'getelementptr' 'out_pool_addr_45' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1802 [2/2] (1.35ns)   --->   "%out_pool_load_45 = load i11 %out_pool_addr_45" [../src/matmul.cpp:94]   --->   Operation 1802 'load' 'out_pool_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 101 <SV = 99> <Delay = 4.70>
ST_101 : Operation 1803 [1/2] (1.35ns)   --->   "%out_pool_load_45 = load i11 %out_pool_addr_45" [../src/matmul.cpp:94]   --->   Operation 1803 'load' 'out_pool_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_101 : Operation 1804 [1/1] (0.00ns)   --->   "%bitcast_ln94_46 = bitcast i32 %out_pool_load_45" [../src/matmul.cpp:94]   --->   Operation 1804 'bitcast' 'bitcast_ln94_46' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_46, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1805 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln94_46 = trunc i32 %bitcast_ln94_46" [../src/matmul.cpp:94]   --->   Operation 1806 'trunc' 'trunc_ln94_46' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1807 [1/1] (0.85ns)   --->   "%icmp_ln94_92 = icmp_ne  i8 %tmp_91, i8 255" [../src/matmul.cpp:94]   --->   Operation 1807 'icmp' 'icmp_ln94_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1808 [1/1] (0.97ns)   --->   "%icmp_ln94_93 = icmp_eq  i23 %trunc_ln94_46, i23 0" [../src/matmul.cpp:94]   --->   Operation 1808 'icmp' 'icmp_ln94_93' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1809 [2/2] (3.34ns)   --->   "%tmp_92 = fcmp_olt  i32 %out_pool_load_45, i32 0" [../src/matmul.cpp:94]   --->   Operation 1809 'fcmp' 'tmp_92' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 100> <Delay = 5.03>
ST_102 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_46)   --->   "%or_ln94_46 = or i1 %icmp_ln94_93, i1 %icmp_ln94_92" [../src/matmul.cpp:94]   --->   Operation 1810 'or' 'or_ln94_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1811 [1/2] (3.34ns)   --->   "%tmp_92 = fcmp_olt  i32 %out_pool_load_45, i32 0" [../src/matmul.cpp:94]   --->   Operation 1811 'fcmp' 'tmp_92' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1812 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_46 = and i1 %or_ln94_46, i1 %tmp_92" [../src/matmul.cpp:94]   --->   Operation 1812 'and' 'and_ln94_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1813 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_46, void %._crit_edge190, void" [../src/matmul.cpp:94]   --->   Operation 1813 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1814 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_45" [../src/matmul.cpp:95]   --->   Operation 1814 'store' 'store_ln95' <Predicate = (and_ln94_46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_102 : Operation 1815 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge190" [../src/matmul.cpp:95]   --->   Operation 1815 'br' 'br_ln95' <Predicate = (and_ln94_46)> <Delay = 0.00>
ST_102 : Operation 1816 [1/1] (0.00ns)   --->   "%out_pool_addr_46 = getelementptr i32 %out_pool, i64 0, i64 47" [../src/matmul.cpp:94]   --->   Operation 1816 'getelementptr' 'out_pool_addr_46' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1817 [2/2] (1.35ns)   --->   "%out_pool_load_46 = load i11 %out_pool_addr_46" [../src/matmul.cpp:94]   --->   Operation 1817 'load' 'out_pool_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 103 <SV = 101> <Delay = 4.70>
ST_103 : Operation 1818 [1/2] (1.35ns)   --->   "%out_pool_load_46 = load i11 %out_pool_addr_46" [../src/matmul.cpp:94]   --->   Operation 1818 'load' 'out_pool_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_103 : Operation 1819 [1/1] (0.00ns)   --->   "%bitcast_ln94_47 = bitcast i32 %out_pool_load_46" [../src/matmul.cpp:94]   --->   Operation 1819 'bitcast' 'bitcast_ln94_47' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_47, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1820 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln94_47 = trunc i32 %bitcast_ln94_47" [../src/matmul.cpp:94]   --->   Operation 1821 'trunc' 'trunc_ln94_47' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1822 [1/1] (0.85ns)   --->   "%icmp_ln94_94 = icmp_ne  i8 %tmp_93, i8 255" [../src/matmul.cpp:94]   --->   Operation 1822 'icmp' 'icmp_ln94_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1823 [1/1] (0.97ns)   --->   "%icmp_ln94_95 = icmp_eq  i23 %trunc_ln94_47, i23 0" [../src/matmul.cpp:94]   --->   Operation 1823 'icmp' 'icmp_ln94_95' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1824 [2/2] (3.34ns)   --->   "%tmp_94 = fcmp_olt  i32 %out_pool_load_46, i32 0" [../src/matmul.cpp:94]   --->   Operation 1824 'fcmp' 'tmp_94' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 5.03>
ST_104 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_47)   --->   "%or_ln94_47 = or i1 %icmp_ln94_95, i1 %icmp_ln94_94" [../src/matmul.cpp:94]   --->   Operation 1825 'or' 'or_ln94_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1826 [1/2] (3.34ns)   --->   "%tmp_94 = fcmp_olt  i32 %out_pool_load_46, i32 0" [../src/matmul.cpp:94]   --->   Operation 1826 'fcmp' 'tmp_94' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1827 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_47 = and i1 %or_ln94_47, i1 %tmp_94" [../src/matmul.cpp:94]   --->   Operation 1827 'and' 'and_ln94_47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1828 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_47, void %._crit_edge191, void" [../src/matmul.cpp:94]   --->   Operation 1828 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1829 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_46" [../src/matmul.cpp:95]   --->   Operation 1829 'store' 'store_ln95' <Predicate = (and_ln94_47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_104 : Operation 1830 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge191" [../src/matmul.cpp:95]   --->   Operation 1830 'br' 'br_ln95' <Predicate = (and_ln94_47)> <Delay = 0.00>
ST_104 : Operation 1831 [1/1] (0.00ns)   --->   "%out_pool_addr_47 = getelementptr i32 %out_pool, i64 0, i64 48" [../src/matmul.cpp:94]   --->   Operation 1831 'getelementptr' 'out_pool_addr_47' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1832 [2/2] (1.35ns)   --->   "%out_pool_load_47 = load i11 %out_pool_addr_47" [../src/matmul.cpp:94]   --->   Operation 1832 'load' 'out_pool_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 105 <SV = 103> <Delay = 4.70>
ST_105 : Operation 1833 [1/2] (1.35ns)   --->   "%out_pool_load_47 = load i11 %out_pool_addr_47" [../src/matmul.cpp:94]   --->   Operation 1833 'load' 'out_pool_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_105 : Operation 1834 [1/1] (0.00ns)   --->   "%bitcast_ln94_48 = bitcast i32 %out_pool_load_47" [../src/matmul.cpp:94]   --->   Operation 1834 'bitcast' 'bitcast_ln94_48' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_48, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1835 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1836 [1/1] (0.00ns)   --->   "%trunc_ln94_48 = trunc i32 %bitcast_ln94_48" [../src/matmul.cpp:94]   --->   Operation 1836 'trunc' 'trunc_ln94_48' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1837 [1/1] (0.85ns)   --->   "%icmp_ln94_96 = icmp_ne  i8 %tmp_95, i8 255" [../src/matmul.cpp:94]   --->   Operation 1837 'icmp' 'icmp_ln94_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1838 [1/1] (0.97ns)   --->   "%icmp_ln94_97 = icmp_eq  i23 %trunc_ln94_48, i23 0" [../src/matmul.cpp:94]   --->   Operation 1838 'icmp' 'icmp_ln94_97' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1839 [2/2] (3.34ns)   --->   "%tmp_96 = fcmp_olt  i32 %out_pool_load_47, i32 0" [../src/matmul.cpp:94]   --->   Operation 1839 'fcmp' 'tmp_96' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 5.03>
ST_106 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_48)   --->   "%or_ln94_48 = or i1 %icmp_ln94_97, i1 %icmp_ln94_96" [../src/matmul.cpp:94]   --->   Operation 1840 'or' 'or_ln94_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1841 [1/2] (3.34ns)   --->   "%tmp_96 = fcmp_olt  i32 %out_pool_load_47, i32 0" [../src/matmul.cpp:94]   --->   Operation 1841 'fcmp' 'tmp_96' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1842 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_48 = and i1 %or_ln94_48, i1 %tmp_96" [../src/matmul.cpp:94]   --->   Operation 1842 'and' 'and_ln94_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1843 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_48, void %._crit_edge192, void" [../src/matmul.cpp:94]   --->   Operation 1843 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1844 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_47" [../src/matmul.cpp:95]   --->   Operation 1844 'store' 'store_ln95' <Predicate = (and_ln94_48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_106 : Operation 1845 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge192" [../src/matmul.cpp:95]   --->   Operation 1845 'br' 'br_ln95' <Predicate = (and_ln94_48)> <Delay = 0.00>
ST_106 : Operation 1846 [1/1] (0.00ns)   --->   "%out_pool_addr_48 = getelementptr i32 %out_pool, i64 0, i64 49" [../src/matmul.cpp:94]   --->   Operation 1846 'getelementptr' 'out_pool_addr_48' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1847 [2/2] (1.35ns)   --->   "%out_pool_load_48 = load i11 %out_pool_addr_48" [../src/matmul.cpp:94]   --->   Operation 1847 'load' 'out_pool_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 107 <SV = 105> <Delay = 4.70>
ST_107 : Operation 1848 [1/2] (1.35ns)   --->   "%out_pool_load_48 = load i11 %out_pool_addr_48" [../src/matmul.cpp:94]   --->   Operation 1848 'load' 'out_pool_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_107 : Operation 1849 [1/1] (0.00ns)   --->   "%bitcast_ln94_49 = bitcast i32 %out_pool_load_48" [../src/matmul.cpp:94]   --->   Operation 1849 'bitcast' 'bitcast_ln94_49' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_49, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1850 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln94_49 = trunc i32 %bitcast_ln94_49" [../src/matmul.cpp:94]   --->   Operation 1851 'trunc' 'trunc_ln94_49' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1852 [1/1] (0.85ns)   --->   "%icmp_ln94_98 = icmp_ne  i8 %tmp_97, i8 255" [../src/matmul.cpp:94]   --->   Operation 1852 'icmp' 'icmp_ln94_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1853 [1/1] (0.97ns)   --->   "%icmp_ln94_99 = icmp_eq  i23 %trunc_ln94_49, i23 0" [../src/matmul.cpp:94]   --->   Operation 1853 'icmp' 'icmp_ln94_99' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1854 [2/2] (3.34ns)   --->   "%tmp_98 = fcmp_olt  i32 %out_pool_load_48, i32 0" [../src/matmul.cpp:94]   --->   Operation 1854 'fcmp' 'tmp_98' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 5.03>
ST_108 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_49)   --->   "%or_ln94_49 = or i1 %icmp_ln94_99, i1 %icmp_ln94_98" [../src/matmul.cpp:94]   --->   Operation 1855 'or' 'or_ln94_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1856 [1/2] (3.34ns)   --->   "%tmp_98 = fcmp_olt  i32 %out_pool_load_48, i32 0" [../src/matmul.cpp:94]   --->   Operation 1856 'fcmp' 'tmp_98' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1857 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_49 = and i1 %or_ln94_49, i1 %tmp_98" [../src/matmul.cpp:94]   --->   Operation 1857 'and' 'and_ln94_49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1858 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_49, void %._crit_edge193, void" [../src/matmul.cpp:94]   --->   Operation 1858 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1859 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_48" [../src/matmul.cpp:95]   --->   Operation 1859 'store' 'store_ln95' <Predicate = (and_ln94_49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_108 : Operation 1860 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge193" [../src/matmul.cpp:95]   --->   Operation 1860 'br' 'br_ln95' <Predicate = (and_ln94_49)> <Delay = 0.00>
ST_108 : Operation 1861 [1/1] (0.00ns)   --->   "%out_pool_addr_49 = getelementptr i32 %out_pool, i64 0, i64 50" [../src/matmul.cpp:94]   --->   Operation 1861 'getelementptr' 'out_pool_addr_49' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1862 [2/2] (1.35ns)   --->   "%out_pool_load_49 = load i11 %out_pool_addr_49" [../src/matmul.cpp:94]   --->   Operation 1862 'load' 'out_pool_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 109 <SV = 107> <Delay = 4.70>
ST_109 : Operation 1863 [1/2] (1.35ns)   --->   "%out_pool_load_49 = load i11 %out_pool_addr_49" [../src/matmul.cpp:94]   --->   Operation 1863 'load' 'out_pool_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_109 : Operation 1864 [1/1] (0.00ns)   --->   "%bitcast_ln94_50 = bitcast i32 %out_pool_load_49" [../src/matmul.cpp:94]   --->   Operation 1864 'bitcast' 'bitcast_ln94_50' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_50, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1865 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln94_50 = trunc i32 %bitcast_ln94_50" [../src/matmul.cpp:94]   --->   Operation 1866 'trunc' 'trunc_ln94_50' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1867 [1/1] (0.85ns)   --->   "%icmp_ln94_100 = icmp_ne  i8 %tmp_99, i8 255" [../src/matmul.cpp:94]   --->   Operation 1867 'icmp' 'icmp_ln94_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1868 [1/1] (0.97ns)   --->   "%icmp_ln94_101 = icmp_eq  i23 %trunc_ln94_50, i23 0" [../src/matmul.cpp:94]   --->   Operation 1868 'icmp' 'icmp_ln94_101' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1869 [2/2] (3.34ns)   --->   "%tmp_100 = fcmp_olt  i32 %out_pool_load_49, i32 0" [../src/matmul.cpp:94]   --->   Operation 1869 'fcmp' 'tmp_100' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 108> <Delay = 5.03>
ST_110 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_50)   --->   "%or_ln94_50 = or i1 %icmp_ln94_101, i1 %icmp_ln94_100" [../src/matmul.cpp:94]   --->   Operation 1870 'or' 'or_ln94_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1871 [1/2] (3.34ns)   --->   "%tmp_100 = fcmp_olt  i32 %out_pool_load_49, i32 0" [../src/matmul.cpp:94]   --->   Operation 1871 'fcmp' 'tmp_100' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1872 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_50 = and i1 %or_ln94_50, i1 %tmp_100" [../src/matmul.cpp:94]   --->   Operation 1872 'and' 'and_ln94_50' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1873 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_50, void %._crit_edge194, void" [../src/matmul.cpp:94]   --->   Operation 1873 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1874 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_49" [../src/matmul.cpp:95]   --->   Operation 1874 'store' 'store_ln95' <Predicate = (and_ln94_50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_110 : Operation 1875 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge194" [../src/matmul.cpp:95]   --->   Operation 1875 'br' 'br_ln95' <Predicate = (and_ln94_50)> <Delay = 0.00>
ST_110 : Operation 1876 [1/1] (0.00ns)   --->   "%out_pool_addr_50 = getelementptr i32 %out_pool, i64 0, i64 51" [../src/matmul.cpp:94]   --->   Operation 1876 'getelementptr' 'out_pool_addr_50' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1877 [2/2] (1.35ns)   --->   "%out_pool_load_50 = load i11 %out_pool_addr_50" [../src/matmul.cpp:94]   --->   Operation 1877 'load' 'out_pool_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 111 <SV = 109> <Delay = 4.70>
ST_111 : Operation 1878 [1/2] (1.35ns)   --->   "%out_pool_load_50 = load i11 %out_pool_addr_50" [../src/matmul.cpp:94]   --->   Operation 1878 'load' 'out_pool_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_111 : Operation 1879 [1/1] (0.00ns)   --->   "%bitcast_ln94_51 = bitcast i32 %out_pool_load_50" [../src/matmul.cpp:94]   --->   Operation 1879 'bitcast' 'bitcast_ln94_51' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_51, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1880 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln94_51 = trunc i32 %bitcast_ln94_51" [../src/matmul.cpp:94]   --->   Operation 1881 'trunc' 'trunc_ln94_51' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1882 [1/1] (0.85ns)   --->   "%icmp_ln94_102 = icmp_ne  i8 %tmp_101, i8 255" [../src/matmul.cpp:94]   --->   Operation 1882 'icmp' 'icmp_ln94_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1883 [1/1] (0.97ns)   --->   "%icmp_ln94_103 = icmp_eq  i23 %trunc_ln94_51, i23 0" [../src/matmul.cpp:94]   --->   Operation 1883 'icmp' 'icmp_ln94_103' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1884 [2/2] (3.34ns)   --->   "%tmp_102 = fcmp_olt  i32 %out_pool_load_50, i32 0" [../src/matmul.cpp:94]   --->   Operation 1884 'fcmp' 'tmp_102' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 110> <Delay = 5.03>
ST_112 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_51)   --->   "%or_ln94_51 = or i1 %icmp_ln94_103, i1 %icmp_ln94_102" [../src/matmul.cpp:94]   --->   Operation 1885 'or' 'or_ln94_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1886 [1/2] (3.34ns)   --->   "%tmp_102 = fcmp_olt  i32 %out_pool_load_50, i32 0" [../src/matmul.cpp:94]   --->   Operation 1886 'fcmp' 'tmp_102' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1887 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_51 = and i1 %or_ln94_51, i1 %tmp_102" [../src/matmul.cpp:94]   --->   Operation 1887 'and' 'and_ln94_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1888 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_51, void %._crit_edge195, void" [../src/matmul.cpp:94]   --->   Operation 1888 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1889 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_50" [../src/matmul.cpp:95]   --->   Operation 1889 'store' 'store_ln95' <Predicate = (and_ln94_51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_112 : Operation 1890 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge195" [../src/matmul.cpp:95]   --->   Operation 1890 'br' 'br_ln95' <Predicate = (and_ln94_51)> <Delay = 0.00>
ST_112 : Operation 1891 [1/1] (0.00ns)   --->   "%out_pool_addr_51 = getelementptr i32 %out_pool, i64 0, i64 52" [../src/matmul.cpp:94]   --->   Operation 1891 'getelementptr' 'out_pool_addr_51' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1892 [2/2] (1.35ns)   --->   "%out_pool_load_51 = load i11 %out_pool_addr_51" [../src/matmul.cpp:94]   --->   Operation 1892 'load' 'out_pool_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 113 <SV = 111> <Delay = 4.70>
ST_113 : Operation 1893 [1/2] (1.35ns)   --->   "%out_pool_load_51 = load i11 %out_pool_addr_51" [../src/matmul.cpp:94]   --->   Operation 1893 'load' 'out_pool_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_113 : Operation 1894 [1/1] (0.00ns)   --->   "%bitcast_ln94_52 = bitcast i32 %out_pool_load_51" [../src/matmul.cpp:94]   --->   Operation 1894 'bitcast' 'bitcast_ln94_52' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_52, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1895 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln94_52 = trunc i32 %bitcast_ln94_52" [../src/matmul.cpp:94]   --->   Operation 1896 'trunc' 'trunc_ln94_52' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1897 [1/1] (0.85ns)   --->   "%icmp_ln94_104 = icmp_ne  i8 %tmp_103, i8 255" [../src/matmul.cpp:94]   --->   Operation 1897 'icmp' 'icmp_ln94_104' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1898 [1/1] (0.97ns)   --->   "%icmp_ln94_105 = icmp_eq  i23 %trunc_ln94_52, i23 0" [../src/matmul.cpp:94]   --->   Operation 1898 'icmp' 'icmp_ln94_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1899 [2/2] (3.34ns)   --->   "%tmp_104 = fcmp_olt  i32 %out_pool_load_51, i32 0" [../src/matmul.cpp:94]   --->   Operation 1899 'fcmp' 'tmp_104' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 5.03>
ST_114 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_52)   --->   "%or_ln94_52 = or i1 %icmp_ln94_105, i1 %icmp_ln94_104" [../src/matmul.cpp:94]   --->   Operation 1900 'or' 'or_ln94_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1901 [1/2] (3.34ns)   --->   "%tmp_104 = fcmp_olt  i32 %out_pool_load_51, i32 0" [../src/matmul.cpp:94]   --->   Operation 1901 'fcmp' 'tmp_104' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1902 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_52 = and i1 %or_ln94_52, i1 %tmp_104" [../src/matmul.cpp:94]   --->   Operation 1902 'and' 'and_ln94_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1903 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_52, void %._crit_edge196, void" [../src/matmul.cpp:94]   --->   Operation 1903 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1904 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_51" [../src/matmul.cpp:95]   --->   Operation 1904 'store' 'store_ln95' <Predicate = (and_ln94_52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_114 : Operation 1905 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge196" [../src/matmul.cpp:95]   --->   Operation 1905 'br' 'br_ln95' <Predicate = (and_ln94_52)> <Delay = 0.00>
ST_114 : Operation 1906 [1/1] (0.00ns)   --->   "%out_pool_addr_52 = getelementptr i32 %out_pool, i64 0, i64 53" [../src/matmul.cpp:94]   --->   Operation 1906 'getelementptr' 'out_pool_addr_52' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1907 [2/2] (1.35ns)   --->   "%out_pool_load_52 = load i11 %out_pool_addr_52" [../src/matmul.cpp:94]   --->   Operation 1907 'load' 'out_pool_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 115 <SV = 113> <Delay = 4.70>
ST_115 : Operation 1908 [1/2] (1.35ns)   --->   "%out_pool_load_52 = load i11 %out_pool_addr_52" [../src/matmul.cpp:94]   --->   Operation 1908 'load' 'out_pool_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_115 : Operation 1909 [1/1] (0.00ns)   --->   "%bitcast_ln94_53 = bitcast i32 %out_pool_load_52" [../src/matmul.cpp:94]   --->   Operation 1909 'bitcast' 'bitcast_ln94_53' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_53, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1910 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1911 [1/1] (0.00ns)   --->   "%trunc_ln94_53 = trunc i32 %bitcast_ln94_53" [../src/matmul.cpp:94]   --->   Operation 1911 'trunc' 'trunc_ln94_53' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1912 [1/1] (0.85ns)   --->   "%icmp_ln94_106 = icmp_ne  i8 %tmp_105, i8 255" [../src/matmul.cpp:94]   --->   Operation 1912 'icmp' 'icmp_ln94_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1913 [1/1] (0.97ns)   --->   "%icmp_ln94_107 = icmp_eq  i23 %trunc_ln94_53, i23 0" [../src/matmul.cpp:94]   --->   Operation 1913 'icmp' 'icmp_ln94_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1914 [2/2] (3.34ns)   --->   "%tmp_106 = fcmp_olt  i32 %out_pool_load_52, i32 0" [../src/matmul.cpp:94]   --->   Operation 1914 'fcmp' 'tmp_106' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 5.03>
ST_116 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_53)   --->   "%or_ln94_53 = or i1 %icmp_ln94_107, i1 %icmp_ln94_106" [../src/matmul.cpp:94]   --->   Operation 1915 'or' 'or_ln94_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1916 [1/2] (3.34ns)   --->   "%tmp_106 = fcmp_olt  i32 %out_pool_load_52, i32 0" [../src/matmul.cpp:94]   --->   Operation 1916 'fcmp' 'tmp_106' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1917 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_53 = and i1 %or_ln94_53, i1 %tmp_106" [../src/matmul.cpp:94]   --->   Operation 1917 'and' 'and_ln94_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1918 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_53, void %._crit_edge197, void" [../src/matmul.cpp:94]   --->   Operation 1918 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1919 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_52" [../src/matmul.cpp:95]   --->   Operation 1919 'store' 'store_ln95' <Predicate = (and_ln94_53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_116 : Operation 1920 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge197" [../src/matmul.cpp:95]   --->   Operation 1920 'br' 'br_ln95' <Predicate = (and_ln94_53)> <Delay = 0.00>
ST_116 : Operation 1921 [1/1] (0.00ns)   --->   "%out_pool_addr_53 = getelementptr i32 %out_pool, i64 0, i64 54" [../src/matmul.cpp:94]   --->   Operation 1921 'getelementptr' 'out_pool_addr_53' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1922 [2/2] (1.35ns)   --->   "%out_pool_load_53 = load i11 %out_pool_addr_53" [../src/matmul.cpp:94]   --->   Operation 1922 'load' 'out_pool_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 117 <SV = 115> <Delay = 4.70>
ST_117 : Operation 1923 [1/2] (1.35ns)   --->   "%out_pool_load_53 = load i11 %out_pool_addr_53" [../src/matmul.cpp:94]   --->   Operation 1923 'load' 'out_pool_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_117 : Operation 1924 [1/1] (0.00ns)   --->   "%bitcast_ln94_54 = bitcast i32 %out_pool_load_53" [../src/matmul.cpp:94]   --->   Operation 1924 'bitcast' 'bitcast_ln94_54' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_54, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1925 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln94_54 = trunc i32 %bitcast_ln94_54" [../src/matmul.cpp:94]   --->   Operation 1926 'trunc' 'trunc_ln94_54' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1927 [1/1] (0.85ns)   --->   "%icmp_ln94_108 = icmp_ne  i8 %tmp_107, i8 255" [../src/matmul.cpp:94]   --->   Operation 1927 'icmp' 'icmp_ln94_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1928 [1/1] (0.97ns)   --->   "%icmp_ln94_109 = icmp_eq  i23 %trunc_ln94_54, i23 0" [../src/matmul.cpp:94]   --->   Operation 1928 'icmp' 'icmp_ln94_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1929 [2/2] (3.34ns)   --->   "%tmp_108 = fcmp_olt  i32 %out_pool_load_53, i32 0" [../src/matmul.cpp:94]   --->   Operation 1929 'fcmp' 'tmp_108' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 5.03>
ST_118 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_54)   --->   "%or_ln94_54 = or i1 %icmp_ln94_109, i1 %icmp_ln94_108" [../src/matmul.cpp:94]   --->   Operation 1930 'or' 'or_ln94_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1931 [1/2] (3.34ns)   --->   "%tmp_108 = fcmp_olt  i32 %out_pool_load_53, i32 0" [../src/matmul.cpp:94]   --->   Operation 1931 'fcmp' 'tmp_108' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1932 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_54 = and i1 %or_ln94_54, i1 %tmp_108" [../src/matmul.cpp:94]   --->   Operation 1932 'and' 'and_ln94_54' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1933 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_54, void %._crit_edge198, void" [../src/matmul.cpp:94]   --->   Operation 1933 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1934 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_53" [../src/matmul.cpp:95]   --->   Operation 1934 'store' 'store_ln95' <Predicate = (and_ln94_54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_118 : Operation 1935 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge198" [../src/matmul.cpp:95]   --->   Operation 1935 'br' 'br_ln95' <Predicate = (and_ln94_54)> <Delay = 0.00>
ST_118 : Operation 1936 [1/1] (0.00ns)   --->   "%out_pool_addr_54 = getelementptr i32 %out_pool, i64 0, i64 55" [../src/matmul.cpp:94]   --->   Operation 1936 'getelementptr' 'out_pool_addr_54' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1937 [2/2] (1.35ns)   --->   "%out_pool_load_54 = load i11 %out_pool_addr_54" [../src/matmul.cpp:94]   --->   Operation 1937 'load' 'out_pool_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 119 <SV = 117> <Delay = 4.70>
ST_119 : Operation 1938 [1/2] (1.35ns)   --->   "%out_pool_load_54 = load i11 %out_pool_addr_54" [../src/matmul.cpp:94]   --->   Operation 1938 'load' 'out_pool_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_119 : Operation 1939 [1/1] (0.00ns)   --->   "%bitcast_ln94_55 = bitcast i32 %out_pool_load_54" [../src/matmul.cpp:94]   --->   Operation 1939 'bitcast' 'bitcast_ln94_55' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_55, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1940 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln94_55 = trunc i32 %bitcast_ln94_55" [../src/matmul.cpp:94]   --->   Operation 1941 'trunc' 'trunc_ln94_55' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1942 [1/1] (0.85ns)   --->   "%icmp_ln94_110 = icmp_ne  i8 %tmp_109, i8 255" [../src/matmul.cpp:94]   --->   Operation 1942 'icmp' 'icmp_ln94_110' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1943 [1/1] (0.97ns)   --->   "%icmp_ln94_111 = icmp_eq  i23 %trunc_ln94_55, i23 0" [../src/matmul.cpp:94]   --->   Operation 1943 'icmp' 'icmp_ln94_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1944 [2/2] (3.34ns)   --->   "%tmp_110 = fcmp_olt  i32 %out_pool_load_54, i32 0" [../src/matmul.cpp:94]   --->   Operation 1944 'fcmp' 'tmp_110' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 118> <Delay = 5.03>
ST_120 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_55)   --->   "%or_ln94_55 = or i1 %icmp_ln94_111, i1 %icmp_ln94_110" [../src/matmul.cpp:94]   --->   Operation 1945 'or' 'or_ln94_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1946 [1/2] (3.34ns)   --->   "%tmp_110 = fcmp_olt  i32 %out_pool_load_54, i32 0" [../src/matmul.cpp:94]   --->   Operation 1946 'fcmp' 'tmp_110' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1947 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_55 = and i1 %or_ln94_55, i1 %tmp_110" [../src/matmul.cpp:94]   --->   Operation 1947 'and' 'and_ln94_55' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1948 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_55, void %._crit_edge199, void" [../src/matmul.cpp:94]   --->   Operation 1948 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1949 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_54" [../src/matmul.cpp:95]   --->   Operation 1949 'store' 'store_ln95' <Predicate = (and_ln94_55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_120 : Operation 1950 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge199" [../src/matmul.cpp:95]   --->   Operation 1950 'br' 'br_ln95' <Predicate = (and_ln94_55)> <Delay = 0.00>
ST_120 : Operation 1951 [1/1] (0.00ns)   --->   "%out_pool_addr_55 = getelementptr i32 %out_pool, i64 0, i64 56" [../src/matmul.cpp:94]   --->   Operation 1951 'getelementptr' 'out_pool_addr_55' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1952 [2/2] (1.35ns)   --->   "%out_pool_load_55 = load i11 %out_pool_addr_55" [../src/matmul.cpp:94]   --->   Operation 1952 'load' 'out_pool_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 121 <SV = 119> <Delay = 4.70>
ST_121 : Operation 1953 [1/2] (1.35ns)   --->   "%out_pool_load_55 = load i11 %out_pool_addr_55" [../src/matmul.cpp:94]   --->   Operation 1953 'load' 'out_pool_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_121 : Operation 1954 [1/1] (0.00ns)   --->   "%bitcast_ln94_56 = bitcast i32 %out_pool_load_55" [../src/matmul.cpp:94]   --->   Operation 1954 'bitcast' 'bitcast_ln94_56' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_56, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1955 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln94_56 = trunc i32 %bitcast_ln94_56" [../src/matmul.cpp:94]   --->   Operation 1956 'trunc' 'trunc_ln94_56' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1957 [1/1] (0.85ns)   --->   "%icmp_ln94_112 = icmp_ne  i8 %tmp_111, i8 255" [../src/matmul.cpp:94]   --->   Operation 1957 'icmp' 'icmp_ln94_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1958 [1/1] (0.97ns)   --->   "%icmp_ln94_113 = icmp_eq  i23 %trunc_ln94_56, i23 0" [../src/matmul.cpp:94]   --->   Operation 1958 'icmp' 'icmp_ln94_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1959 [2/2] (3.34ns)   --->   "%tmp_112 = fcmp_olt  i32 %out_pool_load_55, i32 0" [../src/matmul.cpp:94]   --->   Operation 1959 'fcmp' 'tmp_112' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 5.03>
ST_122 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_56)   --->   "%or_ln94_56 = or i1 %icmp_ln94_113, i1 %icmp_ln94_112" [../src/matmul.cpp:94]   --->   Operation 1960 'or' 'or_ln94_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1961 [1/2] (3.34ns)   --->   "%tmp_112 = fcmp_olt  i32 %out_pool_load_55, i32 0" [../src/matmul.cpp:94]   --->   Operation 1961 'fcmp' 'tmp_112' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1962 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_56 = and i1 %or_ln94_56, i1 %tmp_112" [../src/matmul.cpp:94]   --->   Operation 1962 'and' 'and_ln94_56' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1963 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_56, void %._crit_edge200, void" [../src/matmul.cpp:94]   --->   Operation 1963 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1964 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_55" [../src/matmul.cpp:95]   --->   Operation 1964 'store' 'store_ln95' <Predicate = (and_ln94_56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_122 : Operation 1965 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge200" [../src/matmul.cpp:95]   --->   Operation 1965 'br' 'br_ln95' <Predicate = (and_ln94_56)> <Delay = 0.00>
ST_122 : Operation 1966 [1/1] (0.00ns)   --->   "%out_pool_addr_56 = getelementptr i32 %out_pool, i64 0, i64 57" [../src/matmul.cpp:94]   --->   Operation 1966 'getelementptr' 'out_pool_addr_56' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1967 [2/2] (1.35ns)   --->   "%out_pool_load_56 = load i11 %out_pool_addr_56" [../src/matmul.cpp:94]   --->   Operation 1967 'load' 'out_pool_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 123 <SV = 121> <Delay = 4.70>
ST_123 : Operation 1968 [1/2] (1.35ns)   --->   "%out_pool_load_56 = load i11 %out_pool_addr_56" [../src/matmul.cpp:94]   --->   Operation 1968 'load' 'out_pool_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_123 : Operation 1969 [1/1] (0.00ns)   --->   "%bitcast_ln94_57 = bitcast i32 %out_pool_load_56" [../src/matmul.cpp:94]   --->   Operation 1969 'bitcast' 'bitcast_ln94_57' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_57, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1970 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln94_57 = trunc i32 %bitcast_ln94_57" [../src/matmul.cpp:94]   --->   Operation 1971 'trunc' 'trunc_ln94_57' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1972 [1/1] (0.85ns)   --->   "%icmp_ln94_114 = icmp_ne  i8 %tmp_113, i8 255" [../src/matmul.cpp:94]   --->   Operation 1972 'icmp' 'icmp_ln94_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1973 [1/1] (0.97ns)   --->   "%icmp_ln94_115 = icmp_eq  i23 %trunc_ln94_57, i23 0" [../src/matmul.cpp:94]   --->   Operation 1973 'icmp' 'icmp_ln94_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1974 [2/2] (3.34ns)   --->   "%tmp_114 = fcmp_olt  i32 %out_pool_load_56, i32 0" [../src/matmul.cpp:94]   --->   Operation 1974 'fcmp' 'tmp_114' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 5.03>
ST_124 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_57)   --->   "%or_ln94_57 = or i1 %icmp_ln94_115, i1 %icmp_ln94_114" [../src/matmul.cpp:94]   --->   Operation 1975 'or' 'or_ln94_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1976 [1/2] (3.34ns)   --->   "%tmp_114 = fcmp_olt  i32 %out_pool_load_56, i32 0" [../src/matmul.cpp:94]   --->   Operation 1976 'fcmp' 'tmp_114' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1977 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_57 = and i1 %or_ln94_57, i1 %tmp_114" [../src/matmul.cpp:94]   --->   Operation 1977 'and' 'and_ln94_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1978 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_57, void %._crit_edge201, void" [../src/matmul.cpp:94]   --->   Operation 1978 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1979 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_56" [../src/matmul.cpp:95]   --->   Operation 1979 'store' 'store_ln95' <Predicate = (and_ln94_57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_124 : Operation 1980 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge201" [../src/matmul.cpp:95]   --->   Operation 1980 'br' 'br_ln95' <Predicate = (and_ln94_57)> <Delay = 0.00>
ST_124 : Operation 1981 [1/1] (0.00ns)   --->   "%out_pool_addr_57 = getelementptr i32 %out_pool, i64 0, i64 58" [../src/matmul.cpp:94]   --->   Operation 1981 'getelementptr' 'out_pool_addr_57' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1982 [2/2] (1.35ns)   --->   "%out_pool_load_57 = load i11 %out_pool_addr_57" [../src/matmul.cpp:94]   --->   Operation 1982 'load' 'out_pool_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 125 <SV = 123> <Delay = 4.70>
ST_125 : Operation 1983 [1/2] (1.35ns)   --->   "%out_pool_load_57 = load i11 %out_pool_addr_57" [../src/matmul.cpp:94]   --->   Operation 1983 'load' 'out_pool_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_125 : Operation 1984 [1/1] (0.00ns)   --->   "%bitcast_ln94_58 = bitcast i32 %out_pool_load_57" [../src/matmul.cpp:94]   --->   Operation 1984 'bitcast' 'bitcast_ln94_58' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_58, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 1985 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1986 [1/1] (0.00ns)   --->   "%trunc_ln94_58 = trunc i32 %bitcast_ln94_58" [../src/matmul.cpp:94]   --->   Operation 1986 'trunc' 'trunc_ln94_58' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1987 [1/1] (0.85ns)   --->   "%icmp_ln94_116 = icmp_ne  i8 %tmp_115, i8 255" [../src/matmul.cpp:94]   --->   Operation 1987 'icmp' 'icmp_ln94_116' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1988 [1/1] (0.97ns)   --->   "%icmp_ln94_117 = icmp_eq  i23 %trunc_ln94_58, i23 0" [../src/matmul.cpp:94]   --->   Operation 1988 'icmp' 'icmp_ln94_117' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1989 [2/2] (3.34ns)   --->   "%tmp_116 = fcmp_olt  i32 %out_pool_load_57, i32 0" [../src/matmul.cpp:94]   --->   Operation 1989 'fcmp' 'tmp_116' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 124> <Delay = 5.03>
ST_126 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_58)   --->   "%or_ln94_58 = or i1 %icmp_ln94_117, i1 %icmp_ln94_116" [../src/matmul.cpp:94]   --->   Operation 1990 'or' 'or_ln94_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1991 [1/2] (3.34ns)   --->   "%tmp_116 = fcmp_olt  i32 %out_pool_load_57, i32 0" [../src/matmul.cpp:94]   --->   Operation 1991 'fcmp' 'tmp_116' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1992 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_58 = and i1 %or_ln94_58, i1 %tmp_116" [../src/matmul.cpp:94]   --->   Operation 1992 'and' 'and_ln94_58' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1993 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_58, void %._crit_edge202, void" [../src/matmul.cpp:94]   --->   Operation 1993 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1994 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_57" [../src/matmul.cpp:95]   --->   Operation 1994 'store' 'store_ln95' <Predicate = (and_ln94_58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_126 : Operation 1995 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge202" [../src/matmul.cpp:95]   --->   Operation 1995 'br' 'br_ln95' <Predicate = (and_ln94_58)> <Delay = 0.00>
ST_126 : Operation 1996 [1/1] (0.00ns)   --->   "%out_pool_addr_58 = getelementptr i32 %out_pool, i64 0, i64 59" [../src/matmul.cpp:94]   --->   Operation 1996 'getelementptr' 'out_pool_addr_58' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1997 [2/2] (1.35ns)   --->   "%out_pool_load_58 = load i11 %out_pool_addr_58" [../src/matmul.cpp:94]   --->   Operation 1997 'load' 'out_pool_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 127 <SV = 125> <Delay = 4.70>
ST_127 : Operation 1998 [1/2] (1.35ns)   --->   "%out_pool_load_58 = load i11 %out_pool_addr_58" [../src/matmul.cpp:94]   --->   Operation 1998 'load' 'out_pool_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_127 : Operation 1999 [1/1] (0.00ns)   --->   "%bitcast_ln94_59 = bitcast i32 %out_pool_load_58" [../src/matmul.cpp:94]   --->   Operation 1999 'bitcast' 'bitcast_ln94_59' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_59, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2000 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln94_59 = trunc i32 %bitcast_ln94_59" [../src/matmul.cpp:94]   --->   Operation 2001 'trunc' 'trunc_ln94_59' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2002 [1/1] (0.85ns)   --->   "%icmp_ln94_118 = icmp_ne  i8 %tmp_117, i8 255" [../src/matmul.cpp:94]   --->   Operation 2002 'icmp' 'icmp_ln94_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2003 [1/1] (0.97ns)   --->   "%icmp_ln94_119 = icmp_eq  i23 %trunc_ln94_59, i23 0" [../src/matmul.cpp:94]   --->   Operation 2003 'icmp' 'icmp_ln94_119' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2004 [2/2] (3.34ns)   --->   "%tmp_118 = fcmp_olt  i32 %out_pool_load_58, i32 0" [../src/matmul.cpp:94]   --->   Operation 2004 'fcmp' 'tmp_118' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 126> <Delay = 5.03>
ST_128 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_59)   --->   "%or_ln94_59 = or i1 %icmp_ln94_119, i1 %icmp_ln94_118" [../src/matmul.cpp:94]   --->   Operation 2005 'or' 'or_ln94_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2006 [1/2] (3.34ns)   --->   "%tmp_118 = fcmp_olt  i32 %out_pool_load_58, i32 0" [../src/matmul.cpp:94]   --->   Operation 2006 'fcmp' 'tmp_118' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2007 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_59 = and i1 %or_ln94_59, i1 %tmp_118" [../src/matmul.cpp:94]   --->   Operation 2007 'and' 'and_ln94_59' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2008 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_59, void %._crit_edge203, void" [../src/matmul.cpp:94]   --->   Operation 2008 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2009 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_58" [../src/matmul.cpp:95]   --->   Operation 2009 'store' 'store_ln95' <Predicate = (and_ln94_59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_128 : Operation 2010 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge203" [../src/matmul.cpp:95]   --->   Operation 2010 'br' 'br_ln95' <Predicate = (and_ln94_59)> <Delay = 0.00>
ST_128 : Operation 2011 [1/1] (0.00ns)   --->   "%out_pool_addr_59 = getelementptr i32 %out_pool, i64 0, i64 60" [../src/matmul.cpp:94]   --->   Operation 2011 'getelementptr' 'out_pool_addr_59' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2012 [2/2] (1.35ns)   --->   "%out_pool_load_59 = load i11 %out_pool_addr_59" [../src/matmul.cpp:94]   --->   Operation 2012 'load' 'out_pool_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 129 <SV = 127> <Delay = 4.70>
ST_129 : Operation 2013 [1/2] (1.35ns)   --->   "%out_pool_load_59 = load i11 %out_pool_addr_59" [../src/matmul.cpp:94]   --->   Operation 2013 'load' 'out_pool_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_129 : Operation 2014 [1/1] (0.00ns)   --->   "%bitcast_ln94_60 = bitcast i32 %out_pool_load_59" [../src/matmul.cpp:94]   --->   Operation 2014 'bitcast' 'bitcast_ln94_60' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_60, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2015 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln94_60 = trunc i32 %bitcast_ln94_60" [../src/matmul.cpp:94]   --->   Operation 2016 'trunc' 'trunc_ln94_60' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2017 [1/1] (0.85ns)   --->   "%icmp_ln94_120 = icmp_ne  i8 %tmp_119, i8 255" [../src/matmul.cpp:94]   --->   Operation 2017 'icmp' 'icmp_ln94_120' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2018 [1/1] (0.97ns)   --->   "%icmp_ln94_121 = icmp_eq  i23 %trunc_ln94_60, i23 0" [../src/matmul.cpp:94]   --->   Operation 2018 'icmp' 'icmp_ln94_121' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2019 [2/2] (3.34ns)   --->   "%tmp_120 = fcmp_olt  i32 %out_pool_load_59, i32 0" [../src/matmul.cpp:94]   --->   Operation 2019 'fcmp' 'tmp_120' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 128> <Delay = 5.03>
ST_130 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_60)   --->   "%or_ln94_60 = or i1 %icmp_ln94_121, i1 %icmp_ln94_120" [../src/matmul.cpp:94]   --->   Operation 2020 'or' 'or_ln94_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2021 [1/2] (3.34ns)   --->   "%tmp_120 = fcmp_olt  i32 %out_pool_load_59, i32 0" [../src/matmul.cpp:94]   --->   Operation 2021 'fcmp' 'tmp_120' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2022 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_60 = and i1 %or_ln94_60, i1 %tmp_120" [../src/matmul.cpp:94]   --->   Operation 2022 'and' 'and_ln94_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2023 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_60, void %._crit_edge204, void" [../src/matmul.cpp:94]   --->   Operation 2023 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2024 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_59" [../src/matmul.cpp:95]   --->   Operation 2024 'store' 'store_ln95' <Predicate = (and_ln94_60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_130 : Operation 2025 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge204" [../src/matmul.cpp:95]   --->   Operation 2025 'br' 'br_ln95' <Predicate = (and_ln94_60)> <Delay = 0.00>
ST_130 : Operation 2026 [1/1] (0.00ns)   --->   "%out_pool_addr_60 = getelementptr i32 %out_pool, i64 0, i64 61" [../src/matmul.cpp:94]   --->   Operation 2026 'getelementptr' 'out_pool_addr_60' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2027 [2/2] (1.35ns)   --->   "%out_pool_load_60 = load i11 %out_pool_addr_60" [../src/matmul.cpp:94]   --->   Operation 2027 'load' 'out_pool_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 131 <SV = 129> <Delay = 4.70>
ST_131 : Operation 2028 [1/2] (1.35ns)   --->   "%out_pool_load_60 = load i11 %out_pool_addr_60" [../src/matmul.cpp:94]   --->   Operation 2028 'load' 'out_pool_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_131 : Operation 2029 [1/1] (0.00ns)   --->   "%bitcast_ln94_61 = bitcast i32 %out_pool_load_60" [../src/matmul.cpp:94]   --->   Operation 2029 'bitcast' 'bitcast_ln94_61' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_61, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2030 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln94_61 = trunc i32 %bitcast_ln94_61" [../src/matmul.cpp:94]   --->   Operation 2031 'trunc' 'trunc_ln94_61' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2032 [1/1] (0.85ns)   --->   "%icmp_ln94_122 = icmp_ne  i8 %tmp_121, i8 255" [../src/matmul.cpp:94]   --->   Operation 2032 'icmp' 'icmp_ln94_122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2033 [1/1] (0.97ns)   --->   "%icmp_ln94_123 = icmp_eq  i23 %trunc_ln94_61, i23 0" [../src/matmul.cpp:94]   --->   Operation 2033 'icmp' 'icmp_ln94_123' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2034 [2/2] (3.34ns)   --->   "%tmp_122 = fcmp_olt  i32 %out_pool_load_60, i32 0" [../src/matmul.cpp:94]   --->   Operation 2034 'fcmp' 'tmp_122' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 130> <Delay = 5.03>
ST_132 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_61)   --->   "%or_ln94_61 = or i1 %icmp_ln94_123, i1 %icmp_ln94_122" [../src/matmul.cpp:94]   --->   Operation 2035 'or' 'or_ln94_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2036 [1/2] (3.34ns)   --->   "%tmp_122 = fcmp_olt  i32 %out_pool_load_60, i32 0" [../src/matmul.cpp:94]   --->   Operation 2036 'fcmp' 'tmp_122' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2037 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_61 = and i1 %or_ln94_61, i1 %tmp_122" [../src/matmul.cpp:94]   --->   Operation 2037 'and' 'and_ln94_61' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2038 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_61, void %._crit_edge205, void" [../src/matmul.cpp:94]   --->   Operation 2038 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2039 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_60" [../src/matmul.cpp:95]   --->   Operation 2039 'store' 'store_ln95' <Predicate = (and_ln94_61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_132 : Operation 2040 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge205" [../src/matmul.cpp:95]   --->   Operation 2040 'br' 'br_ln95' <Predicate = (and_ln94_61)> <Delay = 0.00>
ST_132 : Operation 2041 [1/1] (0.00ns)   --->   "%out_pool_addr_61 = getelementptr i32 %out_pool, i64 0, i64 62" [../src/matmul.cpp:94]   --->   Operation 2041 'getelementptr' 'out_pool_addr_61' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2042 [2/2] (1.35ns)   --->   "%out_pool_load_61 = load i11 %out_pool_addr_61" [../src/matmul.cpp:94]   --->   Operation 2042 'load' 'out_pool_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 133 <SV = 131> <Delay = 4.70>
ST_133 : Operation 2043 [1/2] (1.35ns)   --->   "%out_pool_load_61 = load i11 %out_pool_addr_61" [../src/matmul.cpp:94]   --->   Operation 2043 'load' 'out_pool_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_133 : Operation 2044 [1/1] (0.00ns)   --->   "%bitcast_ln94_62 = bitcast i32 %out_pool_load_61" [../src/matmul.cpp:94]   --->   Operation 2044 'bitcast' 'bitcast_ln94_62' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_62, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2045 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln94_62 = trunc i32 %bitcast_ln94_62" [../src/matmul.cpp:94]   --->   Operation 2046 'trunc' 'trunc_ln94_62' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2047 [1/1] (0.85ns)   --->   "%icmp_ln94_124 = icmp_ne  i8 %tmp_123, i8 255" [../src/matmul.cpp:94]   --->   Operation 2047 'icmp' 'icmp_ln94_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2048 [1/1] (0.97ns)   --->   "%icmp_ln94_125 = icmp_eq  i23 %trunc_ln94_62, i23 0" [../src/matmul.cpp:94]   --->   Operation 2048 'icmp' 'icmp_ln94_125' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2049 [2/2] (3.34ns)   --->   "%tmp_124 = fcmp_olt  i32 %out_pool_load_61, i32 0" [../src/matmul.cpp:94]   --->   Operation 2049 'fcmp' 'tmp_124' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 132> <Delay = 5.03>
ST_134 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_62)   --->   "%or_ln94_62 = or i1 %icmp_ln94_125, i1 %icmp_ln94_124" [../src/matmul.cpp:94]   --->   Operation 2050 'or' 'or_ln94_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2051 [1/2] (3.34ns)   --->   "%tmp_124 = fcmp_olt  i32 %out_pool_load_61, i32 0" [../src/matmul.cpp:94]   --->   Operation 2051 'fcmp' 'tmp_124' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_62 = and i1 %or_ln94_62, i1 %tmp_124" [../src/matmul.cpp:94]   --->   Operation 2052 'and' 'and_ln94_62' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2053 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_62, void %._crit_edge206, void" [../src/matmul.cpp:94]   --->   Operation 2053 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2054 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_61" [../src/matmul.cpp:95]   --->   Operation 2054 'store' 'store_ln95' <Predicate = (and_ln94_62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_134 : Operation 2055 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge206" [../src/matmul.cpp:95]   --->   Operation 2055 'br' 'br_ln95' <Predicate = (and_ln94_62)> <Delay = 0.00>
ST_134 : Operation 2056 [1/1] (0.00ns)   --->   "%out_pool_addr_62 = getelementptr i32 %out_pool, i64 0, i64 63" [../src/matmul.cpp:94]   --->   Operation 2056 'getelementptr' 'out_pool_addr_62' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2057 [2/2] (1.35ns)   --->   "%out_pool_load_62 = load i11 %out_pool_addr_62" [../src/matmul.cpp:94]   --->   Operation 2057 'load' 'out_pool_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 135 <SV = 133> <Delay = 4.70>
ST_135 : Operation 2058 [1/2] (1.35ns)   --->   "%out_pool_load_62 = load i11 %out_pool_addr_62" [../src/matmul.cpp:94]   --->   Operation 2058 'load' 'out_pool_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_135 : Operation 2059 [1/1] (0.00ns)   --->   "%bitcast_ln94_63 = bitcast i32 %out_pool_load_62" [../src/matmul.cpp:94]   --->   Operation 2059 'bitcast' 'bitcast_ln94_63' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_63, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2060 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln94_63 = trunc i32 %bitcast_ln94_63" [../src/matmul.cpp:94]   --->   Operation 2061 'trunc' 'trunc_ln94_63' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2062 [1/1] (0.85ns)   --->   "%icmp_ln94_126 = icmp_ne  i8 %tmp_125, i8 255" [../src/matmul.cpp:94]   --->   Operation 2062 'icmp' 'icmp_ln94_126' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2063 [1/1] (0.97ns)   --->   "%icmp_ln94_127 = icmp_eq  i23 %trunc_ln94_63, i23 0" [../src/matmul.cpp:94]   --->   Operation 2063 'icmp' 'icmp_ln94_127' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2064 [2/2] (3.34ns)   --->   "%tmp_126 = fcmp_olt  i32 %out_pool_load_62, i32 0" [../src/matmul.cpp:94]   --->   Operation 2064 'fcmp' 'tmp_126' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 134> <Delay = 5.03>
ST_136 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_63)   --->   "%or_ln94_63 = or i1 %icmp_ln94_127, i1 %icmp_ln94_126" [../src/matmul.cpp:94]   --->   Operation 2065 'or' 'or_ln94_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2066 [1/2] (3.34ns)   --->   "%tmp_126 = fcmp_olt  i32 %out_pool_load_62, i32 0" [../src/matmul.cpp:94]   --->   Operation 2066 'fcmp' 'tmp_126' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2067 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_63 = and i1 %or_ln94_63, i1 %tmp_126" [../src/matmul.cpp:94]   --->   Operation 2067 'and' 'and_ln94_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2068 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_63, void %._crit_edge207, void" [../src/matmul.cpp:94]   --->   Operation 2068 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2069 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_62" [../src/matmul.cpp:95]   --->   Operation 2069 'store' 'store_ln95' <Predicate = (and_ln94_63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_136 : Operation 2070 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge207" [../src/matmul.cpp:95]   --->   Operation 2070 'br' 'br_ln95' <Predicate = (and_ln94_63)> <Delay = 0.00>
ST_136 : Operation 2071 [1/1] (0.00ns)   --->   "%out_pool_addr_63 = getelementptr i32 %out_pool, i64 0, i64 64" [../src/matmul.cpp:94]   --->   Operation 2071 'getelementptr' 'out_pool_addr_63' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2072 [2/2] (1.35ns)   --->   "%out_pool_load_63 = load i11 %out_pool_addr_63" [../src/matmul.cpp:94]   --->   Operation 2072 'load' 'out_pool_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 137 <SV = 135> <Delay = 4.70>
ST_137 : Operation 2073 [1/2] (1.35ns)   --->   "%out_pool_load_63 = load i11 %out_pool_addr_63" [../src/matmul.cpp:94]   --->   Operation 2073 'load' 'out_pool_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_137 : Operation 2074 [1/1] (0.00ns)   --->   "%bitcast_ln94_64 = bitcast i32 %out_pool_load_63" [../src/matmul.cpp:94]   --->   Operation 2074 'bitcast' 'bitcast_ln94_64' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_64, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2075 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln94_64 = trunc i32 %bitcast_ln94_64" [../src/matmul.cpp:94]   --->   Operation 2076 'trunc' 'trunc_ln94_64' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2077 [1/1] (0.85ns)   --->   "%icmp_ln94_128 = icmp_ne  i8 %tmp_127, i8 255" [../src/matmul.cpp:94]   --->   Operation 2077 'icmp' 'icmp_ln94_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2078 [1/1] (0.97ns)   --->   "%icmp_ln94_129 = icmp_eq  i23 %trunc_ln94_64, i23 0" [../src/matmul.cpp:94]   --->   Operation 2078 'icmp' 'icmp_ln94_129' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2079 [2/2] (3.34ns)   --->   "%tmp_128 = fcmp_olt  i32 %out_pool_load_63, i32 0" [../src/matmul.cpp:94]   --->   Operation 2079 'fcmp' 'tmp_128' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 5.03>
ST_138 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_64)   --->   "%or_ln94_64 = or i1 %icmp_ln94_129, i1 %icmp_ln94_128" [../src/matmul.cpp:94]   --->   Operation 2080 'or' 'or_ln94_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2081 [1/2] (3.34ns)   --->   "%tmp_128 = fcmp_olt  i32 %out_pool_load_63, i32 0" [../src/matmul.cpp:94]   --->   Operation 2081 'fcmp' 'tmp_128' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2082 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_64 = and i1 %or_ln94_64, i1 %tmp_128" [../src/matmul.cpp:94]   --->   Operation 2082 'and' 'and_ln94_64' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2083 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_64, void %._crit_edge208, void" [../src/matmul.cpp:94]   --->   Operation 2083 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2084 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_63" [../src/matmul.cpp:95]   --->   Operation 2084 'store' 'store_ln95' <Predicate = (and_ln94_64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_138 : Operation 2085 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge208" [../src/matmul.cpp:95]   --->   Operation 2085 'br' 'br_ln95' <Predicate = (and_ln94_64)> <Delay = 0.00>
ST_138 : Operation 2086 [1/1] (0.00ns)   --->   "%out_pool_addr_64 = getelementptr i32 %out_pool, i64 0, i64 65" [../src/matmul.cpp:94]   --->   Operation 2086 'getelementptr' 'out_pool_addr_64' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2087 [2/2] (1.35ns)   --->   "%out_pool_load_64 = load i11 %out_pool_addr_64" [../src/matmul.cpp:94]   --->   Operation 2087 'load' 'out_pool_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 139 <SV = 137> <Delay = 4.70>
ST_139 : Operation 2088 [1/2] (1.35ns)   --->   "%out_pool_load_64 = load i11 %out_pool_addr_64" [../src/matmul.cpp:94]   --->   Operation 2088 'load' 'out_pool_load_64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_139 : Operation 2089 [1/1] (0.00ns)   --->   "%bitcast_ln94_65 = bitcast i32 %out_pool_load_64" [../src/matmul.cpp:94]   --->   Operation 2089 'bitcast' 'bitcast_ln94_65' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_65, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2090 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln94_65 = trunc i32 %bitcast_ln94_65" [../src/matmul.cpp:94]   --->   Operation 2091 'trunc' 'trunc_ln94_65' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2092 [1/1] (0.85ns)   --->   "%icmp_ln94_130 = icmp_ne  i8 %tmp_129, i8 255" [../src/matmul.cpp:94]   --->   Operation 2092 'icmp' 'icmp_ln94_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2093 [1/1] (0.97ns)   --->   "%icmp_ln94_131 = icmp_eq  i23 %trunc_ln94_65, i23 0" [../src/matmul.cpp:94]   --->   Operation 2093 'icmp' 'icmp_ln94_131' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2094 [2/2] (3.34ns)   --->   "%tmp_130 = fcmp_olt  i32 %out_pool_load_64, i32 0" [../src/matmul.cpp:94]   --->   Operation 2094 'fcmp' 'tmp_130' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 138> <Delay = 5.03>
ST_140 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_65)   --->   "%or_ln94_65 = or i1 %icmp_ln94_131, i1 %icmp_ln94_130" [../src/matmul.cpp:94]   --->   Operation 2095 'or' 'or_ln94_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2096 [1/2] (3.34ns)   --->   "%tmp_130 = fcmp_olt  i32 %out_pool_load_64, i32 0" [../src/matmul.cpp:94]   --->   Operation 2096 'fcmp' 'tmp_130' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2097 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_65 = and i1 %or_ln94_65, i1 %tmp_130" [../src/matmul.cpp:94]   --->   Operation 2097 'and' 'and_ln94_65' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2098 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_65, void %._crit_edge209, void" [../src/matmul.cpp:94]   --->   Operation 2098 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2099 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_64" [../src/matmul.cpp:95]   --->   Operation 2099 'store' 'store_ln95' <Predicate = (and_ln94_65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_140 : Operation 2100 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge209" [../src/matmul.cpp:95]   --->   Operation 2100 'br' 'br_ln95' <Predicate = (and_ln94_65)> <Delay = 0.00>
ST_140 : Operation 2101 [1/1] (0.00ns)   --->   "%out_pool_addr_65 = getelementptr i32 %out_pool, i64 0, i64 66" [../src/matmul.cpp:94]   --->   Operation 2101 'getelementptr' 'out_pool_addr_65' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2102 [2/2] (1.35ns)   --->   "%out_pool_load_65 = load i11 %out_pool_addr_65" [../src/matmul.cpp:94]   --->   Operation 2102 'load' 'out_pool_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 141 <SV = 139> <Delay = 4.70>
ST_141 : Operation 2103 [1/2] (1.35ns)   --->   "%out_pool_load_65 = load i11 %out_pool_addr_65" [../src/matmul.cpp:94]   --->   Operation 2103 'load' 'out_pool_load_65' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_141 : Operation 2104 [1/1] (0.00ns)   --->   "%bitcast_ln94_66 = bitcast i32 %out_pool_load_65" [../src/matmul.cpp:94]   --->   Operation 2104 'bitcast' 'bitcast_ln94_66' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_66, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2105 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln94_66 = trunc i32 %bitcast_ln94_66" [../src/matmul.cpp:94]   --->   Operation 2106 'trunc' 'trunc_ln94_66' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2107 [1/1] (0.85ns)   --->   "%icmp_ln94_132 = icmp_ne  i8 %tmp_131, i8 255" [../src/matmul.cpp:94]   --->   Operation 2107 'icmp' 'icmp_ln94_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2108 [1/1] (0.97ns)   --->   "%icmp_ln94_133 = icmp_eq  i23 %trunc_ln94_66, i23 0" [../src/matmul.cpp:94]   --->   Operation 2108 'icmp' 'icmp_ln94_133' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2109 [2/2] (3.34ns)   --->   "%tmp_132 = fcmp_olt  i32 %out_pool_load_65, i32 0" [../src/matmul.cpp:94]   --->   Operation 2109 'fcmp' 'tmp_132' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 140> <Delay = 5.03>
ST_142 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_66)   --->   "%or_ln94_66 = or i1 %icmp_ln94_133, i1 %icmp_ln94_132" [../src/matmul.cpp:94]   --->   Operation 2110 'or' 'or_ln94_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2111 [1/2] (3.34ns)   --->   "%tmp_132 = fcmp_olt  i32 %out_pool_load_65, i32 0" [../src/matmul.cpp:94]   --->   Operation 2111 'fcmp' 'tmp_132' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2112 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_66 = and i1 %or_ln94_66, i1 %tmp_132" [../src/matmul.cpp:94]   --->   Operation 2112 'and' 'and_ln94_66' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2113 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_66, void %._crit_edge210, void" [../src/matmul.cpp:94]   --->   Operation 2113 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2114 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_65" [../src/matmul.cpp:95]   --->   Operation 2114 'store' 'store_ln95' <Predicate = (and_ln94_66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_142 : Operation 2115 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge210" [../src/matmul.cpp:95]   --->   Operation 2115 'br' 'br_ln95' <Predicate = (and_ln94_66)> <Delay = 0.00>
ST_142 : Operation 2116 [1/1] (0.00ns)   --->   "%out_pool_addr_66 = getelementptr i32 %out_pool, i64 0, i64 67" [../src/matmul.cpp:94]   --->   Operation 2116 'getelementptr' 'out_pool_addr_66' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2117 [2/2] (1.35ns)   --->   "%out_pool_load_66 = load i11 %out_pool_addr_66" [../src/matmul.cpp:94]   --->   Operation 2117 'load' 'out_pool_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 143 <SV = 141> <Delay = 4.70>
ST_143 : Operation 2118 [1/2] (1.35ns)   --->   "%out_pool_load_66 = load i11 %out_pool_addr_66" [../src/matmul.cpp:94]   --->   Operation 2118 'load' 'out_pool_load_66' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_143 : Operation 2119 [1/1] (0.00ns)   --->   "%bitcast_ln94_67 = bitcast i32 %out_pool_load_66" [../src/matmul.cpp:94]   --->   Operation 2119 'bitcast' 'bitcast_ln94_67' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_67, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2120 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln94_67 = trunc i32 %bitcast_ln94_67" [../src/matmul.cpp:94]   --->   Operation 2121 'trunc' 'trunc_ln94_67' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2122 [1/1] (0.85ns)   --->   "%icmp_ln94_134 = icmp_ne  i8 %tmp_133, i8 255" [../src/matmul.cpp:94]   --->   Operation 2122 'icmp' 'icmp_ln94_134' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2123 [1/1] (0.97ns)   --->   "%icmp_ln94_135 = icmp_eq  i23 %trunc_ln94_67, i23 0" [../src/matmul.cpp:94]   --->   Operation 2123 'icmp' 'icmp_ln94_135' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2124 [2/2] (3.34ns)   --->   "%tmp_134 = fcmp_olt  i32 %out_pool_load_66, i32 0" [../src/matmul.cpp:94]   --->   Operation 2124 'fcmp' 'tmp_134' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 142> <Delay = 5.03>
ST_144 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_67)   --->   "%or_ln94_67 = or i1 %icmp_ln94_135, i1 %icmp_ln94_134" [../src/matmul.cpp:94]   --->   Operation 2125 'or' 'or_ln94_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2126 [1/2] (3.34ns)   --->   "%tmp_134 = fcmp_olt  i32 %out_pool_load_66, i32 0" [../src/matmul.cpp:94]   --->   Operation 2126 'fcmp' 'tmp_134' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2127 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_67 = and i1 %or_ln94_67, i1 %tmp_134" [../src/matmul.cpp:94]   --->   Operation 2127 'and' 'and_ln94_67' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2128 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_67, void %._crit_edge211, void" [../src/matmul.cpp:94]   --->   Operation 2128 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2129 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_66" [../src/matmul.cpp:95]   --->   Operation 2129 'store' 'store_ln95' <Predicate = (and_ln94_67)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_144 : Operation 2130 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge211" [../src/matmul.cpp:95]   --->   Operation 2130 'br' 'br_ln95' <Predicate = (and_ln94_67)> <Delay = 0.00>
ST_144 : Operation 2131 [1/1] (0.00ns)   --->   "%out_pool_addr_67 = getelementptr i32 %out_pool, i64 0, i64 68" [../src/matmul.cpp:94]   --->   Operation 2131 'getelementptr' 'out_pool_addr_67' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2132 [2/2] (1.35ns)   --->   "%out_pool_load_67 = load i11 %out_pool_addr_67" [../src/matmul.cpp:94]   --->   Operation 2132 'load' 'out_pool_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 145 <SV = 143> <Delay = 4.70>
ST_145 : Operation 2133 [1/2] (1.35ns)   --->   "%out_pool_load_67 = load i11 %out_pool_addr_67" [../src/matmul.cpp:94]   --->   Operation 2133 'load' 'out_pool_load_67' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_145 : Operation 2134 [1/1] (0.00ns)   --->   "%bitcast_ln94_68 = bitcast i32 %out_pool_load_67" [../src/matmul.cpp:94]   --->   Operation 2134 'bitcast' 'bitcast_ln94_68' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2135 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_68, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2135 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln94_68 = trunc i32 %bitcast_ln94_68" [../src/matmul.cpp:94]   --->   Operation 2136 'trunc' 'trunc_ln94_68' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2137 [1/1] (0.85ns)   --->   "%icmp_ln94_136 = icmp_ne  i8 %tmp_135, i8 255" [../src/matmul.cpp:94]   --->   Operation 2137 'icmp' 'icmp_ln94_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2138 [1/1] (0.97ns)   --->   "%icmp_ln94_137 = icmp_eq  i23 %trunc_ln94_68, i23 0" [../src/matmul.cpp:94]   --->   Operation 2138 'icmp' 'icmp_ln94_137' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2139 [2/2] (3.34ns)   --->   "%tmp_136 = fcmp_olt  i32 %out_pool_load_67, i32 0" [../src/matmul.cpp:94]   --->   Operation 2139 'fcmp' 'tmp_136' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 144> <Delay = 5.03>
ST_146 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_68)   --->   "%or_ln94_68 = or i1 %icmp_ln94_137, i1 %icmp_ln94_136" [../src/matmul.cpp:94]   --->   Operation 2140 'or' 'or_ln94_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2141 [1/2] (3.34ns)   --->   "%tmp_136 = fcmp_olt  i32 %out_pool_load_67, i32 0" [../src/matmul.cpp:94]   --->   Operation 2141 'fcmp' 'tmp_136' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_68 = and i1 %or_ln94_68, i1 %tmp_136" [../src/matmul.cpp:94]   --->   Operation 2142 'and' 'and_ln94_68' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2143 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_68, void %._crit_edge212, void" [../src/matmul.cpp:94]   --->   Operation 2143 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2144 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_67" [../src/matmul.cpp:95]   --->   Operation 2144 'store' 'store_ln95' <Predicate = (and_ln94_68)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_146 : Operation 2145 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge212" [../src/matmul.cpp:95]   --->   Operation 2145 'br' 'br_ln95' <Predicate = (and_ln94_68)> <Delay = 0.00>
ST_146 : Operation 2146 [1/1] (0.00ns)   --->   "%out_pool_addr_68 = getelementptr i32 %out_pool, i64 0, i64 69" [../src/matmul.cpp:94]   --->   Operation 2146 'getelementptr' 'out_pool_addr_68' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2147 [2/2] (1.35ns)   --->   "%out_pool_load_68 = load i11 %out_pool_addr_68" [../src/matmul.cpp:94]   --->   Operation 2147 'load' 'out_pool_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 147 <SV = 145> <Delay = 4.70>
ST_147 : Operation 2148 [1/2] (1.35ns)   --->   "%out_pool_load_68 = load i11 %out_pool_addr_68" [../src/matmul.cpp:94]   --->   Operation 2148 'load' 'out_pool_load_68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_147 : Operation 2149 [1/1] (0.00ns)   --->   "%bitcast_ln94_69 = bitcast i32 %out_pool_load_68" [../src/matmul.cpp:94]   --->   Operation 2149 'bitcast' 'bitcast_ln94_69' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_69, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2150 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2151 [1/1] (0.00ns)   --->   "%trunc_ln94_69 = trunc i32 %bitcast_ln94_69" [../src/matmul.cpp:94]   --->   Operation 2151 'trunc' 'trunc_ln94_69' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2152 [1/1] (0.85ns)   --->   "%icmp_ln94_138 = icmp_ne  i8 %tmp_137, i8 255" [../src/matmul.cpp:94]   --->   Operation 2152 'icmp' 'icmp_ln94_138' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2153 [1/1] (0.97ns)   --->   "%icmp_ln94_139 = icmp_eq  i23 %trunc_ln94_69, i23 0" [../src/matmul.cpp:94]   --->   Operation 2153 'icmp' 'icmp_ln94_139' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2154 [2/2] (3.34ns)   --->   "%tmp_138 = fcmp_olt  i32 %out_pool_load_68, i32 0" [../src/matmul.cpp:94]   --->   Operation 2154 'fcmp' 'tmp_138' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 5.03>
ST_148 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_69)   --->   "%or_ln94_69 = or i1 %icmp_ln94_139, i1 %icmp_ln94_138" [../src/matmul.cpp:94]   --->   Operation 2155 'or' 'or_ln94_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2156 [1/2] (3.34ns)   --->   "%tmp_138 = fcmp_olt  i32 %out_pool_load_68, i32 0" [../src/matmul.cpp:94]   --->   Operation 2156 'fcmp' 'tmp_138' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_69 = and i1 %or_ln94_69, i1 %tmp_138" [../src/matmul.cpp:94]   --->   Operation 2157 'and' 'and_ln94_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2158 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_69, void %._crit_edge213, void" [../src/matmul.cpp:94]   --->   Operation 2158 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2159 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_68" [../src/matmul.cpp:95]   --->   Operation 2159 'store' 'store_ln95' <Predicate = (and_ln94_69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_148 : Operation 2160 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge213" [../src/matmul.cpp:95]   --->   Operation 2160 'br' 'br_ln95' <Predicate = (and_ln94_69)> <Delay = 0.00>
ST_148 : Operation 2161 [1/1] (0.00ns)   --->   "%out_pool_addr_69 = getelementptr i32 %out_pool, i64 0, i64 70" [../src/matmul.cpp:94]   --->   Operation 2161 'getelementptr' 'out_pool_addr_69' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2162 [2/2] (1.35ns)   --->   "%out_pool_load_69 = load i11 %out_pool_addr_69" [../src/matmul.cpp:94]   --->   Operation 2162 'load' 'out_pool_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 149 <SV = 147> <Delay = 4.70>
ST_149 : Operation 2163 [1/2] (1.35ns)   --->   "%out_pool_load_69 = load i11 %out_pool_addr_69" [../src/matmul.cpp:94]   --->   Operation 2163 'load' 'out_pool_load_69' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_149 : Operation 2164 [1/1] (0.00ns)   --->   "%bitcast_ln94_70 = bitcast i32 %out_pool_load_69" [../src/matmul.cpp:94]   --->   Operation 2164 'bitcast' 'bitcast_ln94_70' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_70, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2165 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2166 [1/1] (0.00ns)   --->   "%trunc_ln94_70 = trunc i32 %bitcast_ln94_70" [../src/matmul.cpp:94]   --->   Operation 2166 'trunc' 'trunc_ln94_70' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2167 [1/1] (0.85ns)   --->   "%icmp_ln94_140 = icmp_ne  i8 %tmp_139, i8 255" [../src/matmul.cpp:94]   --->   Operation 2167 'icmp' 'icmp_ln94_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2168 [1/1] (0.97ns)   --->   "%icmp_ln94_141 = icmp_eq  i23 %trunc_ln94_70, i23 0" [../src/matmul.cpp:94]   --->   Operation 2168 'icmp' 'icmp_ln94_141' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2169 [2/2] (3.34ns)   --->   "%tmp_140 = fcmp_olt  i32 %out_pool_load_69, i32 0" [../src/matmul.cpp:94]   --->   Operation 2169 'fcmp' 'tmp_140' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 148> <Delay = 5.03>
ST_150 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_70)   --->   "%or_ln94_70 = or i1 %icmp_ln94_141, i1 %icmp_ln94_140" [../src/matmul.cpp:94]   --->   Operation 2170 'or' 'or_ln94_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2171 [1/2] (3.34ns)   --->   "%tmp_140 = fcmp_olt  i32 %out_pool_load_69, i32 0" [../src/matmul.cpp:94]   --->   Operation 2171 'fcmp' 'tmp_140' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2172 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_70 = and i1 %or_ln94_70, i1 %tmp_140" [../src/matmul.cpp:94]   --->   Operation 2172 'and' 'and_ln94_70' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2173 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_70, void %._crit_edge214, void" [../src/matmul.cpp:94]   --->   Operation 2173 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2174 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_69" [../src/matmul.cpp:95]   --->   Operation 2174 'store' 'store_ln95' <Predicate = (and_ln94_70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_150 : Operation 2175 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge214" [../src/matmul.cpp:95]   --->   Operation 2175 'br' 'br_ln95' <Predicate = (and_ln94_70)> <Delay = 0.00>
ST_150 : Operation 2176 [1/1] (0.00ns)   --->   "%out_pool_addr_70 = getelementptr i32 %out_pool, i64 0, i64 71" [../src/matmul.cpp:94]   --->   Operation 2176 'getelementptr' 'out_pool_addr_70' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2177 [2/2] (1.35ns)   --->   "%out_pool_load_70 = load i11 %out_pool_addr_70" [../src/matmul.cpp:94]   --->   Operation 2177 'load' 'out_pool_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 151 <SV = 149> <Delay = 4.70>
ST_151 : Operation 2178 [1/2] (1.35ns)   --->   "%out_pool_load_70 = load i11 %out_pool_addr_70" [../src/matmul.cpp:94]   --->   Operation 2178 'load' 'out_pool_load_70' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_151 : Operation 2179 [1/1] (0.00ns)   --->   "%bitcast_ln94_71 = bitcast i32 %out_pool_load_70" [../src/matmul.cpp:94]   --->   Operation 2179 'bitcast' 'bitcast_ln94_71' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_71, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2180 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln94_71 = trunc i32 %bitcast_ln94_71" [../src/matmul.cpp:94]   --->   Operation 2181 'trunc' 'trunc_ln94_71' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2182 [1/1] (0.85ns)   --->   "%icmp_ln94_142 = icmp_ne  i8 %tmp_141, i8 255" [../src/matmul.cpp:94]   --->   Operation 2182 'icmp' 'icmp_ln94_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2183 [1/1] (0.97ns)   --->   "%icmp_ln94_143 = icmp_eq  i23 %trunc_ln94_71, i23 0" [../src/matmul.cpp:94]   --->   Operation 2183 'icmp' 'icmp_ln94_143' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2184 [2/2] (3.34ns)   --->   "%tmp_142 = fcmp_olt  i32 %out_pool_load_70, i32 0" [../src/matmul.cpp:94]   --->   Operation 2184 'fcmp' 'tmp_142' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 150> <Delay = 5.03>
ST_152 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_71)   --->   "%or_ln94_71 = or i1 %icmp_ln94_143, i1 %icmp_ln94_142" [../src/matmul.cpp:94]   --->   Operation 2185 'or' 'or_ln94_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2186 [1/2] (3.34ns)   --->   "%tmp_142 = fcmp_olt  i32 %out_pool_load_70, i32 0" [../src/matmul.cpp:94]   --->   Operation 2186 'fcmp' 'tmp_142' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2187 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_71 = and i1 %or_ln94_71, i1 %tmp_142" [../src/matmul.cpp:94]   --->   Operation 2187 'and' 'and_ln94_71' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2188 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_71, void %._crit_edge215, void" [../src/matmul.cpp:94]   --->   Operation 2188 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2189 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_70" [../src/matmul.cpp:95]   --->   Operation 2189 'store' 'store_ln95' <Predicate = (and_ln94_71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_152 : Operation 2190 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge215" [../src/matmul.cpp:95]   --->   Operation 2190 'br' 'br_ln95' <Predicate = (and_ln94_71)> <Delay = 0.00>
ST_152 : Operation 2191 [1/1] (0.00ns)   --->   "%out_pool_addr_71 = getelementptr i32 %out_pool, i64 0, i64 72" [../src/matmul.cpp:94]   --->   Operation 2191 'getelementptr' 'out_pool_addr_71' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2192 [2/2] (1.35ns)   --->   "%out_pool_load_71 = load i11 %out_pool_addr_71" [../src/matmul.cpp:94]   --->   Operation 2192 'load' 'out_pool_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 153 <SV = 151> <Delay = 4.70>
ST_153 : Operation 2193 [1/2] (1.35ns)   --->   "%out_pool_load_71 = load i11 %out_pool_addr_71" [../src/matmul.cpp:94]   --->   Operation 2193 'load' 'out_pool_load_71' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_153 : Operation 2194 [1/1] (0.00ns)   --->   "%bitcast_ln94_72 = bitcast i32 %out_pool_load_71" [../src/matmul.cpp:94]   --->   Operation 2194 'bitcast' 'bitcast_ln94_72' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_72, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2195 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln94_72 = trunc i32 %bitcast_ln94_72" [../src/matmul.cpp:94]   --->   Operation 2196 'trunc' 'trunc_ln94_72' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2197 [1/1] (0.85ns)   --->   "%icmp_ln94_144 = icmp_ne  i8 %tmp_143, i8 255" [../src/matmul.cpp:94]   --->   Operation 2197 'icmp' 'icmp_ln94_144' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2198 [1/1] (0.97ns)   --->   "%icmp_ln94_145 = icmp_eq  i23 %trunc_ln94_72, i23 0" [../src/matmul.cpp:94]   --->   Operation 2198 'icmp' 'icmp_ln94_145' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2199 [2/2] (3.34ns)   --->   "%tmp_144 = fcmp_olt  i32 %out_pool_load_71, i32 0" [../src/matmul.cpp:94]   --->   Operation 2199 'fcmp' 'tmp_144' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 152> <Delay = 5.03>
ST_154 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_72)   --->   "%or_ln94_72 = or i1 %icmp_ln94_145, i1 %icmp_ln94_144" [../src/matmul.cpp:94]   --->   Operation 2200 'or' 'or_ln94_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2201 [1/2] (3.34ns)   --->   "%tmp_144 = fcmp_olt  i32 %out_pool_load_71, i32 0" [../src/matmul.cpp:94]   --->   Operation 2201 'fcmp' 'tmp_144' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2202 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_72 = and i1 %or_ln94_72, i1 %tmp_144" [../src/matmul.cpp:94]   --->   Operation 2202 'and' 'and_ln94_72' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2203 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_72, void %._crit_edge216, void" [../src/matmul.cpp:94]   --->   Operation 2203 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2204 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_71" [../src/matmul.cpp:95]   --->   Operation 2204 'store' 'store_ln95' <Predicate = (and_ln94_72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_154 : Operation 2205 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge216" [../src/matmul.cpp:95]   --->   Operation 2205 'br' 'br_ln95' <Predicate = (and_ln94_72)> <Delay = 0.00>
ST_154 : Operation 2206 [1/1] (0.00ns)   --->   "%out_pool_addr_72 = getelementptr i32 %out_pool, i64 0, i64 73" [../src/matmul.cpp:94]   --->   Operation 2206 'getelementptr' 'out_pool_addr_72' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2207 [2/2] (1.35ns)   --->   "%out_pool_load_72 = load i11 %out_pool_addr_72" [../src/matmul.cpp:94]   --->   Operation 2207 'load' 'out_pool_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 155 <SV = 153> <Delay = 4.70>
ST_155 : Operation 2208 [1/2] (1.35ns)   --->   "%out_pool_load_72 = load i11 %out_pool_addr_72" [../src/matmul.cpp:94]   --->   Operation 2208 'load' 'out_pool_load_72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_155 : Operation 2209 [1/1] (0.00ns)   --->   "%bitcast_ln94_73 = bitcast i32 %out_pool_load_72" [../src/matmul.cpp:94]   --->   Operation 2209 'bitcast' 'bitcast_ln94_73' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_73, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2210 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln94_73 = trunc i32 %bitcast_ln94_73" [../src/matmul.cpp:94]   --->   Operation 2211 'trunc' 'trunc_ln94_73' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2212 [1/1] (0.85ns)   --->   "%icmp_ln94_146 = icmp_ne  i8 %tmp_145, i8 255" [../src/matmul.cpp:94]   --->   Operation 2212 'icmp' 'icmp_ln94_146' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2213 [1/1] (0.97ns)   --->   "%icmp_ln94_147 = icmp_eq  i23 %trunc_ln94_73, i23 0" [../src/matmul.cpp:94]   --->   Operation 2213 'icmp' 'icmp_ln94_147' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2214 [2/2] (3.34ns)   --->   "%tmp_146 = fcmp_olt  i32 %out_pool_load_72, i32 0" [../src/matmul.cpp:94]   --->   Operation 2214 'fcmp' 'tmp_146' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 5.03>
ST_156 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_73)   --->   "%or_ln94_73 = or i1 %icmp_ln94_147, i1 %icmp_ln94_146" [../src/matmul.cpp:94]   --->   Operation 2215 'or' 'or_ln94_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2216 [1/2] (3.34ns)   --->   "%tmp_146 = fcmp_olt  i32 %out_pool_load_72, i32 0" [../src/matmul.cpp:94]   --->   Operation 2216 'fcmp' 'tmp_146' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2217 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_73 = and i1 %or_ln94_73, i1 %tmp_146" [../src/matmul.cpp:94]   --->   Operation 2217 'and' 'and_ln94_73' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2218 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_73, void %._crit_edge217, void" [../src/matmul.cpp:94]   --->   Operation 2218 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2219 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_72" [../src/matmul.cpp:95]   --->   Operation 2219 'store' 'store_ln95' <Predicate = (and_ln94_73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_156 : Operation 2220 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge217" [../src/matmul.cpp:95]   --->   Operation 2220 'br' 'br_ln95' <Predicate = (and_ln94_73)> <Delay = 0.00>
ST_156 : Operation 2221 [1/1] (0.00ns)   --->   "%out_pool_addr_73 = getelementptr i32 %out_pool, i64 0, i64 74" [../src/matmul.cpp:94]   --->   Operation 2221 'getelementptr' 'out_pool_addr_73' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2222 [2/2] (1.35ns)   --->   "%out_pool_load_73 = load i11 %out_pool_addr_73" [../src/matmul.cpp:94]   --->   Operation 2222 'load' 'out_pool_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 157 <SV = 155> <Delay = 4.70>
ST_157 : Operation 2223 [1/2] (1.35ns)   --->   "%out_pool_load_73 = load i11 %out_pool_addr_73" [../src/matmul.cpp:94]   --->   Operation 2223 'load' 'out_pool_load_73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_157 : Operation 2224 [1/1] (0.00ns)   --->   "%bitcast_ln94_74 = bitcast i32 %out_pool_load_73" [../src/matmul.cpp:94]   --->   Operation 2224 'bitcast' 'bitcast_ln94_74' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_74, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2225 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln94_74 = trunc i32 %bitcast_ln94_74" [../src/matmul.cpp:94]   --->   Operation 2226 'trunc' 'trunc_ln94_74' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2227 [1/1] (0.85ns)   --->   "%icmp_ln94_148 = icmp_ne  i8 %tmp_147, i8 255" [../src/matmul.cpp:94]   --->   Operation 2227 'icmp' 'icmp_ln94_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2228 [1/1] (0.97ns)   --->   "%icmp_ln94_149 = icmp_eq  i23 %trunc_ln94_74, i23 0" [../src/matmul.cpp:94]   --->   Operation 2228 'icmp' 'icmp_ln94_149' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2229 [2/2] (3.34ns)   --->   "%tmp_148 = fcmp_olt  i32 %out_pool_load_73, i32 0" [../src/matmul.cpp:94]   --->   Operation 2229 'fcmp' 'tmp_148' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 156> <Delay = 5.03>
ST_158 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_74)   --->   "%or_ln94_74 = or i1 %icmp_ln94_149, i1 %icmp_ln94_148" [../src/matmul.cpp:94]   --->   Operation 2230 'or' 'or_ln94_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2231 [1/2] (3.34ns)   --->   "%tmp_148 = fcmp_olt  i32 %out_pool_load_73, i32 0" [../src/matmul.cpp:94]   --->   Operation 2231 'fcmp' 'tmp_148' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2232 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_74 = and i1 %or_ln94_74, i1 %tmp_148" [../src/matmul.cpp:94]   --->   Operation 2232 'and' 'and_ln94_74' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2233 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_74, void %._crit_edge218, void" [../src/matmul.cpp:94]   --->   Operation 2233 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2234 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_73" [../src/matmul.cpp:95]   --->   Operation 2234 'store' 'store_ln95' <Predicate = (and_ln94_74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_158 : Operation 2235 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge218" [../src/matmul.cpp:95]   --->   Operation 2235 'br' 'br_ln95' <Predicate = (and_ln94_74)> <Delay = 0.00>
ST_158 : Operation 2236 [1/1] (0.00ns)   --->   "%out_pool_addr_74 = getelementptr i32 %out_pool, i64 0, i64 75" [../src/matmul.cpp:94]   --->   Operation 2236 'getelementptr' 'out_pool_addr_74' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2237 [2/2] (1.35ns)   --->   "%out_pool_load_74 = load i11 %out_pool_addr_74" [../src/matmul.cpp:94]   --->   Operation 2237 'load' 'out_pool_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 159 <SV = 157> <Delay = 4.70>
ST_159 : Operation 2238 [1/2] (1.35ns)   --->   "%out_pool_load_74 = load i11 %out_pool_addr_74" [../src/matmul.cpp:94]   --->   Operation 2238 'load' 'out_pool_load_74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_159 : Operation 2239 [1/1] (0.00ns)   --->   "%bitcast_ln94_75 = bitcast i32 %out_pool_load_74" [../src/matmul.cpp:94]   --->   Operation 2239 'bitcast' 'bitcast_ln94_75' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_75, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2240 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln94_75 = trunc i32 %bitcast_ln94_75" [../src/matmul.cpp:94]   --->   Operation 2241 'trunc' 'trunc_ln94_75' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2242 [1/1] (0.85ns)   --->   "%icmp_ln94_150 = icmp_ne  i8 %tmp_149, i8 255" [../src/matmul.cpp:94]   --->   Operation 2242 'icmp' 'icmp_ln94_150' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2243 [1/1] (0.97ns)   --->   "%icmp_ln94_151 = icmp_eq  i23 %trunc_ln94_75, i23 0" [../src/matmul.cpp:94]   --->   Operation 2243 'icmp' 'icmp_ln94_151' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2244 [2/2] (3.34ns)   --->   "%tmp_150 = fcmp_olt  i32 %out_pool_load_74, i32 0" [../src/matmul.cpp:94]   --->   Operation 2244 'fcmp' 'tmp_150' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 158> <Delay = 5.03>
ST_160 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_75)   --->   "%or_ln94_75 = or i1 %icmp_ln94_151, i1 %icmp_ln94_150" [../src/matmul.cpp:94]   --->   Operation 2245 'or' 'or_ln94_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2246 [1/2] (3.34ns)   --->   "%tmp_150 = fcmp_olt  i32 %out_pool_load_74, i32 0" [../src/matmul.cpp:94]   --->   Operation 2246 'fcmp' 'tmp_150' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2247 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_75 = and i1 %or_ln94_75, i1 %tmp_150" [../src/matmul.cpp:94]   --->   Operation 2247 'and' 'and_ln94_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2248 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_75, void %._crit_edge219, void" [../src/matmul.cpp:94]   --->   Operation 2248 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2249 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_74" [../src/matmul.cpp:95]   --->   Operation 2249 'store' 'store_ln95' <Predicate = (and_ln94_75)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_160 : Operation 2250 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge219" [../src/matmul.cpp:95]   --->   Operation 2250 'br' 'br_ln95' <Predicate = (and_ln94_75)> <Delay = 0.00>
ST_160 : Operation 2251 [1/1] (0.00ns)   --->   "%out_pool_addr_75 = getelementptr i32 %out_pool, i64 0, i64 76" [../src/matmul.cpp:94]   --->   Operation 2251 'getelementptr' 'out_pool_addr_75' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2252 [2/2] (1.35ns)   --->   "%out_pool_load_75 = load i11 %out_pool_addr_75" [../src/matmul.cpp:94]   --->   Operation 2252 'load' 'out_pool_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 161 <SV = 159> <Delay = 4.70>
ST_161 : Operation 2253 [1/2] (1.35ns)   --->   "%out_pool_load_75 = load i11 %out_pool_addr_75" [../src/matmul.cpp:94]   --->   Operation 2253 'load' 'out_pool_load_75' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_161 : Operation 2254 [1/1] (0.00ns)   --->   "%bitcast_ln94_76 = bitcast i32 %out_pool_load_75" [../src/matmul.cpp:94]   --->   Operation 2254 'bitcast' 'bitcast_ln94_76' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_76, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2255 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2256 [1/1] (0.00ns)   --->   "%trunc_ln94_76 = trunc i32 %bitcast_ln94_76" [../src/matmul.cpp:94]   --->   Operation 2256 'trunc' 'trunc_ln94_76' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2257 [1/1] (0.85ns)   --->   "%icmp_ln94_152 = icmp_ne  i8 %tmp_151, i8 255" [../src/matmul.cpp:94]   --->   Operation 2257 'icmp' 'icmp_ln94_152' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2258 [1/1] (0.97ns)   --->   "%icmp_ln94_153 = icmp_eq  i23 %trunc_ln94_76, i23 0" [../src/matmul.cpp:94]   --->   Operation 2258 'icmp' 'icmp_ln94_153' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2259 [2/2] (3.34ns)   --->   "%tmp_152 = fcmp_olt  i32 %out_pool_load_75, i32 0" [../src/matmul.cpp:94]   --->   Operation 2259 'fcmp' 'tmp_152' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 5.03>
ST_162 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_76)   --->   "%or_ln94_76 = or i1 %icmp_ln94_153, i1 %icmp_ln94_152" [../src/matmul.cpp:94]   --->   Operation 2260 'or' 'or_ln94_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2261 [1/2] (3.34ns)   --->   "%tmp_152 = fcmp_olt  i32 %out_pool_load_75, i32 0" [../src/matmul.cpp:94]   --->   Operation 2261 'fcmp' 'tmp_152' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2262 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_76 = and i1 %or_ln94_76, i1 %tmp_152" [../src/matmul.cpp:94]   --->   Operation 2262 'and' 'and_ln94_76' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2263 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_76, void %._crit_edge220, void" [../src/matmul.cpp:94]   --->   Operation 2263 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2264 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_75" [../src/matmul.cpp:95]   --->   Operation 2264 'store' 'store_ln95' <Predicate = (and_ln94_76)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_162 : Operation 2265 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge220" [../src/matmul.cpp:95]   --->   Operation 2265 'br' 'br_ln95' <Predicate = (and_ln94_76)> <Delay = 0.00>
ST_162 : Operation 2266 [1/1] (0.00ns)   --->   "%out_pool_addr_76 = getelementptr i32 %out_pool, i64 0, i64 77" [../src/matmul.cpp:94]   --->   Operation 2266 'getelementptr' 'out_pool_addr_76' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2267 [2/2] (1.35ns)   --->   "%out_pool_load_76 = load i11 %out_pool_addr_76" [../src/matmul.cpp:94]   --->   Operation 2267 'load' 'out_pool_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 163 <SV = 161> <Delay = 4.70>
ST_163 : Operation 2268 [1/2] (1.35ns)   --->   "%out_pool_load_76 = load i11 %out_pool_addr_76" [../src/matmul.cpp:94]   --->   Operation 2268 'load' 'out_pool_load_76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_163 : Operation 2269 [1/1] (0.00ns)   --->   "%bitcast_ln94_77 = bitcast i32 %out_pool_load_76" [../src/matmul.cpp:94]   --->   Operation 2269 'bitcast' 'bitcast_ln94_77' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_77, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2270 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln94_77 = trunc i32 %bitcast_ln94_77" [../src/matmul.cpp:94]   --->   Operation 2271 'trunc' 'trunc_ln94_77' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2272 [1/1] (0.85ns)   --->   "%icmp_ln94_154 = icmp_ne  i8 %tmp_153, i8 255" [../src/matmul.cpp:94]   --->   Operation 2272 'icmp' 'icmp_ln94_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2273 [1/1] (0.97ns)   --->   "%icmp_ln94_155 = icmp_eq  i23 %trunc_ln94_77, i23 0" [../src/matmul.cpp:94]   --->   Operation 2273 'icmp' 'icmp_ln94_155' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2274 [2/2] (3.34ns)   --->   "%tmp_154 = fcmp_olt  i32 %out_pool_load_76, i32 0" [../src/matmul.cpp:94]   --->   Operation 2274 'fcmp' 'tmp_154' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 162> <Delay = 5.03>
ST_164 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_77)   --->   "%or_ln94_77 = or i1 %icmp_ln94_155, i1 %icmp_ln94_154" [../src/matmul.cpp:94]   --->   Operation 2275 'or' 'or_ln94_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2276 [1/2] (3.34ns)   --->   "%tmp_154 = fcmp_olt  i32 %out_pool_load_76, i32 0" [../src/matmul.cpp:94]   --->   Operation 2276 'fcmp' 'tmp_154' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2277 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_77 = and i1 %or_ln94_77, i1 %tmp_154" [../src/matmul.cpp:94]   --->   Operation 2277 'and' 'and_ln94_77' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2278 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_77, void %._crit_edge221, void" [../src/matmul.cpp:94]   --->   Operation 2278 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2279 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_76" [../src/matmul.cpp:95]   --->   Operation 2279 'store' 'store_ln95' <Predicate = (and_ln94_77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_164 : Operation 2280 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge221" [../src/matmul.cpp:95]   --->   Operation 2280 'br' 'br_ln95' <Predicate = (and_ln94_77)> <Delay = 0.00>
ST_164 : Operation 2281 [1/1] (0.00ns)   --->   "%out_pool_addr_77 = getelementptr i32 %out_pool, i64 0, i64 78" [../src/matmul.cpp:94]   --->   Operation 2281 'getelementptr' 'out_pool_addr_77' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2282 [2/2] (1.35ns)   --->   "%out_pool_load_77 = load i11 %out_pool_addr_77" [../src/matmul.cpp:94]   --->   Operation 2282 'load' 'out_pool_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 165 <SV = 163> <Delay = 4.70>
ST_165 : Operation 2283 [1/2] (1.35ns)   --->   "%out_pool_load_77 = load i11 %out_pool_addr_77" [../src/matmul.cpp:94]   --->   Operation 2283 'load' 'out_pool_load_77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_165 : Operation 2284 [1/1] (0.00ns)   --->   "%bitcast_ln94_78 = bitcast i32 %out_pool_load_77" [../src/matmul.cpp:94]   --->   Operation 2284 'bitcast' 'bitcast_ln94_78' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_78, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2285 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln94_78 = trunc i32 %bitcast_ln94_78" [../src/matmul.cpp:94]   --->   Operation 2286 'trunc' 'trunc_ln94_78' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2287 [1/1] (0.85ns)   --->   "%icmp_ln94_156 = icmp_ne  i8 %tmp_155, i8 255" [../src/matmul.cpp:94]   --->   Operation 2287 'icmp' 'icmp_ln94_156' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2288 [1/1] (0.97ns)   --->   "%icmp_ln94_157 = icmp_eq  i23 %trunc_ln94_78, i23 0" [../src/matmul.cpp:94]   --->   Operation 2288 'icmp' 'icmp_ln94_157' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2289 [2/2] (3.34ns)   --->   "%tmp_156 = fcmp_olt  i32 %out_pool_load_77, i32 0" [../src/matmul.cpp:94]   --->   Operation 2289 'fcmp' 'tmp_156' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 5.03>
ST_166 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_78)   --->   "%or_ln94_78 = or i1 %icmp_ln94_157, i1 %icmp_ln94_156" [../src/matmul.cpp:94]   --->   Operation 2290 'or' 'or_ln94_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2291 [1/2] (3.34ns)   --->   "%tmp_156 = fcmp_olt  i32 %out_pool_load_77, i32 0" [../src/matmul.cpp:94]   --->   Operation 2291 'fcmp' 'tmp_156' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2292 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_78 = and i1 %or_ln94_78, i1 %tmp_156" [../src/matmul.cpp:94]   --->   Operation 2292 'and' 'and_ln94_78' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2293 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_78, void %._crit_edge222, void" [../src/matmul.cpp:94]   --->   Operation 2293 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2294 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_77" [../src/matmul.cpp:95]   --->   Operation 2294 'store' 'store_ln95' <Predicate = (and_ln94_78)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_166 : Operation 2295 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge222" [../src/matmul.cpp:95]   --->   Operation 2295 'br' 'br_ln95' <Predicate = (and_ln94_78)> <Delay = 0.00>
ST_166 : Operation 2296 [1/1] (0.00ns)   --->   "%out_pool_addr_78 = getelementptr i32 %out_pool, i64 0, i64 79" [../src/matmul.cpp:94]   --->   Operation 2296 'getelementptr' 'out_pool_addr_78' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2297 [2/2] (1.35ns)   --->   "%out_pool_load_78 = load i11 %out_pool_addr_78" [../src/matmul.cpp:94]   --->   Operation 2297 'load' 'out_pool_load_78' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 167 <SV = 165> <Delay = 4.70>
ST_167 : Operation 2298 [1/2] (1.35ns)   --->   "%out_pool_load_78 = load i11 %out_pool_addr_78" [../src/matmul.cpp:94]   --->   Operation 2298 'load' 'out_pool_load_78' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_167 : Operation 2299 [1/1] (0.00ns)   --->   "%bitcast_ln94_79 = bitcast i32 %out_pool_load_78" [../src/matmul.cpp:94]   --->   Operation 2299 'bitcast' 'bitcast_ln94_79' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_79, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2300 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2301 [1/1] (0.00ns)   --->   "%trunc_ln94_79 = trunc i32 %bitcast_ln94_79" [../src/matmul.cpp:94]   --->   Operation 2301 'trunc' 'trunc_ln94_79' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2302 [1/1] (0.85ns)   --->   "%icmp_ln94_158 = icmp_ne  i8 %tmp_157, i8 255" [../src/matmul.cpp:94]   --->   Operation 2302 'icmp' 'icmp_ln94_158' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2303 [1/1] (0.97ns)   --->   "%icmp_ln94_159 = icmp_eq  i23 %trunc_ln94_79, i23 0" [../src/matmul.cpp:94]   --->   Operation 2303 'icmp' 'icmp_ln94_159' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2304 [2/2] (3.34ns)   --->   "%tmp_158 = fcmp_olt  i32 %out_pool_load_78, i32 0" [../src/matmul.cpp:94]   --->   Operation 2304 'fcmp' 'tmp_158' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 166> <Delay = 5.03>
ST_168 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_79)   --->   "%or_ln94_79 = or i1 %icmp_ln94_159, i1 %icmp_ln94_158" [../src/matmul.cpp:94]   --->   Operation 2305 'or' 'or_ln94_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2306 [1/2] (3.34ns)   --->   "%tmp_158 = fcmp_olt  i32 %out_pool_load_78, i32 0" [../src/matmul.cpp:94]   --->   Operation 2306 'fcmp' 'tmp_158' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2307 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_79 = and i1 %or_ln94_79, i1 %tmp_158" [../src/matmul.cpp:94]   --->   Operation 2307 'and' 'and_ln94_79' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2308 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_79, void %._crit_edge223, void" [../src/matmul.cpp:94]   --->   Operation 2308 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2309 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_78" [../src/matmul.cpp:95]   --->   Operation 2309 'store' 'store_ln95' <Predicate = (and_ln94_79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_168 : Operation 2310 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge223" [../src/matmul.cpp:95]   --->   Operation 2310 'br' 'br_ln95' <Predicate = (and_ln94_79)> <Delay = 0.00>
ST_168 : Operation 2311 [1/1] (0.00ns)   --->   "%out_pool_addr_79 = getelementptr i32 %out_pool, i64 0, i64 80" [../src/matmul.cpp:94]   --->   Operation 2311 'getelementptr' 'out_pool_addr_79' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2312 [2/2] (1.35ns)   --->   "%out_pool_load_79 = load i11 %out_pool_addr_79" [../src/matmul.cpp:94]   --->   Operation 2312 'load' 'out_pool_load_79' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 169 <SV = 167> <Delay = 4.70>
ST_169 : Operation 2313 [1/2] (1.35ns)   --->   "%out_pool_load_79 = load i11 %out_pool_addr_79" [../src/matmul.cpp:94]   --->   Operation 2313 'load' 'out_pool_load_79' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_169 : Operation 2314 [1/1] (0.00ns)   --->   "%bitcast_ln94_80 = bitcast i32 %out_pool_load_79" [../src/matmul.cpp:94]   --->   Operation 2314 'bitcast' 'bitcast_ln94_80' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_80, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2315 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2316 [1/1] (0.00ns)   --->   "%trunc_ln94_80 = trunc i32 %bitcast_ln94_80" [../src/matmul.cpp:94]   --->   Operation 2316 'trunc' 'trunc_ln94_80' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2317 [1/1] (0.85ns)   --->   "%icmp_ln94_160 = icmp_ne  i8 %tmp_159, i8 255" [../src/matmul.cpp:94]   --->   Operation 2317 'icmp' 'icmp_ln94_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2318 [1/1] (0.97ns)   --->   "%icmp_ln94_161 = icmp_eq  i23 %trunc_ln94_80, i23 0" [../src/matmul.cpp:94]   --->   Operation 2318 'icmp' 'icmp_ln94_161' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2319 [2/2] (3.34ns)   --->   "%tmp_160 = fcmp_olt  i32 %out_pool_load_79, i32 0" [../src/matmul.cpp:94]   --->   Operation 2319 'fcmp' 'tmp_160' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 5.03>
ST_170 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_80)   --->   "%or_ln94_80 = or i1 %icmp_ln94_161, i1 %icmp_ln94_160" [../src/matmul.cpp:94]   --->   Operation 2320 'or' 'or_ln94_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2321 [1/2] (3.34ns)   --->   "%tmp_160 = fcmp_olt  i32 %out_pool_load_79, i32 0" [../src/matmul.cpp:94]   --->   Operation 2321 'fcmp' 'tmp_160' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_80 = and i1 %or_ln94_80, i1 %tmp_160" [../src/matmul.cpp:94]   --->   Operation 2322 'and' 'and_ln94_80' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2323 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_80, void %._crit_edge224, void" [../src/matmul.cpp:94]   --->   Operation 2323 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2324 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_79" [../src/matmul.cpp:95]   --->   Operation 2324 'store' 'store_ln95' <Predicate = (and_ln94_80)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_170 : Operation 2325 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge224" [../src/matmul.cpp:95]   --->   Operation 2325 'br' 'br_ln95' <Predicate = (and_ln94_80)> <Delay = 0.00>
ST_170 : Operation 2326 [1/1] (0.00ns)   --->   "%out_pool_addr_80 = getelementptr i32 %out_pool, i64 0, i64 81" [../src/matmul.cpp:94]   --->   Operation 2326 'getelementptr' 'out_pool_addr_80' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2327 [2/2] (1.35ns)   --->   "%out_pool_load_80 = load i11 %out_pool_addr_80" [../src/matmul.cpp:94]   --->   Operation 2327 'load' 'out_pool_load_80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 171 <SV = 169> <Delay = 4.70>
ST_171 : Operation 2328 [1/2] (1.35ns)   --->   "%out_pool_load_80 = load i11 %out_pool_addr_80" [../src/matmul.cpp:94]   --->   Operation 2328 'load' 'out_pool_load_80' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_171 : Operation 2329 [1/1] (0.00ns)   --->   "%bitcast_ln94_81 = bitcast i32 %out_pool_load_80" [../src/matmul.cpp:94]   --->   Operation 2329 'bitcast' 'bitcast_ln94_81' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_81, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2330 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln94_81 = trunc i32 %bitcast_ln94_81" [../src/matmul.cpp:94]   --->   Operation 2331 'trunc' 'trunc_ln94_81' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2332 [1/1] (0.85ns)   --->   "%icmp_ln94_162 = icmp_ne  i8 %tmp_161, i8 255" [../src/matmul.cpp:94]   --->   Operation 2332 'icmp' 'icmp_ln94_162' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2333 [1/1] (0.97ns)   --->   "%icmp_ln94_163 = icmp_eq  i23 %trunc_ln94_81, i23 0" [../src/matmul.cpp:94]   --->   Operation 2333 'icmp' 'icmp_ln94_163' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2334 [2/2] (3.34ns)   --->   "%tmp_162 = fcmp_olt  i32 %out_pool_load_80, i32 0" [../src/matmul.cpp:94]   --->   Operation 2334 'fcmp' 'tmp_162' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 170> <Delay = 5.03>
ST_172 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_81)   --->   "%or_ln94_81 = or i1 %icmp_ln94_163, i1 %icmp_ln94_162" [../src/matmul.cpp:94]   --->   Operation 2335 'or' 'or_ln94_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2336 [1/2] (3.34ns)   --->   "%tmp_162 = fcmp_olt  i32 %out_pool_load_80, i32 0" [../src/matmul.cpp:94]   --->   Operation 2336 'fcmp' 'tmp_162' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2337 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_81 = and i1 %or_ln94_81, i1 %tmp_162" [../src/matmul.cpp:94]   --->   Operation 2337 'and' 'and_ln94_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2338 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_81, void %._crit_edge225, void" [../src/matmul.cpp:94]   --->   Operation 2338 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2339 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_80" [../src/matmul.cpp:95]   --->   Operation 2339 'store' 'store_ln95' <Predicate = (and_ln94_81)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_172 : Operation 2340 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge225" [../src/matmul.cpp:95]   --->   Operation 2340 'br' 'br_ln95' <Predicate = (and_ln94_81)> <Delay = 0.00>
ST_172 : Operation 2341 [1/1] (0.00ns)   --->   "%out_pool_addr_81 = getelementptr i32 %out_pool, i64 0, i64 82" [../src/matmul.cpp:94]   --->   Operation 2341 'getelementptr' 'out_pool_addr_81' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2342 [2/2] (1.35ns)   --->   "%out_pool_load_81 = load i11 %out_pool_addr_81" [../src/matmul.cpp:94]   --->   Operation 2342 'load' 'out_pool_load_81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 173 <SV = 171> <Delay = 4.70>
ST_173 : Operation 2343 [1/2] (1.35ns)   --->   "%out_pool_load_81 = load i11 %out_pool_addr_81" [../src/matmul.cpp:94]   --->   Operation 2343 'load' 'out_pool_load_81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_173 : Operation 2344 [1/1] (0.00ns)   --->   "%bitcast_ln94_82 = bitcast i32 %out_pool_load_81" [../src/matmul.cpp:94]   --->   Operation 2344 'bitcast' 'bitcast_ln94_82' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_82, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2345 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2346 [1/1] (0.00ns)   --->   "%trunc_ln94_82 = trunc i32 %bitcast_ln94_82" [../src/matmul.cpp:94]   --->   Operation 2346 'trunc' 'trunc_ln94_82' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2347 [1/1] (0.85ns)   --->   "%icmp_ln94_164 = icmp_ne  i8 %tmp_163, i8 255" [../src/matmul.cpp:94]   --->   Operation 2347 'icmp' 'icmp_ln94_164' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2348 [1/1] (0.97ns)   --->   "%icmp_ln94_165 = icmp_eq  i23 %trunc_ln94_82, i23 0" [../src/matmul.cpp:94]   --->   Operation 2348 'icmp' 'icmp_ln94_165' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2349 [2/2] (3.34ns)   --->   "%tmp_164 = fcmp_olt  i32 %out_pool_load_81, i32 0" [../src/matmul.cpp:94]   --->   Operation 2349 'fcmp' 'tmp_164' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 172> <Delay = 5.03>
ST_174 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_82)   --->   "%or_ln94_82 = or i1 %icmp_ln94_165, i1 %icmp_ln94_164" [../src/matmul.cpp:94]   --->   Operation 2350 'or' 'or_ln94_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2351 [1/2] (3.34ns)   --->   "%tmp_164 = fcmp_olt  i32 %out_pool_load_81, i32 0" [../src/matmul.cpp:94]   --->   Operation 2351 'fcmp' 'tmp_164' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2352 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_82 = and i1 %or_ln94_82, i1 %tmp_164" [../src/matmul.cpp:94]   --->   Operation 2352 'and' 'and_ln94_82' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2353 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_82, void %._crit_edge226, void" [../src/matmul.cpp:94]   --->   Operation 2353 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2354 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_81" [../src/matmul.cpp:95]   --->   Operation 2354 'store' 'store_ln95' <Predicate = (and_ln94_82)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_174 : Operation 2355 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge226" [../src/matmul.cpp:95]   --->   Operation 2355 'br' 'br_ln95' <Predicate = (and_ln94_82)> <Delay = 0.00>
ST_174 : Operation 2356 [1/1] (0.00ns)   --->   "%out_pool_addr_82 = getelementptr i32 %out_pool, i64 0, i64 83" [../src/matmul.cpp:94]   --->   Operation 2356 'getelementptr' 'out_pool_addr_82' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2357 [2/2] (1.35ns)   --->   "%out_pool_load_82 = load i11 %out_pool_addr_82" [../src/matmul.cpp:94]   --->   Operation 2357 'load' 'out_pool_load_82' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 175 <SV = 173> <Delay = 4.70>
ST_175 : Operation 2358 [1/2] (1.35ns)   --->   "%out_pool_load_82 = load i11 %out_pool_addr_82" [../src/matmul.cpp:94]   --->   Operation 2358 'load' 'out_pool_load_82' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_175 : Operation 2359 [1/1] (0.00ns)   --->   "%bitcast_ln94_83 = bitcast i32 %out_pool_load_82" [../src/matmul.cpp:94]   --->   Operation 2359 'bitcast' 'bitcast_ln94_83' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_83, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2360 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln94_83 = trunc i32 %bitcast_ln94_83" [../src/matmul.cpp:94]   --->   Operation 2361 'trunc' 'trunc_ln94_83' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2362 [1/1] (0.85ns)   --->   "%icmp_ln94_166 = icmp_ne  i8 %tmp_165, i8 255" [../src/matmul.cpp:94]   --->   Operation 2362 'icmp' 'icmp_ln94_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2363 [1/1] (0.97ns)   --->   "%icmp_ln94_167 = icmp_eq  i23 %trunc_ln94_83, i23 0" [../src/matmul.cpp:94]   --->   Operation 2363 'icmp' 'icmp_ln94_167' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2364 [2/2] (3.34ns)   --->   "%tmp_166 = fcmp_olt  i32 %out_pool_load_82, i32 0" [../src/matmul.cpp:94]   --->   Operation 2364 'fcmp' 'tmp_166' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 174> <Delay = 5.03>
ST_176 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_83)   --->   "%or_ln94_83 = or i1 %icmp_ln94_167, i1 %icmp_ln94_166" [../src/matmul.cpp:94]   --->   Operation 2365 'or' 'or_ln94_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2366 [1/2] (3.34ns)   --->   "%tmp_166 = fcmp_olt  i32 %out_pool_load_82, i32 0" [../src/matmul.cpp:94]   --->   Operation 2366 'fcmp' 'tmp_166' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_83 = and i1 %or_ln94_83, i1 %tmp_166" [../src/matmul.cpp:94]   --->   Operation 2367 'and' 'and_ln94_83' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2368 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_83, void %._crit_edge227, void" [../src/matmul.cpp:94]   --->   Operation 2368 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2369 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_82" [../src/matmul.cpp:95]   --->   Operation 2369 'store' 'store_ln95' <Predicate = (and_ln94_83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_176 : Operation 2370 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge227" [../src/matmul.cpp:95]   --->   Operation 2370 'br' 'br_ln95' <Predicate = (and_ln94_83)> <Delay = 0.00>
ST_176 : Operation 2371 [1/1] (0.00ns)   --->   "%out_pool_addr_83 = getelementptr i32 %out_pool, i64 0, i64 84" [../src/matmul.cpp:94]   --->   Operation 2371 'getelementptr' 'out_pool_addr_83' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2372 [2/2] (1.35ns)   --->   "%out_pool_load_83 = load i11 %out_pool_addr_83" [../src/matmul.cpp:94]   --->   Operation 2372 'load' 'out_pool_load_83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 177 <SV = 175> <Delay = 4.70>
ST_177 : Operation 2373 [1/2] (1.35ns)   --->   "%out_pool_load_83 = load i11 %out_pool_addr_83" [../src/matmul.cpp:94]   --->   Operation 2373 'load' 'out_pool_load_83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_177 : Operation 2374 [1/1] (0.00ns)   --->   "%bitcast_ln94_84 = bitcast i32 %out_pool_load_83" [../src/matmul.cpp:94]   --->   Operation 2374 'bitcast' 'bitcast_ln94_84' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_84, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2375 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2376 [1/1] (0.00ns)   --->   "%trunc_ln94_84 = trunc i32 %bitcast_ln94_84" [../src/matmul.cpp:94]   --->   Operation 2376 'trunc' 'trunc_ln94_84' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2377 [1/1] (0.85ns)   --->   "%icmp_ln94_168 = icmp_ne  i8 %tmp_167, i8 255" [../src/matmul.cpp:94]   --->   Operation 2377 'icmp' 'icmp_ln94_168' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2378 [1/1] (0.97ns)   --->   "%icmp_ln94_169 = icmp_eq  i23 %trunc_ln94_84, i23 0" [../src/matmul.cpp:94]   --->   Operation 2378 'icmp' 'icmp_ln94_169' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2379 [2/2] (3.34ns)   --->   "%tmp_168 = fcmp_olt  i32 %out_pool_load_83, i32 0" [../src/matmul.cpp:94]   --->   Operation 2379 'fcmp' 'tmp_168' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 176> <Delay = 5.03>
ST_178 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_84)   --->   "%or_ln94_84 = or i1 %icmp_ln94_169, i1 %icmp_ln94_168" [../src/matmul.cpp:94]   --->   Operation 2380 'or' 'or_ln94_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2381 [1/2] (3.34ns)   --->   "%tmp_168 = fcmp_olt  i32 %out_pool_load_83, i32 0" [../src/matmul.cpp:94]   --->   Operation 2381 'fcmp' 'tmp_168' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2382 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_84 = and i1 %or_ln94_84, i1 %tmp_168" [../src/matmul.cpp:94]   --->   Operation 2382 'and' 'and_ln94_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2383 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_84, void %._crit_edge228, void" [../src/matmul.cpp:94]   --->   Operation 2383 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2384 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_83" [../src/matmul.cpp:95]   --->   Operation 2384 'store' 'store_ln95' <Predicate = (and_ln94_84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_178 : Operation 2385 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge228" [../src/matmul.cpp:95]   --->   Operation 2385 'br' 'br_ln95' <Predicate = (and_ln94_84)> <Delay = 0.00>
ST_178 : Operation 2386 [1/1] (0.00ns)   --->   "%out_pool_addr_84 = getelementptr i32 %out_pool, i64 0, i64 85" [../src/matmul.cpp:94]   --->   Operation 2386 'getelementptr' 'out_pool_addr_84' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2387 [2/2] (1.35ns)   --->   "%out_pool_load_84 = load i11 %out_pool_addr_84" [../src/matmul.cpp:94]   --->   Operation 2387 'load' 'out_pool_load_84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 179 <SV = 177> <Delay = 4.70>
ST_179 : Operation 2388 [1/2] (1.35ns)   --->   "%out_pool_load_84 = load i11 %out_pool_addr_84" [../src/matmul.cpp:94]   --->   Operation 2388 'load' 'out_pool_load_84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_179 : Operation 2389 [1/1] (0.00ns)   --->   "%bitcast_ln94_85 = bitcast i32 %out_pool_load_84" [../src/matmul.cpp:94]   --->   Operation 2389 'bitcast' 'bitcast_ln94_85' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_85, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2390 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln94_85 = trunc i32 %bitcast_ln94_85" [../src/matmul.cpp:94]   --->   Operation 2391 'trunc' 'trunc_ln94_85' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2392 [1/1] (0.85ns)   --->   "%icmp_ln94_170 = icmp_ne  i8 %tmp_169, i8 255" [../src/matmul.cpp:94]   --->   Operation 2392 'icmp' 'icmp_ln94_170' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2393 [1/1] (0.97ns)   --->   "%icmp_ln94_171 = icmp_eq  i23 %trunc_ln94_85, i23 0" [../src/matmul.cpp:94]   --->   Operation 2393 'icmp' 'icmp_ln94_171' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2394 [2/2] (3.34ns)   --->   "%tmp_170 = fcmp_olt  i32 %out_pool_load_84, i32 0" [../src/matmul.cpp:94]   --->   Operation 2394 'fcmp' 'tmp_170' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 178> <Delay = 5.03>
ST_180 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_85)   --->   "%or_ln94_85 = or i1 %icmp_ln94_171, i1 %icmp_ln94_170" [../src/matmul.cpp:94]   --->   Operation 2395 'or' 'or_ln94_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2396 [1/2] (3.34ns)   --->   "%tmp_170 = fcmp_olt  i32 %out_pool_load_84, i32 0" [../src/matmul.cpp:94]   --->   Operation 2396 'fcmp' 'tmp_170' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2397 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_85 = and i1 %or_ln94_85, i1 %tmp_170" [../src/matmul.cpp:94]   --->   Operation 2397 'and' 'and_ln94_85' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2398 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_85, void %._crit_edge229, void" [../src/matmul.cpp:94]   --->   Operation 2398 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2399 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_84" [../src/matmul.cpp:95]   --->   Operation 2399 'store' 'store_ln95' <Predicate = (and_ln94_85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_180 : Operation 2400 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge229" [../src/matmul.cpp:95]   --->   Operation 2400 'br' 'br_ln95' <Predicate = (and_ln94_85)> <Delay = 0.00>
ST_180 : Operation 2401 [1/1] (0.00ns)   --->   "%out_pool_addr_85 = getelementptr i32 %out_pool, i64 0, i64 86" [../src/matmul.cpp:94]   --->   Operation 2401 'getelementptr' 'out_pool_addr_85' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2402 [2/2] (1.35ns)   --->   "%out_pool_load_85 = load i11 %out_pool_addr_85" [../src/matmul.cpp:94]   --->   Operation 2402 'load' 'out_pool_load_85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 181 <SV = 179> <Delay = 4.70>
ST_181 : Operation 2403 [1/2] (1.35ns)   --->   "%out_pool_load_85 = load i11 %out_pool_addr_85" [../src/matmul.cpp:94]   --->   Operation 2403 'load' 'out_pool_load_85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_181 : Operation 2404 [1/1] (0.00ns)   --->   "%bitcast_ln94_86 = bitcast i32 %out_pool_load_85" [../src/matmul.cpp:94]   --->   Operation 2404 'bitcast' 'bitcast_ln94_86' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_86, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2405 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln94_86 = trunc i32 %bitcast_ln94_86" [../src/matmul.cpp:94]   --->   Operation 2406 'trunc' 'trunc_ln94_86' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2407 [1/1] (0.85ns)   --->   "%icmp_ln94_172 = icmp_ne  i8 %tmp_171, i8 255" [../src/matmul.cpp:94]   --->   Operation 2407 'icmp' 'icmp_ln94_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2408 [1/1] (0.97ns)   --->   "%icmp_ln94_173 = icmp_eq  i23 %trunc_ln94_86, i23 0" [../src/matmul.cpp:94]   --->   Operation 2408 'icmp' 'icmp_ln94_173' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2409 [2/2] (3.34ns)   --->   "%tmp_172 = fcmp_olt  i32 %out_pool_load_85, i32 0" [../src/matmul.cpp:94]   --->   Operation 2409 'fcmp' 'tmp_172' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 180> <Delay = 5.03>
ST_182 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_86)   --->   "%or_ln94_86 = or i1 %icmp_ln94_173, i1 %icmp_ln94_172" [../src/matmul.cpp:94]   --->   Operation 2410 'or' 'or_ln94_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2411 [1/2] (3.34ns)   --->   "%tmp_172 = fcmp_olt  i32 %out_pool_load_85, i32 0" [../src/matmul.cpp:94]   --->   Operation 2411 'fcmp' 'tmp_172' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2412 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_86 = and i1 %or_ln94_86, i1 %tmp_172" [../src/matmul.cpp:94]   --->   Operation 2412 'and' 'and_ln94_86' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2413 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_86, void %._crit_edge230, void" [../src/matmul.cpp:94]   --->   Operation 2413 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2414 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_85" [../src/matmul.cpp:95]   --->   Operation 2414 'store' 'store_ln95' <Predicate = (and_ln94_86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_182 : Operation 2415 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge230" [../src/matmul.cpp:95]   --->   Operation 2415 'br' 'br_ln95' <Predicate = (and_ln94_86)> <Delay = 0.00>
ST_182 : Operation 2416 [1/1] (0.00ns)   --->   "%out_pool_addr_86 = getelementptr i32 %out_pool, i64 0, i64 87" [../src/matmul.cpp:94]   --->   Operation 2416 'getelementptr' 'out_pool_addr_86' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2417 [2/2] (1.35ns)   --->   "%out_pool_load_86 = load i11 %out_pool_addr_86" [../src/matmul.cpp:94]   --->   Operation 2417 'load' 'out_pool_load_86' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 183 <SV = 181> <Delay = 4.70>
ST_183 : Operation 2418 [1/2] (1.35ns)   --->   "%out_pool_load_86 = load i11 %out_pool_addr_86" [../src/matmul.cpp:94]   --->   Operation 2418 'load' 'out_pool_load_86' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_183 : Operation 2419 [1/1] (0.00ns)   --->   "%bitcast_ln94_87 = bitcast i32 %out_pool_load_86" [../src/matmul.cpp:94]   --->   Operation 2419 'bitcast' 'bitcast_ln94_87' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_87, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2420 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln94_87 = trunc i32 %bitcast_ln94_87" [../src/matmul.cpp:94]   --->   Operation 2421 'trunc' 'trunc_ln94_87' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2422 [1/1] (0.85ns)   --->   "%icmp_ln94_174 = icmp_ne  i8 %tmp_173, i8 255" [../src/matmul.cpp:94]   --->   Operation 2422 'icmp' 'icmp_ln94_174' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2423 [1/1] (0.97ns)   --->   "%icmp_ln94_175 = icmp_eq  i23 %trunc_ln94_87, i23 0" [../src/matmul.cpp:94]   --->   Operation 2423 'icmp' 'icmp_ln94_175' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2424 [2/2] (3.34ns)   --->   "%tmp_174 = fcmp_olt  i32 %out_pool_load_86, i32 0" [../src/matmul.cpp:94]   --->   Operation 2424 'fcmp' 'tmp_174' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 182> <Delay = 5.03>
ST_184 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_87)   --->   "%or_ln94_87 = or i1 %icmp_ln94_175, i1 %icmp_ln94_174" [../src/matmul.cpp:94]   --->   Operation 2425 'or' 'or_ln94_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2426 [1/2] (3.34ns)   --->   "%tmp_174 = fcmp_olt  i32 %out_pool_load_86, i32 0" [../src/matmul.cpp:94]   --->   Operation 2426 'fcmp' 'tmp_174' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_87 = and i1 %or_ln94_87, i1 %tmp_174" [../src/matmul.cpp:94]   --->   Operation 2427 'and' 'and_ln94_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_87, void %._crit_edge231, void" [../src/matmul.cpp:94]   --->   Operation 2428 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2429 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_86" [../src/matmul.cpp:95]   --->   Operation 2429 'store' 'store_ln95' <Predicate = (and_ln94_87)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_184 : Operation 2430 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge231" [../src/matmul.cpp:95]   --->   Operation 2430 'br' 'br_ln95' <Predicate = (and_ln94_87)> <Delay = 0.00>
ST_184 : Operation 2431 [1/1] (0.00ns)   --->   "%out_pool_addr_87 = getelementptr i32 %out_pool, i64 0, i64 88" [../src/matmul.cpp:94]   --->   Operation 2431 'getelementptr' 'out_pool_addr_87' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2432 [2/2] (1.35ns)   --->   "%out_pool_load_87 = load i11 %out_pool_addr_87" [../src/matmul.cpp:94]   --->   Operation 2432 'load' 'out_pool_load_87' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 185 <SV = 183> <Delay = 4.70>
ST_185 : Operation 2433 [1/2] (1.35ns)   --->   "%out_pool_load_87 = load i11 %out_pool_addr_87" [../src/matmul.cpp:94]   --->   Operation 2433 'load' 'out_pool_load_87' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_185 : Operation 2434 [1/1] (0.00ns)   --->   "%bitcast_ln94_88 = bitcast i32 %out_pool_load_87" [../src/matmul.cpp:94]   --->   Operation 2434 'bitcast' 'bitcast_ln94_88' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_88, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2435 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2436 [1/1] (0.00ns)   --->   "%trunc_ln94_88 = trunc i32 %bitcast_ln94_88" [../src/matmul.cpp:94]   --->   Operation 2436 'trunc' 'trunc_ln94_88' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2437 [1/1] (0.85ns)   --->   "%icmp_ln94_176 = icmp_ne  i8 %tmp_175, i8 255" [../src/matmul.cpp:94]   --->   Operation 2437 'icmp' 'icmp_ln94_176' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2438 [1/1] (0.97ns)   --->   "%icmp_ln94_177 = icmp_eq  i23 %trunc_ln94_88, i23 0" [../src/matmul.cpp:94]   --->   Operation 2438 'icmp' 'icmp_ln94_177' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2439 [2/2] (3.34ns)   --->   "%tmp_176 = fcmp_olt  i32 %out_pool_load_87, i32 0" [../src/matmul.cpp:94]   --->   Operation 2439 'fcmp' 'tmp_176' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 184> <Delay = 5.03>
ST_186 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_88)   --->   "%or_ln94_88 = or i1 %icmp_ln94_177, i1 %icmp_ln94_176" [../src/matmul.cpp:94]   --->   Operation 2440 'or' 'or_ln94_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2441 [1/2] (3.34ns)   --->   "%tmp_176 = fcmp_olt  i32 %out_pool_load_87, i32 0" [../src/matmul.cpp:94]   --->   Operation 2441 'fcmp' 'tmp_176' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2442 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_88 = and i1 %or_ln94_88, i1 %tmp_176" [../src/matmul.cpp:94]   --->   Operation 2442 'and' 'and_ln94_88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2443 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_88, void %._crit_edge232, void" [../src/matmul.cpp:94]   --->   Operation 2443 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2444 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_87" [../src/matmul.cpp:95]   --->   Operation 2444 'store' 'store_ln95' <Predicate = (and_ln94_88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_186 : Operation 2445 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge232" [../src/matmul.cpp:95]   --->   Operation 2445 'br' 'br_ln95' <Predicate = (and_ln94_88)> <Delay = 0.00>
ST_186 : Operation 2446 [1/1] (0.00ns)   --->   "%out_pool_addr_88 = getelementptr i32 %out_pool, i64 0, i64 89" [../src/matmul.cpp:94]   --->   Operation 2446 'getelementptr' 'out_pool_addr_88' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2447 [2/2] (1.35ns)   --->   "%out_pool_load_88 = load i11 %out_pool_addr_88" [../src/matmul.cpp:94]   --->   Operation 2447 'load' 'out_pool_load_88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 187 <SV = 185> <Delay = 4.70>
ST_187 : Operation 2448 [1/2] (1.35ns)   --->   "%out_pool_load_88 = load i11 %out_pool_addr_88" [../src/matmul.cpp:94]   --->   Operation 2448 'load' 'out_pool_load_88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_187 : Operation 2449 [1/1] (0.00ns)   --->   "%bitcast_ln94_89 = bitcast i32 %out_pool_load_88" [../src/matmul.cpp:94]   --->   Operation 2449 'bitcast' 'bitcast_ln94_89' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2450 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_89, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2450 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln94_89 = trunc i32 %bitcast_ln94_89" [../src/matmul.cpp:94]   --->   Operation 2451 'trunc' 'trunc_ln94_89' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2452 [1/1] (0.85ns)   --->   "%icmp_ln94_178 = icmp_ne  i8 %tmp_177, i8 255" [../src/matmul.cpp:94]   --->   Operation 2452 'icmp' 'icmp_ln94_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2453 [1/1] (0.97ns)   --->   "%icmp_ln94_179 = icmp_eq  i23 %trunc_ln94_89, i23 0" [../src/matmul.cpp:94]   --->   Operation 2453 'icmp' 'icmp_ln94_179' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2454 [2/2] (3.34ns)   --->   "%tmp_178 = fcmp_olt  i32 %out_pool_load_88, i32 0" [../src/matmul.cpp:94]   --->   Operation 2454 'fcmp' 'tmp_178' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 186> <Delay = 5.03>
ST_188 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_89)   --->   "%or_ln94_89 = or i1 %icmp_ln94_179, i1 %icmp_ln94_178" [../src/matmul.cpp:94]   --->   Operation 2455 'or' 'or_ln94_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2456 [1/2] (3.34ns)   --->   "%tmp_178 = fcmp_olt  i32 %out_pool_load_88, i32 0" [../src/matmul.cpp:94]   --->   Operation 2456 'fcmp' 'tmp_178' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2457 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_89 = and i1 %or_ln94_89, i1 %tmp_178" [../src/matmul.cpp:94]   --->   Operation 2457 'and' 'and_ln94_89' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2458 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_89, void %._crit_edge233, void" [../src/matmul.cpp:94]   --->   Operation 2458 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2459 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_88" [../src/matmul.cpp:95]   --->   Operation 2459 'store' 'store_ln95' <Predicate = (and_ln94_89)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_188 : Operation 2460 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge233" [../src/matmul.cpp:95]   --->   Operation 2460 'br' 'br_ln95' <Predicate = (and_ln94_89)> <Delay = 0.00>
ST_188 : Operation 2461 [1/1] (0.00ns)   --->   "%out_pool_addr_89 = getelementptr i32 %out_pool, i64 0, i64 90" [../src/matmul.cpp:94]   --->   Operation 2461 'getelementptr' 'out_pool_addr_89' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2462 [2/2] (1.35ns)   --->   "%out_pool_load_89 = load i11 %out_pool_addr_89" [../src/matmul.cpp:94]   --->   Operation 2462 'load' 'out_pool_load_89' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 189 <SV = 187> <Delay = 4.70>
ST_189 : Operation 2463 [1/2] (1.35ns)   --->   "%out_pool_load_89 = load i11 %out_pool_addr_89" [../src/matmul.cpp:94]   --->   Operation 2463 'load' 'out_pool_load_89' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_189 : Operation 2464 [1/1] (0.00ns)   --->   "%bitcast_ln94_90 = bitcast i32 %out_pool_load_89" [../src/matmul.cpp:94]   --->   Operation 2464 'bitcast' 'bitcast_ln94_90' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_90, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2465 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2466 [1/1] (0.00ns)   --->   "%trunc_ln94_90 = trunc i32 %bitcast_ln94_90" [../src/matmul.cpp:94]   --->   Operation 2466 'trunc' 'trunc_ln94_90' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2467 [1/1] (0.85ns)   --->   "%icmp_ln94_180 = icmp_ne  i8 %tmp_179, i8 255" [../src/matmul.cpp:94]   --->   Operation 2467 'icmp' 'icmp_ln94_180' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2468 [1/1] (0.97ns)   --->   "%icmp_ln94_181 = icmp_eq  i23 %trunc_ln94_90, i23 0" [../src/matmul.cpp:94]   --->   Operation 2468 'icmp' 'icmp_ln94_181' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2469 [2/2] (3.34ns)   --->   "%tmp_180 = fcmp_olt  i32 %out_pool_load_89, i32 0" [../src/matmul.cpp:94]   --->   Operation 2469 'fcmp' 'tmp_180' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 188> <Delay = 5.03>
ST_190 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_90)   --->   "%or_ln94_90 = or i1 %icmp_ln94_181, i1 %icmp_ln94_180" [../src/matmul.cpp:94]   --->   Operation 2470 'or' 'or_ln94_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2471 [1/2] (3.34ns)   --->   "%tmp_180 = fcmp_olt  i32 %out_pool_load_89, i32 0" [../src/matmul.cpp:94]   --->   Operation 2471 'fcmp' 'tmp_180' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2472 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_90 = and i1 %or_ln94_90, i1 %tmp_180" [../src/matmul.cpp:94]   --->   Operation 2472 'and' 'and_ln94_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2473 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_90, void %._crit_edge234, void" [../src/matmul.cpp:94]   --->   Operation 2473 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2474 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_89" [../src/matmul.cpp:95]   --->   Operation 2474 'store' 'store_ln95' <Predicate = (and_ln94_90)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_190 : Operation 2475 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge234" [../src/matmul.cpp:95]   --->   Operation 2475 'br' 'br_ln95' <Predicate = (and_ln94_90)> <Delay = 0.00>
ST_190 : Operation 2476 [1/1] (0.00ns)   --->   "%out_pool_addr_90 = getelementptr i32 %out_pool, i64 0, i64 91" [../src/matmul.cpp:94]   --->   Operation 2476 'getelementptr' 'out_pool_addr_90' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2477 [2/2] (1.35ns)   --->   "%out_pool_load_90 = load i11 %out_pool_addr_90" [../src/matmul.cpp:94]   --->   Operation 2477 'load' 'out_pool_load_90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 191 <SV = 189> <Delay = 4.70>
ST_191 : Operation 2478 [1/2] (1.35ns)   --->   "%out_pool_load_90 = load i11 %out_pool_addr_90" [../src/matmul.cpp:94]   --->   Operation 2478 'load' 'out_pool_load_90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_191 : Operation 2479 [1/1] (0.00ns)   --->   "%bitcast_ln94_91 = bitcast i32 %out_pool_load_90" [../src/matmul.cpp:94]   --->   Operation 2479 'bitcast' 'bitcast_ln94_91' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_91, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2480 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2481 [1/1] (0.00ns)   --->   "%trunc_ln94_91 = trunc i32 %bitcast_ln94_91" [../src/matmul.cpp:94]   --->   Operation 2481 'trunc' 'trunc_ln94_91' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2482 [1/1] (0.85ns)   --->   "%icmp_ln94_182 = icmp_ne  i8 %tmp_181, i8 255" [../src/matmul.cpp:94]   --->   Operation 2482 'icmp' 'icmp_ln94_182' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2483 [1/1] (0.97ns)   --->   "%icmp_ln94_183 = icmp_eq  i23 %trunc_ln94_91, i23 0" [../src/matmul.cpp:94]   --->   Operation 2483 'icmp' 'icmp_ln94_183' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2484 [2/2] (3.34ns)   --->   "%tmp_182 = fcmp_olt  i32 %out_pool_load_90, i32 0" [../src/matmul.cpp:94]   --->   Operation 2484 'fcmp' 'tmp_182' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 190> <Delay = 5.03>
ST_192 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_91)   --->   "%or_ln94_91 = or i1 %icmp_ln94_183, i1 %icmp_ln94_182" [../src/matmul.cpp:94]   --->   Operation 2485 'or' 'or_ln94_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2486 [1/2] (3.34ns)   --->   "%tmp_182 = fcmp_olt  i32 %out_pool_load_90, i32 0" [../src/matmul.cpp:94]   --->   Operation 2486 'fcmp' 'tmp_182' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2487 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_91 = and i1 %or_ln94_91, i1 %tmp_182" [../src/matmul.cpp:94]   --->   Operation 2487 'and' 'and_ln94_91' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2488 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_91, void %._crit_edge235, void" [../src/matmul.cpp:94]   --->   Operation 2488 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2489 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_90" [../src/matmul.cpp:95]   --->   Operation 2489 'store' 'store_ln95' <Predicate = (and_ln94_91)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_192 : Operation 2490 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge235" [../src/matmul.cpp:95]   --->   Operation 2490 'br' 'br_ln95' <Predicate = (and_ln94_91)> <Delay = 0.00>
ST_192 : Operation 2491 [1/1] (0.00ns)   --->   "%out_pool_addr_91 = getelementptr i32 %out_pool, i64 0, i64 92" [../src/matmul.cpp:94]   --->   Operation 2491 'getelementptr' 'out_pool_addr_91' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2492 [2/2] (1.35ns)   --->   "%out_pool_load_91 = load i11 %out_pool_addr_91" [../src/matmul.cpp:94]   --->   Operation 2492 'load' 'out_pool_load_91' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 193 <SV = 191> <Delay = 4.70>
ST_193 : Operation 2493 [1/2] (1.35ns)   --->   "%out_pool_load_91 = load i11 %out_pool_addr_91" [../src/matmul.cpp:94]   --->   Operation 2493 'load' 'out_pool_load_91' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_193 : Operation 2494 [1/1] (0.00ns)   --->   "%bitcast_ln94_92 = bitcast i32 %out_pool_load_91" [../src/matmul.cpp:94]   --->   Operation 2494 'bitcast' 'bitcast_ln94_92' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_92, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2495 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2496 [1/1] (0.00ns)   --->   "%trunc_ln94_92 = trunc i32 %bitcast_ln94_92" [../src/matmul.cpp:94]   --->   Operation 2496 'trunc' 'trunc_ln94_92' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2497 [1/1] (0.85ns)   --->   "%icmp_ln94_184 = icmp_ne  i8 %tmp_183, i8 255" [../src/matmul.cpp:94]   --->   Operation 2497 'icmp' 'icmp_ln94_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2498 [1/1] (0.97ns)   --->   "%icmp_ln94_185 = icmp_eq  i23 %trunc_ln94_92, i23 0" [../src/matmul.cpp:94]   --->   Operation 2498 'icmp' 'icmp_ln94_185' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2499 [2/2] (3.34ns)   --->   "%tmp_184 = fcmp_olt  i32 %out_pool_load_91, i32 0" [../src/matmul.cpp:94]   --->   Operation 2499 'fcmp' 'tmp_184' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 192> <Delay = 5.03>
ST_194 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_92)   --->   "%or_ln94_92 = or i1 %icmp_ln94_185, i1 %icmp_ln94_184" [../src/matmul.cpp:94]   --->   Operation 2500 'or' 'or_ln94_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2501 [1/2] (3.34ns)   --->   "%tmp_184 = fcmp_olt  i32 %out_pool_load_91, i32 0" [../src/matmul.cpp:94]   --->   Operation 2501 'fcmp' 'tmp_184' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2502 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_92 = and i1 %or_ln94_92, i1 %tmp_184" [../src/matmul.cpp:94]   --->   Operation 2502 'and' 'and_ln94_92' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2503 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_92, void %._crit_edge236, void" [../src/matmul.cpp:94]   --->   Operation 2503 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2504 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_91" [../src/matmul.cpp:95]   --->   Operation 2504 'store' 'store_ln95' <Predicate = (and_ln94_92)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_194 : Operation 2505 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge236" [../src/matmul.cpp:95]   --->   Operation 2505 'br' 'br_ln95' <Predicate = (and_ln94_92)> <Delay = 0.00>
ST_194 : Operation 2506 [1/1] (0.00ns)   --->   "%out_pool_addr_92 = getelementptr i32 %out_pool, i64 0, i64 93" [../src/matmul.cpp:94]   --->   Operation 2506 'getelementptr' 'out_pool_addr_92' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2507 [2/2] (1.35ns)   --->   "%out_pool_load_92 = load i11 %out_pool_addr_92" [../src/matmul.cpp:94]   --->   Operation 2507 'load' 'out_pool_load_92' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 195 <SV = 193> <Delay = 4.70>
ST_195 : Operation 2508 [1/2] (1.35ns)   --->   "%out_pool_load_92 = load i11 %out_pool_addr_92" [../src/matmul.cpp:94]   --->   Operation 2508 'load' 'out_pool_load_92' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_195 : Operation 2509 [1/1] (0.00ns)   --->   "%bitcast_ln94_93 = bitcast i32 %out_pool_load_92" [../src/matmul.cpp:94]   --->   Operation 2509 'bitcast' 'bitcast_ln94_93' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_93, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2510 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln94_93 = trunc i32 %bitcast_ln94_93" [../src/matmul.cpp:94]   --->   Operation 2511 'trunc' 'trunc_ln94_93' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2512 [1/1] (0.85ns)   --->   "%icmp_ln94_186 = icmp_ne  i8 %tmp_185, i8 255" [../src/matmul.cpp:94]   --->   Operation 2512 'icmp' 'icmp_ln94_186' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2513 [1/1] (0.97ns)   --->   "%icmp_ln94_187 = icmp_eq  i23 %trunc_ln94_93, i23 0" [../src/matmul.cpp:94]   --->   Operation 2513 'icmp' 'icmp_ln94_187' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2514 [2/2] (3.34ns)   --->   "%tmp_186 = fcmp_olt  i32 %out_pool_load_92, i32 0" [../src/matmul.cpp:94]   --->   Operation 2514 'fcmp' 'tmp_186' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 194> <Delay = 5.03>
ST_196 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_93)   --->   "%or_ln94_93 = or i1 %icmp_ln94_187, i1 %icmp_ln94_186" [../src/matmul.cpp:94]   --->   Operation 2515 'or' 'or_ln94_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2516 [1/2] (3.34ns)   --->   "%tmp_186 = fcmp_olt  i32 %out_pool_load_92, i32 0" [../src/matmul.cpp:94]   --->   Operation 2516 'fcmp' 'tmp_186' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2517 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_93 = and i1 %or_ln94_93, i1 %tmp_186" [../src/matmul.cpp:94]   --->   Operation 2517 'and' 'and_ln94_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2518 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_93, void %._crit_edge237, void" [../src/matmul.cpp:94]   --->   Operation 2518 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2519 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_92" [../src/matmul.cpp:95]   --->   Operation 2519 'store' 'store_ln95' <Predicate = (and_ln94_93)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_196 : Operation 2520 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge237" [../src/matmul.cpp:95]   --->   Operation 2520 'br' 'br_ln95' <Predicate = (and_ln94_93)> <Delay = 0.00>
ST_196 : Operation 2521 [1/1] (0.00ns)   --->   "%out_pool_addr_93 = getelementptr i32 %out_pool, i64 0, i64 94" [../src/matmul.cpp:94]   --->   Operation 2521 'getelementptr' 'out_pool_addr_93' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2522 [2/2] (1.35ns)   --->   "%out_pool_load_93 = load i11 %out_pool_addr_93" [../src/matmul.cpp:94]   --->   Operation 2522 'load' 'out_pool_load_93' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 197 <SV = 195> <Delay = 4.70>
ST_197 : Operation 2523 [1/2] (1.35ns)   --->   "%out_pool_load_93 = load i11 %out_pool_addr_93" [../src/matmul.cpp:94]   --->   Operation 2523 'load' 'out_pool_load_93' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_197 : Operation 2524 [1/1] (0.00ns)   --->   "%bitcast_ln94_94 = bitcast i32 %out_pool_load_93" [../src/matmul.cpp:94]   --->   Operation 2524 'bitcast' 'bitcast_ln94_94' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_94, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2525 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln94_94 = trunc i32 %bitcast_ln94_94" [../src/matmul.cpp:94]   --->   Operation 2526 'trunc' 'trunc_ln94_94' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2527 [1/1] (0.85ns)   --->   "%icmp_ln94_188 = icmp_ne  i8 %tmp_187, i8 255" [../src/matmul.cpp:94]   --->   Operation 2527 'icmp' 'icmp_ln94_188' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2528 [1/1] (0.97ns)   --->   "%icmp_ln94_189 = icmp_eq  i23 %trunc_ln94_94, i23 0" [../src/matmul.cpp:94]   --->   Operation 2528 'icmp' 'icmp_ln94_189' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2529 [2/2] (3.34ns)   --->   "%tmp_188 = fcmp_olt  i32 %out_pool_load_93, i32 0" [../src/matmul.cpp:94]   --->   Operation 2529 'fcmp' 'tmp_188' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 196> <Delay = 5.03>
ST_198 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_94)   --->   "%or_ln94_94 = or i1 %icmp_ln94_189, i1 %icmp_ln94_188" [../src/matmul.cpp:94]   --->   Operation 2530 'or' 'or_ln94_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2531 [1/2] (3.34ns)   --->   "%tmp_188 = fcmp_olt  i32 %out_pool_load_93, i32 0" [../src/matmul.cpp:94]   --->   Operation 2531 'fcmp' 'tmp_188' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2532 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_94 = and i1 %or_ln94_94, i1 %tmp_188" [../src/matmul.cpp:94]   --->   Operation 2532 'and' 'and_ln94_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2533 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_94, void %._crit_edge238, void" [../src/matmul.cpp:94]   --->   Operation 2533 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2534 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_93" [../src/matmul.cpp:95]   --->   Operation 2534 'store' 'store_ln95' <Predicate = (and_ln94_94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_198 : Operation 2535 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge238" [../src/matmul.cpp:95]   --->   Operation 2535 'br' 'br_ln95' <Predicate = (and_ln94_94)> <Delay = 0.00>
ST_198 : Operation 2536 [1/1] (0.00ns)   --->   "%out_pool_addr_94 = getelementptr i32 %out_pool, i64 0, i64 95" [../src/matmul.cpp:94]   --->   Operation 2536 'getelementptr' 'out_pool_addr_94' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2537 [2/2] (1.35ns)   --->   "%out_pool_load_94 = load i11 %out_pool_addr_94" [../src/matmul.cpp:94]   --->   Operation 2537 'load' 'out_pool_load_94' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 199 <SV = 197> <Delay = 4.70>
ST_199 : Operation 2538 [1/2] (1.35ns)   --->   "%out_pool_load_94 = load i11 %out_pool_addr_94" [../src/matmul.cpp:94]   --->   Operation 2538 'load' 'out_pool_load_94' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_199 : Operation 2539 [1/1] (0.00ns)   --->   "%bitcast_ln94_95 = bitcast i32 %out_pool_load_94" [../src/matmul.cpp:94]   --->   Operation 2539 'bitcast' 'bitcast_ln94_95' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_95, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2540 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln94_95 = trunc i32 %bitcast_ln94_95" [../src/matmul.cpp:94]   --->   Operation 2541 'trunc' 'trunc_ln94_95' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2542 [1/1] (0.85ns)   --->   "%icmp_ln94_190 = icmp_ne  i8 %tmp_189, i8 255" [../src/matmul.cpp:94]   --->   Operation 2542 'icmp' 'icmp_ln94_190' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2543 [1/1] (0.97ns)   --->   "%icmp_ln94_191 = icmp_eq  i23 %trunc_ln94_95, i23 0" [../src/matmul.cpp:94]   --->   Operation 2543 'icmp' 'icmp_ln94_191' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2544 [2/2] (3.34ns)   --->   "%tmp_190 = fcmp_olt  i32 %out_pool_load_94, i32 0" [../src/matmul.cpp:94]   --->   Operation 2544 'fcmp' 'tmp_190' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 198> <Delay = 5.03>
ST_200 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_95)   --->   "%or_ln94_95 = or i1 %icmp_ln94_191, i1 %icmp_ln94_190" [../src/matmul.cpp:94]   --->   Operation 2545 'or' 'or_ln94_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2546 [1/2] (3.34ns)   --->   "%tmp_190 = fcmp_olt  i32 %out_pool_load_94, i32 0" [../src/matmul.cpp:94]   --->   Operation 2546 'fcmp' 'tmp_190' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2547 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_95 = and i1 %or_ln94_95, i1 %tmp_190" [../src/matmul.cpp:94]   --->   Operation 2547 'and' 'and_ln94_95' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2548 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_95, void %._crit_edge239, void" [../src/matmul.cpp:94]   --->   Operation 2548 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2549 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_94" [../src/matmul.cpp:95]   --->   Operation 2549 'store' 'store_ln95' <Predicate = (and_ln94_95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_200 : Operation 2550 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge239" [../src/matmul.cpp:95]   --->   Operation 2550 'br' 'br_ln95' <Predicate = (and_ln94_95)> <Delay = 0.00>
ST_200 : Operation 2551 [1/1] (0.00ns)   --->   "%out_pool_addr_95 = getelementptr i32 %out_pool, i64 0, i64 96" [../src/matmul.cpp:94]   --->   Operation 2551 'getelementptr' 'out_pool_addr_95' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2552 [2/2] (1.35ns)   --->   "%out_pool_load_95 = load i11 %out_pool_addr_95" [../src/matmul.cpp:94]   --->   Operation 2552 'load' 'out_pool_load_95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 201 <SV = 199> <Delay = 4.70>
ST_201 : Operation 2553 [1/2] (1.35ns)   --->   "%out_pool_load_95 = load i11 %out_pool_addr_95" [../src/matmul.cpp:94]   --->   Operation 2553 'load' 'out_pool_load_95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_201 : Operation 2554 [1/1] (0.00ns)   --->   "%bitcast_ln94_96 = bitcast i32 %out_pool_load_95" [../src/matmul.cpp:94]   --->   Operation 2554 'bitcast' 'bitcast_ln94_96' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_96, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2555 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2556 [1/1] (0.00ns)   --->   "%trunc_ln94_96 = trunc i32 %bitcast_ln94_96" [../src/matmul.cpp:94]   --->   Operation 2556 'trunc' 'trunc_ln94_96' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2557 [1/1] (0.85ns)   --->   "%icmp_ln94_192 = icmp_ne  i8 %tmp_191, i8 255" [../src/matmul.cpp:94]   --->   Operation 2557 'icmp' 'icmp_ln94_192' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2558 [1/1] (0.97ns)   --->   "%icmp_ln94_193 = icmp_eq  i23 %trunc_ln94_96, i23 0" [../src/matmul.cpp:94]   --->   Operation 2558 'icmp' 'icmp_ln94_193' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2559 [2/2] (3.34ns)   --->   "%tmp_192 = fcmp_olt  i32 %out_pool_load_95, i32 0" [../src/matmul.cpp:94]   --->   Operation 2559 'fcmp' 'tmp_192' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 200> <Delay = 5.03>
ST_202 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_96)   --->   "%or_ln94_96 = or i1 %icmp_ln94_193, i1 %icmp_ln94_192" [../src/matmul.cpp:94]   --->   Operation 2560 'or' 'or_ln94_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2561 [1/2] (3.34ns)   --->   "%tmp_192 = fcmp_olt  i32 %out_pool_load_95, i32 0" [../src/matmul.cpp:94]   --->   Operation 2561 'fcmp' 'tmp_192' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2562 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_96 = and i1 %or_ln94_96, i1 %tmp_192" [../src/matmul.cpp:94]   --->   Operation 2562 'and' 'and_ln94_96' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2563 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_96, void %._crit_edge240, void" [../src/matmul.cpp:94]   --->   Operation 2563 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2564 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_95" [../src/matmul.cpp:95]   --->   Operation 2564 'store' 'store_ln95' <Predicate = (and_ln94_96)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_202 : Operation 2565 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge240" [../src/matmul.cpp:95]   --->   Operation 2565 'br' 'br_ln95' <Predicate = (and_ln94_96)> <Delay = 0.00>
ST_202 : Operation 2566 [1/1] (0.00ns)   --->   "%out_pool_addr_96 = getelementptr i32 %out_pool, i64 0, i64 97" [../src/matmul.cpp:94]   --->   Operation 2566 'getelementptr' 'out_pool_addr_96' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2567 [2/2] (1.35ns)   --->   "%out_pool_load_96 = load i11 %out_pool_addr_96" [../src/matmul.cpp:94]   --->   Operation 2567 'load' 'out_pool_load_96' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 203 <SV = 201> <Delay = 4.70>
ST_203 : Operation 2568 [1/2] (1.35ns)   --->   "%out_pool_load_96 = load i11 %out_pool_addr_96" [../src/matmul.cpp:94]   --->   Operation 2568 'load' 'out_pool_load_96' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_203 : Operation 2569 [1/1] (0.00ns)   --->   "%bitcast_ln94_97 = bitcast i32 %out_pool_load_96" [../src/matmul.cpp:94]   --->   Operation 2569 'bitcast' 'bitcast_ln94_97' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_97, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2570 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2571 [1/1] (0.00ns)   --->   "%trunc_ln94_97 = trunc i32 %bitcast_ln94_97" [../src/matmul.cpp:94]   --->   Operation 2571 'trunc' 'trunc_ln94_97' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2572 [1/1] (0.85ns)   --->   "%icmp_ln94_194 = icmp_ne  i8 %tmp_193, i8 255" [../src/matmul.cpp:94]   --->   Operation 2572 'icmp' 'icmp_ln94_194' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2573 [1/1] (0.97ns)   --->   "%icmp_ln94_195 = icmp_eq  i23 %trunc_ln94_97, i23 0" [../src/matmul.cpp:94]   --->   Operation 2573 'icmp' 'icmp_ln94_195' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2574 [2/2] (3.34ns)   --->   "%tmp_194 = fcmp_olt  i32 %out_pool_load_96, i32 0" [../src/matmul.cpp:94]   --->   Operation 2574 'fcmp' 'tmp_194' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 202> <Delay = 5.03>
ST_204 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_97)   --->   "%or_ln94_97 = or i1 %icmp_ln94_195, i1 %icmp_ln94_194" [../src/matmul.cpp:94]   --->   Operation 2575 'or' 'or_ln94_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2576 [1/2] (3.34ns)   --->   "%tmp_194 = fcmp_olt  i32 %out_pool_load_96, i32 0" [../src/matmul.cpp:94]   --->   Operation 2576 'fcmp' 'tmp_194' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2577 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_97 = and i1 %or_ln94_97, i1 %tmp_194" [../src/matmul.cpp:94]   --->   Operation 2577 'and' 'and_ln94_97' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2578 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_97, void %._crit_edge241, void" [../src/matmul.cpp:94]   --->   Operation 2578 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2579 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_96" [../src/matmul.cpp:95]   --->   Operation 2579 'store' 'store_ln95' <Predicate = (and_ln94_97)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_204 : Operation 2580 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge241" [../src/matmul.cpp:95]   --->   Operation 2580 'br' 'br_ln95' <Predicate = (and_ln94_97)> <Delay = 0.00>
ST_204 : Operation 2581 [1/1] (0.00ns)   --->   "%out_pool_addr_97 = getelementptr i32 %out_pool, i64 0, i64 98" [../src/matmul.cpp:94]   --->   Operation 2581 'getelementptr' 'out_pool_addr_97' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2582 [2/2] (1.35ns)   --->   "%out_pool_load_97 = load i11 %out_pool_addr_97" [../src/matmul.cpp:94]   --->   Operation 2582 'load' 'out_pool_load_97' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 205 <SV = 203> <Delay = 4.70>
ST_205 : Operation 2583 [1/2] (1.35ns)   --->   "%out_pool_load_97 = load i11 %out_pool_addr_97" [../src/matmul.cpp:94]   --->   Operation 2583 'load' 'out_pool_load_97' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_205 : Operation 2584 [1/1] (0.00ns)   --->   "%bitcast_ln94_98 = bitcast i32 %out_pool_load_97" [../src/matmul.cpp:94]   --->   Operation 2584 'bitcast' 'bitcast_ln94_98' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_98, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2585 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln94_98 = trunc i32 %bitcast_ln94_98" [../src/matmul.cpp:94]   --->   Operation 2586 'trunc' 'trunc_ln94_98' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2587 [1/1] (0.85ns)   --->   "%icmp_ln94_196 = icmp_ne  i8 %tmp_195, i8 255" [../src/matmul.cpp:94]   --->   Operation 2587 'icmp' 'icmp_ln94_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2588 [1/1] (0.97ns)   --->   "%icmp_ln94_197 = icmp_eq  i23 %trunc_ln94_98, i23 0" [../src/matmul.cpp:94]   --->   Operation 2588 'icmp' 'icmp_ln94_197' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2589 [2/2] (3.34ns)   --->   "%tmp_196 = fcmp_olt  i32 %out_pool_load_97, i32 0" [../src/matmul.cpp:94]   --->   Operation 2589 'fcmp' 'tmp_196' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 204> <Delay = 5.03>
ST_206 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_98)   --->   "%or_ln94_98 = or i1 %icmp_ln94_197, i1 %icmp_ln94_196" [../src/matmul.cpp:94]   --->   Operation 2590 'or' 'or_ln94_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2591 [1/2] (3.34ns)   --->   "%tmp_196 = fcmp_olt  i32 %out_pool_load_97, i32 0" [../src/matmul.cpp:94]   --->   Operation 2591 'fcmp' 'tmp_196' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2592 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_98 = and i1 %or_ln94_98, i1 %tmp_196" [../src/matmul.cpp:94]   --->   Operation 2592 'and' 'and_ln94_98' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2593 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_98, void %._crit_edge242, void" [../src/matmul.cpp:94]   --->   Operation 2593 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2594 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_97" [../src/matmul.cpp:95]   --->   Operation 2594 'store' 'store_ln95' <Predicate = (and_ln94_98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_206 : Operation 2595 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge242" [../src/matmul.cpp:95]   --->   Operation 2595 'br' 'br_ln95' <Predicate = (and_ln94_98)> <Delay = 0.00>
ST_206 : Operation 2596 [1/1] (0.00ns)   --->   "%out_pool_addr_98 = getelementptr i32 %out_pool, i64 0, i64 99" [../src/matmul.cpp:94]   --->   Operation 2596 'getelementptr' 'out_pool_addr_98' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2597 [2/2] (1.35ns)   --->   "%out_pool_load_98 = load i11 %out_pool_addr_98" [../src/matmul.cpp:94]   --->   Operation 2597 'load' 'out_pool_load_98' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 207 <SV = 205> <Delay = 4.70>
ST_207 : Operation 2598 [1/2] (1.35ns)   --->   "%out_pool_load_98 = load i11 %out_pool_addr_98" [../src/matmul.cpp:94]   --->   Operation 2598 'load' 'out_pool_load_98' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_207 : Operation 2599 [1/1] (0.00ns)   --->   "%bitcast_ln94_99 = bitcast i32 %out_pool_load_98" [../src/matmul.cpp:94]   --->   Operation 2599 'bitcast' 'bitcast_ln94_99' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_99, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2600 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2601 [1/1] (0.00ns)   --->   "%trunc_ln94_99 = trunc i32 %bitcast_ln94_99" [../src/matmul.cpp:94]   --->   Operation 2601 'trunc' 'trunc_ln94_99' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2602 [1/1] (0.85ns)   --->   "%icmp_ln94_198 = icmp_ne  i8 %tmp_197, i8 255" [../src/matmul.cpp:94]   --->   Operation 2602 'icmp' 'icmp_ln94_198' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2603 [1/1] (0.97ns)   --->   "%icmp_ln94_199 = icmp_eq  i23 %trunc_ln94_99, i23 0" [../src/matmul.cpp:94]   --->   Operation 2603 'icmp' 'icmp_ln94_199' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2604 [2/2] (3.34ns)   --->   "%tmp_198 = fcmp_olt  i32 %out_pool_load_98, i32 0" [../src/matmul.cpp:94]   --->   Operation 2604 'fcmp' 'tmp_198' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 206> <Delay = 5.03>
ST_208 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_99)   --->   "%or_ln94_99 = or i1 %icmp_ln94_199, i1 %icmp_ln94_198" [../src/matmul.cpp:94]   --->   Operation 2605 'or' 'or_ln94_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2606 [1/2] (3.34ns)   --->   "%tmp_198 = fcmp_olt  i32 %out_pool_load_98, i32 0" [../src/matmul.cpp:94]   --->   Operation 2606 'fcmp' 'tmp_198' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2607 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_99 = and i1 %or_ln94_99, i1 %tmp_198" [../src/matmul.cpp:94]   --->   Operation 2607 'and' 'and_ln94_99' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2608 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_99, void %._crit_edge243, void" [../src/matmul.cpp:94]   --->   Operation 2608 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2609 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_98" [../src/matmul.cpp:95]   --->   Operation 2609 'store' 'store_ln95' <Predicate = (and_ln94_99)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_208 : Operation 2610 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge243" [../src/matmul.cpp:95]   --->   Operation 2610 'br' 'br_ln95' <Predicate = (and_ln94_99)> <Delay = 0.00>
ST_208 : Operation 2611 [1/1] (0.00ns)   --->   "%out_pool_addr_99 = getelementptr i32 %out_pool, i64 0, i64 100" [../src/matmul.cpp:94]   --->   Operation 2611 'getelementptr' 'out_pool_addr_99' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2612 [2/2] (1.35ns)   --->   "%out_pool_load_99 = load i11 %out_pool_addr_99" [../src/matmul.cpp:94]   --->   Operation 2612 'load' 'out_pool_load_99' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 209 <SV = 207> <Delay = 4.70>
ST_209 : Operation 2613 [1/2] (1.35ns)   --->   "%out_pool_load_99 = load i11 %out_pool_addr_99" [../src/matmul.cpp:94]   --->   Operation 2613 'load' 'out_pool_load_99' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_209 : Operation 2614 [1/1] (0.00ns)   --->   "%bitcast_ln94_100 = bitcast i32 %out_pool_load_99" [../src/matmul.cpp:94]   --->   Operation 2614 'bitcast' 'bitcast_ln94_100' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_100, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2615 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln94_100 = trunc i32 %bitcast_ln94_100" [../src/matmul.cpp:94]   --->   Operation 2616 'trunc' 'trunc_ln94_100' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2617 [1/1] (0.85ns)   --->   "%icmp_ln94_200 = icmp_ne  i8 %tmp_199, i8 255" [../src/matmul.cpp:94]   --->   Operation 2617 'icmp' 'icmp_ln94_200' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2618 [1/1] (0.97ns)   --->   "%icmp_ln94_201 = icmp_eq  i23 %trunc_ln94_100, i23 0" [../src/matmul.cpp:94]   --->   Operation 2618 'icmp' 'icmp_ln94_201' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2619 [2/2] (3.34ns)   --->   "%tmp_200 = fcmp_olt  i32 %out_pool_load_99, i32 0" [../src/matmul.cpp:94]   --->   Operation 2619 'fcmp' 'tmp_200' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 208> <Delay = 5.03>
ST_210 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_100)   --->   "%or_ln94_100 = or i1 %icmp_ln94_201, i1 %icmp_ln94_200" [../src/matmul.cpp:94]   --->   Operation 2620 'or' 'or_ln94_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2621 [1/2] (3.34ns)   --->   "%tmp_200 = fcmp_olt  i32 %out_pool_load_99, i32 0" [../src/matmul.cpp:94]   --->   Operation 2621 'fcmp' 'tmp_200' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2622 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_100 = and i1 %or_ln94_100, i1 %tmp_200" [../src/matmul.cpp:94]   --->   Operation 2622 'and' 'and_ln94_100' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2623 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_100, void %._crit_edge244, void" [../src/matmul.cpp:94]   --->   Operation 2623 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2624 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_99" [../src/matmul.cpp:95]   --->   Operation 2624 'store' 'store_ln95' <Predicate = (and_ln94_100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_210 : Operation 2625 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge244" [../src/matmul.cpp:95]   --->   Operation 2625 'br' 'br_ln95' <Predicate = (and_ln94_100)> <Delay = 0.00>
ST_210 : Operation 2626 [1/1] (0.00ns)   --->   "%out_pool_addr_100 = getelementptr i32 %out_pool, i64 0, i64 101" [../src/matmul.cpp:94]   --->   Operation 2626 'getelementptr' 'out_pool_addr_100' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2627 [2/2] (1.35ns)   --->   "%out_pool_load_100 = load i11 %out_pool_addr_100" [../src/matmul.cpp:94]   --->   Operation 2627 'load' 'out_pool_load_100' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 211 <SV = 209> <Delay = 4.70>
ST_211 : Operation 2628 [1/2] (1.35ns)   --->   "%out_pool_load_100 = load i11 %out_pool_addr_100" [../src/matmul.cpp:94]   --->   Operation 2628 'load' 'out_pool_load_100' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_211 : Operation 2629 [1/1] (0.00ns)   --->   "%bitcast_ln94_101 = bitcast i32 %out_pool_load_100" [../src/matmul.cpp:94]   --->   Operation 2629 'bitcast' 'bitcast_ln94_101' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2630 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_101, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2630 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln94_101 = trunc i32 %bitcast_ln94_101" [../src/matmul.cpp:94]   --->   Operation 2631 'trunc' 'trunc_ln94_101' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2632 [1/1] (0.85ns)   --->   "%icmp_ln94_202 = icmp_ne  i8 %tmp_201, i8 255" [../src/matmul.cpp:94]   --->   Operation 2632 'icmp' 'icmp_ln94_202' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2633 [1/1] (0.97ns)   --->   "%icmp_ln94_203 = icmp_eq  i23 %trunc_ln94_101, i23 0" [../src/matmul.cpp:94]   --->   Operation 2633 'icmp' 'icmp_ln94_203' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2634 [2/2] (3.34ns)   --->   "%tmp_202 = fcmp_olt  i32 %out_pool_load_100, i32 0" [../src/matmul.cpp:94]   --->   Operation 2634 'fcmp' 'tmp_202' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 210> <Delay = 5.03>
ST_212 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_101)   --->   "%or_ln94_101 = or i1 %icmp_ln94_203, i1 %icmp_ln94_202" [../src/matmul.cpp:94]   --->   Operation 2635 'or' 'or_ln94_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2636 [1/2] (3.34ns)   --->   "%tmp_202 = fcmp_olt  i32 %out_pool_load_100, i32 0" [../src/matmul.cpp:94]   --->   Operation 2636 'fcmp' 'tmp_202' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2637 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_101 = and i1 %or_ln94_101, i1 %tmp_202" [../src/matmul.cpp:94]   --->   Operation 2637 'and' 'and_ln94_101' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2638 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_101, void %._crit_edge245, void" [../src/matmul.cpp:94]   --->   Operation 2638 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2639 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_100" [../src/matmul.cpp:95]   --->   Operation 2639 'store' 'store_ln95' <Predicate = (and_ln94_101)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_212 : Operation 2640 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge245" [../src/matmul.cpp:95]   --->   Operation 2640 'br' 'br_ln95' <Predicate = (and_ln94_101)> <Delay = 0.00>
ST_212 : Operation 2641 [1/1] (0.00ns)   --->   "%out_pool_addr_101 = getelementptr i32 %out_pool, i64 0, i64 102" [../src/matmul.cpp:94]   --->   Operation 2641 'getelementptr' 'out_pool_addr_101' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2642 [2/2] (1.35ns)   --->   "%out_pool_load_101 = load i11 %out_pool_addr_101" [../src/matmul.cpp:94]   --->   Operation 2642 'load' 'out_pool_load_101' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 213 <SV = 211> <Delay = 4.70>
ST_213 : Operation 2643 [1/2] (1.35ns)   --->   "%out_pool_load_101 = load i11 %out_pool_addr_101" [../src/matmul.cpp:94]   --->   Operation 2643 'load' 'out_pool_load_101' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_213 : Operation 2644 [1/1] (0.00ns)   --->   "%bitcast_ln94_102 = bitcast i32 %out_pool_load_101" [../src/matmul.cpp:94]   --->   Operation 2644 'bitcast' 'bitcast_ln94_102' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_102, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2645 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2646 [1/1] (0.00ns)   --->   "%trunc_ln94_102 = trunc i32 %bitcast_ln94_102" [../src/matmul.cpp:94]   --->   Operation 2646 'trunc' 'trunc_ln94_102' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2647 [1/1] (0.85ns)   --->   "%icmp_ln94_204 = icmp_ne  i8 %tmp_203, i8 255" [../src/matmul.cpp:94]   --->   Operation 2647 'icmp' 'icmp_ln94_204' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2648 [1/1] (0.97ns)   --->   "%icmp_ln94_205 = icmp_eq  i23 %trunc_ln94_102, i23 0" [../src/matmul.cpp:94]   --->   Operation 2648 'icmp' 'icmp_ln94_205' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2649 [2/2] (3.34ns)   --->   "%tmp_204 = fcmp_olt  i32 %out_pool_load_101, i32 0" [../src/matmul.cpp:94]   --->   Operation 2649 'fcmp' 'tmp_204' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 212> <Delay = 5.03>
ST_214 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_102)   --->   "%or_ln94_102 = or i1 %icmp_ln94_205, i1 %icmp_ln94_204" [../src/matmul.cpp:94]   --->   Operation 2650 'or' 'or_ln94_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2651 [1/2] (3.34ns)   --->   "%tmp_204 = fcmp_olt  i32 %out_pool_load_101, i32 0" [../src/matmul.cpp:94]   --->   Operation 2651 'fcmp' 'tmp_204' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2652 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_102 = and i1 %or_ln94_102, i1 %tmp_204" [../src/matmul.cpp:94]   --->   Operation 2652 'and' 'and_ln94_102' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2653 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_102, void %._crit_edge246, void" [../src/matmul.cpp:94]   --->   Operation 2653 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2654 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_101" [../src/matmul.cpp:95]   --->   Operation 2654 'store' 'store_ln95' <Predicate = (and_ln94_102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_214 : Operation 2655 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge246" [../src/matmul.cpp:95]   --->   Operation 2655 'br' 'br_ln95' <Predicate = (and_ln94_102)> <Delay = 0.00>
ST_214 : Operation 2656 [1/1] (0.00ns)   --->   "%out_pool_addr_102 = getelementptr i32 %out_pool, i64 0, i64 103" [../src/matmul.cpp:94]   --->   Operation 2656 'getelementptr' 'out_pool_addr_102' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2657 [2/2] (1.35ns)   --->   "%out_pool_load_102 = load i11 %out_pool_addr_102" [../src/matmul.cpp:94]   --->   Operation 2657 'load' 'out_pool_load_102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 215 <SV = 213> <Delay = 4.70>
ST_215 : Operation 2658 [1/2] (1.35ns)   --->   "%out_pool_load_102 = load i11 %out_pool_addr_102" [../src/matmul.cpp:94]   --->   Operation 2658 'load' 'out_pool_load_102' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_215 : Operation 2659 [1/1] (0.00ns)   --->   "%bitcast_ln94_103 = bitcast i32 %out_pool_load_102" [../src/matmul.cpp:94]   --->   Operation 2659 'bitcast' 'bitcast_ln94_103' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_103, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2660 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2661 [1/1] (0.00ns)   --->   "%trunc_ln94_103 = trunc i32 %bitcast_ln94_103" [../src/matmul.cpp:94]   --->   Operation 2661 'trunc' 'trunc_ln94_103' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2662 [1/1] (0.85ns)   --->   "%icmp_ln94_206 = icmp_ne  i8 %tmp_205, i8 255" [../src/matmul.cpp:94]   --->   Operation 2662 'icmp' 'icmp_ln94_206' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2663 [1/1] (0.97ns)   --->   "%icmp_ln94_207 = icmp_eq  i23 %trunc_ln94_103, i23 0" [../src/matmul.cpp:94]   --->   Operation 2663 'icmp' 'icmp_ln94_207' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2664 [2/2] (3.34ns)   --->   "%tmp_206 = fcmp_olt  i32 %out_pool_load_102, i32 0" [../src/matmul.cpp:94]   --->   Operation 2664 'fcmp' 'tmp_206' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 214> <Delay = 5.03>
ST_216 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_103)   --->   "%or_ln94_103 = or i1 %icmp_ln94_207, i1 %icmp_ln94_206" [../src/matmul.cpp:94]   --->   Operation 2665 'or' 'or_ln94_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2666 [1/2] (3.34ns)   --->   "%tmp_206 = fcmp_olt  i32 %out_pool_load_102, i32 0" [../src/matmul.cpp:94]   --->   Operation 2666 'fcmp' 'tmp_206' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2667 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_103 = and i1 %or_ln94_103, i1 %tmp_206" [../src/matmul.cpp:94]   --->   Operation 2667 'and' 'and_ln94_103' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2668 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_103, void %._crit_edge247, void" [../src/matmul.cpp:94]   --->   Operation 2668 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2669 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_102" [../src/matmul.cpp:95]   --->   Operation 2669 'store' 'store_ln95' <Predicate = (and_ln94_103)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_216 : Operation 2670 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge247" [../src/matmul.cpp:95]   --->   Operation 2670 'br' 'br_ln95' <Predicate = (and_ln94_103)> <Delay = 0.00>
ST_216 : Operation 2671 [1/1] (0.00ns)   --->   "%out_pool_addr_103 = getelementptr i32 %out_pool, i64 0, i64 104" [../src/matmul.cpp:94]   --->   Operation 2671 'getelementptr' 'out_pool_addr_103' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2672 [2/2] (1.35ns)   --->   "%out_pool_load_103 = load i11 %out_pool_addr_103" [../src/matmul.cpp:94]   --->   Operation 2672 'load' 'out_pool_load_103' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 217 <SV = 215> <Delay = 4.70>
ST_217 : Operation 2673 [1/2] (1.35ns)   --->   "%out_pool_load_103 = load i11 %out_pool_addr_103" [../src/matmul.cpp:94]   --->   Operation 2673 'load' 'out_pool_load_103' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_217 : Operation 2674 [1/1] (0.00ns)   --->   "%bitcast_ln94_104 = bitcast i32 %out_pool_load_103" [../src/matmul.cpp:94]   --->   Operation 2674 'bitcast' 'bitcast_ln94_104' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_104, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2675 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2676 [1/1] (0.00ns)   --->   "%trunc_ln94_104 = trunc i32 %bitcast_ln94_104" [../src/matmul.cpp:94]   --->   Operation 2676 'trunc' 'trunc_ln94_104' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2677 [1/1] (0.85ns)   --->   "%icmp_ln94_208 = icmp_ne  i8 %tmp_207, i8 255" [../src/matmul.cpp:94]   --->   Operation 2677 'icmp' 'icmp_ln94_208' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2678 [1/1] (0.97ns)   --->   "%icmp_ln94_209 = icmp_eq  i23 %trunc_ln94_104, i23 0" [../src/matmul.cpp:94]   --->   Operation 2678 'icmp' 'icmp_ln94_209' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2679 [2/2] (3.34ns)   --->   "%tmp_208 = fcmp_olt  i32 %out_pool_load_103, i32 0" [../src/matmul.cpp:94]   --->   Operation 2679 'fcmp' 'tmp_208' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 216> <Delay = 5.03>
ST_218 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_104)   --->   "%or_ln94_104 = or i1 %icmp_ln94_209, i1 %icmp_ln94_208" [../src/matmul.cpp:94]   --->   Operation 2680 'or' 'or_ln94_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2681 [1/2] (3.34ns)   --->   "%tmp_208 = fcmp_olt  i32 %out_pool_load_103, i32 0" [../src/matmul.cpp:94]   --->   Operation 2681 'fcmp' 'tmp_208' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2682 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_104 = and i1 %or_ln94_104, i1 %tmp_208" [../src/matmul.cpp:94]   --->   Operation 2682 'and' 'and_ln94_104' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2683 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_104, void %._crit_edge248, void" [../src/matmul.cpp:94]   --->   Operation 2683 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2684 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_103" [../src/matmul.cpp:95]   --->   Operation 2684 'store' 'store_ln95' <Predicate = (and_ln94_104)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_218 : Operation 2685 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge248" [../src/matmul.cpp:95]   --->   Operation 2685 'br' 'br_ln95' <Predicate = (and_ln94_104)> <Delay = 0.00>
ST_218 : Operation 2686 [1/1] (0.00ns)   --->   "%out_pool_addr_104 = getelementptr i32 %out_pool, i64 0, i64 105" [../src/matmul.cpp:94]   --->   Operation 2686 'getelementptr' 'out_pool_addr_104' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2687 [2/2] (1.35ns)   --->   "%out_pool_load_104 = load i11 %out_pool_addr_104" [../src/matmul.cpp:94]   --->   Operation 2687 'load' 'out_pool_load_104' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 219 <SV = 217> <Delay = 4.70>
ST_219 : Operation 2688 [1/2] (1.35ns)   --->   "%out_pool_load_104 = load i11 %out_pool_addr_104" [../src/matmul.cpp:94]   --->   Operation 2688 'load' 'out_pool_load_104' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_219 : Operation 2689 [1/1] (0.00ns)   --->   "%bitcast_ln94_105 = bitcast i32 %out_pool_load_104" [../src/matmul.cpp:94]   --->   Operation 2689 'bitcast' 'bitcast_ln94_105' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_105, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2690 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln94_105 = trunc i32 %bitcast_ln94_105" [../src/matmul.cpp:94]   --->   Operation 2691 'trunc' 'trunc_ln94_105' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2692 [1/1] (0.85ns)   --->   "%icmp_ln94_210 = icmp_ne  i8 %tmp_209, i8 255" [../src/matmul.cpp:94]   --->   Operation 2692 'icmp' 'icmp_ln94_210' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2693 [1/1] (0.97ns)   --->   "%icmp_ln94_211 = icmp_eq  i23 %trunc_ln94_105, i23 0" [../src/matmul.cpp:94]   --->   Operation 2693 'icmp' 'icmp_ln94_211' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2694 [2/2] (3.34ns)   --->   "%tmp_210 = fcmp_olt  i32 %out_pool_load_104, i32 0" [../src/matmul.cpp:94]   --->   Operation 2694 'fcmp' 'tmp_210' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 218> <Delay = 5.03>
ST_220 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_105)   --->   "%or_ln94_105 = or i1 %icmp_ln94_211, i1 %icmp_ln94_210" [../src/matmul.cpp:94]   --->   Operation 2695 'or' 'or_ln94_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2696 [1/2] (3.34ns)   --->   "%tmp_210 = fcmp_olt  i32 %out_pool_load_104, i32 0" [../src/matmul.cpp:94]   --->   Operation 2696 'fcmp' 'tmp_210' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2697 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_105 = and i1 %or_ln94_105, i1 %tmp_210" [../src/matmul.cpp:94]   --->   Operation 2697 'and' 'and_ln94_105' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2698 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_105, void %._crit_edge249, void" [../src/matmul.cpp:94]   --->   Operation 2698 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2699 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_104" [../src/matmul.cpp:95]   --->   Operation 2699 'store' 'store_ln95' <Predicate = (and_ln94_105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_220 : Operation 2700 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge249" [../src/matmul.cpp:95]   --->   Operation 2700 'br' 'br_ln95' <Predicate = (and_ln94_105)> <Delay = 0.00>
ST_220 : Operation 2701 [1/1] (0.00ns)   --->   "%out_pool_addr_105 = getelementptr i32 %out_pool, i64 0, i64 106" [../src/matmul.cpp:94]   --->   Operation 2701 'getelementptr' 'out_pool_addr_105' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2702 [2/2] (1.35ns)   --->   "%out_pool_load_105 = load i11 %out_pool_addr_105" [../src/matmul.cpp:94]   --->   Operation 2702 'load' 'out_pool_load_105' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 221 <SV = 219> <Delay = 4.70>
ST_221 : Operation 2703 [1/2] (1.35ns)   --->   "%out_pool_load_105 = load i11 %out_pool_addr_105" [../src/matmul.cpp:94]   --->   Operation 2703 'load' 'out_pool_load_105' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_221 : Operation 2704 [1/1] (0.00ns)   --->   "%bitcast_ln94_106 = bitcast i32 %out_pool_load_105" [../src/matmul.cpp:94]   --->   Operation 2704 'bitcast' 'bitcast_ln94_106' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_106, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2705 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln94_106 = trunc i32 %bitcast_ln94_106" [../src/matmul.cpp:94]   --->   Operation 2706 'trunc' 'trunc_ln94_106' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2707 [1/1] (0.85ns)   --->   "%icmp_ln94_212 = icmp_ne  i8 %tmp_211, i8 255" [../src/matmul.cpp:94]   --->   Operation 2707 'icmp' 'icmp_ln94_212' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2708 [1/1] (0.97ns)   --->   "%icmp_ln94_213 = icmp_eq  i23 %trunc_ln94_106, i23 0" [../src/matmul.cpp:94]   --->   Operation 2708 'icmp' 'icmp_ln94_213' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2709 [2/2] (3.34ns)   --->   "%tmp_212 = fcmp_olt  i32 %out_pool_load_105, i32 0" [../src/matmul.cpp:94]   --->   Operation 2709 'fcmp' 'tmp_212' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 220> <Delay = 5.03>
ST_222 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_106)   --->   "%or_ln94_106 = or i1 %icmp_ln94_213, i1 %icmp_ln94_212" [../src/matmul.cpp:94]   --->   Operation 2710 'or' 'or_ln94_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2711 [1/2] (3.34ns)   --->   "%tmp_212 = fcmp_olt  i32 %out_pool_load_105, i32 0" [../src/matmul.cpp:94]   --->   Operation 2711 'fcmp' 'tmp_212' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2712 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_106 = and i1 %or_ln94_106, i1 %tmp_212" [../src/matmul.cpp:94]   --->   Operation 2712 'and' 'and_ln94_106' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2713 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_106, void %._crit_edge250, void" [../src/matmul.cpp:94]   --->   Operation 2713 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2714 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_105" [../src/matmul.cpp:95]   --->   Operation 2714 'store' 'store_ln95' <Predicate = (and_ln94_106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_222 : Operation 2715 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge250" [../src/matmul.cpp:95]   --->   Operation 2715 'br' 'br_ln95' <Predicate = (and_ln94_106)> <Delay = 0.00>
ST_222 : Operation 2716 [1/1] (0.00ns)   --->   "%out_pool_addr_106 = getelementptr i32 %out_pool, i64 0, i64 107" [../src/matmul.cpp:94]   --->   Operation 2716 'getelementptr' 'out_pool_addr_106' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2717 [2/2] (1.35ns)   --->   "%out_pool_load_106 = load i11 %out_pool_addr_106" [../src/matmul.cpp:94]   --->   Operation 2717 'load' 'out_pool_load_106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 223 <SV = 221> <Delay = 4.70>
ST_223 : Operation 2718 [1/2] (1.35ns)   --->   "%out_pool_load_106 = load i11 %out_pool_addr_106" [../src/matmul.cpp:94]   --->   Operation 2718 'load' 'out_pool_load_106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_223 : Operation 2719 [1/1] (0.00ns)   --->   "%bitcast_ln94_107 = bitcast i32 %out_pool_load_106" [../src/matmul.cpp:94]   --->   Operation 2719 'bitcast' 'bitcast_ln94_107' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2720 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_107, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2720 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln94_107 = trunc i32 %bitcast_ln94_107" [../src/matmul.cpp:94]   --->   Operation 2721 'trunc' 'trunc_ln94_107' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2722 [1/1] (0.85ns)   --->   "%icmp_ln94_214 = icmp_ne  i8 %tmp_213, i8 255" [../src/matmul.cpp:94]   --->   Operation 2722 'icmp' 'icmp_ln94_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2723 [1/1] (0.97ns)   --->   "%icmp_ln94_215 = icmp_eq  i23 %trunc_ln94_107, i23 0" [../src/matmul.cpp:94]   --->   Operation 2723 'icmp' 'icmp_ln94_215' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2724 [2/2] (3.34ns)   --->   "%tmp_214 = fcmp_olt  i32 %out_pool_load_106, i32 0" [../src/matmul.cpp:94]   --->   Operation 2724 'fcmp' 'tmp_214' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 222> <Delay = 5.03>
ST_224 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_107)   --->   "%or_ln94_107 = or i1 %icmp_ln94_215, i1 %icmp_ln94_214" [../src/matmul.cpp:94]   --->   Operation 2725 'or' 'or_ln94_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2726 [1/2] (3.34ns)   --->   "%tmp_214 = fcmp_olt  i32 %out_pool_load_106, i32 0" [../src/matmul.cpp:94]   --->   Operation 2726 'fcmp' 'tmp_214' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_107 = and i1 %or_ln94_107, i1 %tmp_214" [../src/matmul.cpp:94]   --->   Operation 2727 'and' 'and_ln94_107' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2728 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_107, void %._crit_edge251, void" [../src/matmul.cpp:94]   --->   Operation 2728 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2729 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_106" [../src/matmul.cpp:95]   --->   Operation 2729 'store' 'store_ln95' <Predicate = (and_ln94_107)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_224 : Operation 2730 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge251" [../src/matmul.cpp:95]   --->   Operation 2730 'br' 'br_ln95' <Predicate = (and_ln94_107)> <Delay = 0.00>
ST_224 : Operation 2731 [1/1] (0.00ns)   --->   "%out_pool_addr_107 = getelementptr i32 %out_pool, i64 0, i64 108" [../src/matmul.cpp:94]   --->   Operation 2731 'getelementptr' 'out_pool_addr_107' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2732 [2/2] (1.35ns)   --->   "%out_pool_load_107 = load i11 %out_pool_addr_107" [../src/matmul.cpp:94]   --->   Operation 2732 'load' 'out_pool_load_107' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 225 <SV = 223> <Delay = 4.70>
ST_225 : Operation 2733 [1/2] (1.35ns)   --->   "%out_pool_load_107 = load i11 %out_pool_addr_107" [../src/matmul.cpp:94]   --->   Operation 2733 'load' 'out_pool_load_107' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_225 : Operation 2734 [1/1] (0.00ns)   --->   "%bitcast_ln94_108 = bitcast i32 %out_pool_load_107" [../src/matmul.cpp:94]   --->   Operation 2734 'bitcast' 'bitcast_ln94_108' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2735 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_108, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2735 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2736 [1/1] (0.00ns)   --->   "%trunc_ln94_108 = trunc i32 %bitcast_ln94_108" [../src/matmul.cpp:94]   --->   Operation 2736 'trunc' 'trunc_ln94_108' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2737 [1/1] (0.85ns)   --->   "%icmp_ln94_216 = icmp_ne  i8 %tmp_215, i8 255" [../src/matmul.cpp:94]   --->   Operation 2737 'icmp' 'icmp_ln94_216' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2738 [1/1] (0.97ns)   --->   "%icmp_ln94_217 = icmp_eq  i23 %trunc_ln94_108, i23 0" [../src/matmul.cpp:94]   --->   Operation 2738 'icmp' 'icmp_ln94_217' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2739 [2/2] (3.34ns)   --->   "%tmp_216 = fcmp_olt  i32 %out_pool_load_107, i32 0" [../src/matmul.cpp:94]   --->   Operation 2739 'fcmp' 'tmp_216' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 224> <Delay = 5.03>
ST_226 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_108)   --->   "%or_ln94_108 = or i1 %icmp_ln94_217, i1 %icmp_ln94_216" [../src/matmul.cpp:94]   --->   Operation 2740 'or' 'or_ln94_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2741 [1/2] (3.34ns)   --->   "%tmp_216 = fcmp_olt  i32 %out_pool_load_107, i32 0" [../src/matmul.cpp:94]   --->   Operation 2741 'fcmp' 'tmp_216' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2742 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_108 = and i1 %or_ln94_108, i1 %tmp_216" [../src/matmul.cpp:94]   --->   Operation 2742 'and' 'and_ln94_108' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2743 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_108, void %._crit_edge252, void" [../src/matmul.cpp:94]   --->   Operation 2743 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2744 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_107" [../src/matmul.cpp:95]   --->   Operation 2744 'store' 'store_ln95' <Predicate = (and_ln94_108)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_226 : Operation 2745 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge252" [../src/matmul.cpp:95]   --->   Operation 2745 'br' 'br_ln95' <Predicate = (and_ln94_108)> <Delay = 0.00>
ST_226 : Operation 2746 [1/1] (0.00ns)   --->   "%out_pool_addr_108 = getelementptr i32 %out_pool, i64 0, i64 109" [../src/matmul.cpp:94]   --->   Operation 2746 'getelementptr' 'out_pool_addr_108' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2747 [2/2] (1.35ns)   --->   "%out_pool_load_108 = load i11 %out_pool_addr_108" [../src/matmul.cpp:94]   --->   Operation 2747 'load' 'out_pool_load_108' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 227 <SV = 225> <Delay = 4.70>
ST_227 : Operation 2748 [1/2] (1.35ns)   --->   "%out_pool_load_108 = load i11 %out_pool_addr_108" [../src/matmul.cpp:94]   --->   Operation 2748 'load' 'out_pool_load_108' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_227 : Operation 2749 [1/1] (0.00ns)   --->   "%bitcast_ln94_109 = bitcast i32 %out_pool_load_108" [../src/matmul.cpp:94]   --->   Operation 2749 'bitcast' 'bitcast_ln94_109' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2750 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_109, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2750 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln94_109 = trunc i32 %bitcast_ln94_109" [../src/matmul.cpp:94]   --->   Operation 2751 'trunc' 'trunc_ln94_109' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2752 [1/1] (0.85ns)   --->   "%icmp_ln94_218 = icmp_ne  i8 %tmp_217, i8 255" [../src/matmul.cpp:94]   --->   Operation 2752 'icmp' 'icmp_ln94_218' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2753 [1/1] (0.97ns)   --->   "%icmp_ln94_219 = icmp_eq  i23 %trunc_ln94_109, i23 0" [../src/matmul.cpp:94]   --->   Operation 2753 'icmp' 'icmp_ln94_219' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2754 [2/2] (3.34ns)   --->   "%tmp_218 = fcmp_olt  i32 %out_pool_load_108, i32 0" [../src/matmul.cpp:94]   --->   Operation 2754 'fcmp' 'tmp_218' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 226> <Delay = 5.03>
ST_228 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_109)   --->   "%or_ln94_109 = or i1 %icmp_ln94_219, i1 %icmp_ln94_218" [../src/matmul.cpp:94]   --->   Operation 2755 'or' 'or_ln94_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2756 [1/2] (3.34ns)   --->   "%tmp_218 = fcmp_olt  i32 %out_pool_load_108, i32 0" [../src/matmul.cpp:94]   --->   Operation 2756 'fcmp' 'tmp_218' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2757 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_109 = and i1 %or_ln94_109, i1 %tmp_218" [../src/matmul.cpp:94]   --->   Operation 2757 'and' 'and_ln94_109' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2758 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_109, void %._crit_edge253, void" [../src/matmul.cpp:94]   --->   Operation 2758 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2759 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_108" [../src/matmul.cpp:95]   --->   Operation 2759 'store' 'store_ln95' <Predicate = (and_ln94_109)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_228 : Operation 2760 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge253" [../src/matmul.cpp:95]   --->   Operation 2760 'br' 'br_ln95' <Predicate = (and_ln94_109)> <Delay = 0.00>
ST_228 : Operation 2761 [1/1] (0.00ns)   --->   "%out_pool_addr_109 = getelementptr i32 %out_pool, i64 0, i64 110" [../src/matmul.cpp:94]   --->   Operation 2761 'getelementptr' 'out_pool_addr_109' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2762 [2/2] (1.35ns)   --->   "%out_pool_load_109 = load i11 %out_pool_addr_109" [../src/matmul.cpp:94]   --->   Operation 2762 'load' 'out_pool_load_109' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 229 <SV = 227> <Delay = 4.70>
ST_229 : Operation 2763 [1/2] (1.35ns)   --->   "%out_pool_load_109 = load i11 %out_pool_addr_109" [../src/matmul.cpp:94]   --->   Operation 2763 'load' 'out_pool_load_109' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_229 : Operation 2764 [1/1] (0.00ns)   --->   "%bitcast_ln94_110 = bitcast i32 %out_pool_load_109" [../src/matmul.cpp:94]   --->   Operation 2764 'bitcast' 'bitcast_ln94_110' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_110, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2765 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln94_110 = trunc i32 %bitcast_ln94_110" [../src/matmul.cpp:94]   --->   Operation 2766 'trunc' 'trunc_ln94_110' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2767 [1/1] (0.85ns)   --->   "%icmp_ln94_220 = icmp_ne  i8 %tmp_219, i8 255" [../src/matmul.cpp:94]   --->   Operation 2767 'icmp' 'icmp_ln94_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2768 [1/1] (0.97ns)   --->   "%icmp_ln94_221 = icmp_eq  i23 %trunc_ln94_110, i23 0" [../src/matmul.cpp:94]   --->   Operation 2768 'icmp' 'icmp_ln94_221' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2769 [2/2] (3.34ns)   --->   "%tmp_220 = fcmp_olt  i32 %out_pool_load_109, i32 0" [../src/matmul.cpp:94]   --->   Operation 2769 'fcmp' 'tmp_220' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 228> <Delay = 5.03>
ST_230 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_110)   --->   "%or_ln94_110 = or i1 %icmp_ln94_221, i1 %icmp_ln94_220" [../src/matmul.cpp:94]   --->   Operation 2770 'or' 'or_ln94_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2771 [1/2] (3.34ns)   --->   "%tmp_220 = fcmp_olt  i32 %out_pool_load_109, i32 0" [../src/matmul.cpp:94]   --->   Operation 2771 'fcmp' 'tmp_220' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2772 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_110 = and i1 %or_ln94_110, i1 %tmp_220" [../src/matmul.cpp:94]   --->   Operation 2772 'and' 'and_ln94_110' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2773 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_110, void %._crit_edge254, void" [../src/matmul.cpp:94]   --->   Operation 2773 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2774 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_109" [../src/matmul.cpp:95]   --->   Operation 2774 'store' 'store_ln95' <Predicate = (and_ln94_110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_230 : Operation 2775 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge254" [../src/matmul.cpp:95]   --->   Operation 2775 'br' 'br_ln95' <Predicate = (and_ln94_110)> <Delay = 0.00>
ST_230 : Operation 2776 [1/1] (0.00ns)   --->   "%out_pool_addr_110 = getelementptr i32 %out_pool, i64 0, i64 111" [../src/matmul.cpp:94]   --->   Operation 2776 'getelementptr' 'out_pool_addr_110' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2777 [2/2] (1.35ns)   --->   "%out_pool_load_110 = load i11 %out_pool_addr_110" [../src/matmul.cpp:94]   --->   Operation 2777 'load' 'out_pool_load_110' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 231 <SV = 229> <Delay = 4.70>
ST_231 : Operation 2778 [1/2] (1.35ns)   --->   "%out_pool_load_110 = load i11 %out_pool_addr_110" [../src/matmul.cpp:94]   --->   Operation 2778 'load' 'out_pool_load_110' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_231 : Operation 2779 [1/1] (0.00ns)   --->   "%bitcast_ln94_111 = bitcast i32 %out_pool_load_110" [../src/matmul.cpp:94]   --->   Operation 2779 'bitcast' 'bitcast_ln94_111' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_111, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2780 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln94_111 = trunc i32 %bitcast_ln94_111" [../src/matmul.cpp:94]   --->   Operation 2781 'trunc' 'trunc_ln94_111' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2782 [1/1] (0.85ns)   --->   "%icmp_ln94_222 = icmp_ne  i8 %tmp_221, i8 255" [../src/matmul.cpp:94]   --->   Operation 2782 'icmp' 'icmp_ln94_222' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2783 [1/1] (0.97ns)   --->   "%icmp_ln94_223 = icmp_eq  i23 %trunc_ln94_111, i23 0" [../src/matmul.cpp:94]   --->   Operation 2783 'icmp' 'icmp_ln94_223' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2784 [2/2] (3.34ns)   --->   "%tmp_222 = fcmp_olt  i32 %out_pool_load_110, i32 0" [../src/matmul.cpp:94]   --->   Operation 2784 'fcmp' 'tmp_222' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 230> <Delay = 5.03>
ST_232 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_111)   --->   "%or_ln94_111 = or i1 %icmp_ln94_223, i1 %icmp_ln94_222" [../src/matmul.cpp:94]   --->   Operation 2785 'or' 'or_ln94_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2786 [1/2] (3.34ns)   --->   "%tmp_222 = fcmp_olt  i32 %out_pool_load_110, i32 0" [../src/matmul.cpp:94]   --->   Operation 2786 'fcmp' 'tmp_222' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2787 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_111 = and i1 %or_ln94_111, i1 %tmp_222" [../src/matmul.cpp:94]   --->   Operation 2787 'and' 'and_ln94_111' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2788 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_111, void %._crit_edge255, void" [../src/matmul.cpp:94]   --->   Operation 2788 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2789 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_110" [../src/matmul.cpp:95]   --->   Operation 2789 'store' 'store_ln95' <Predicate = (and_ln94_111)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_232 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge255" [../src/matmul.cpp:95]   --->   Operation 2790 'br' 'br_ln95' <Predicate = (and_ln94_111)> <Delay = 0.00>
ST_232 : Operation 2791 [1/1] (0.00ns)   --->   "%out_pool_addr_111 = getelementptr i32 %out_pool, i64 0, i64 112" [../src/matmul.cpp:94]   --->   Operation 2791 'getelementptr' 'out_pool_addr_111' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2792 [2/2] (1.35ns)   --->   "%out_pool_load_111 = load i11 %out_pool_addr_111" [../src/matmul.cpp:94]   --->   Operation 2792 'load' 'out_pool_load_111' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 233 <SV = 231> <Delay = 4.70>
ST_233 : Operation 2793 [1/2] (1.35ns)   --->   "%out_pool_load_111 = load i11 %out_pool_addr_111" [../src/matmul.cpp:94]   --->   Operation 2793 'load' 'out_pool_load_111' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_233 : Operation 2794 [1/1] (0.00ns)   --->   "%bitcast_ln94_112 = bitcast i32 %out_pool_load_111" [../src/matmul.cpp:94]   --->   Operation 2794 'bitcast' 'bitcast_ln94_112' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_112, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2795 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln94_112 = trunc i32 %bitcast_ln94_112" [../src/matmul.cpp:94]   --->   Operation 2796 'trunc' 'trunc_ln94_112' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2797 [1/1] (0.85ns)   --->   "%icmp_ln94_224 = icmp_ne  i8 %tmp_223, i8 255" [../src/matmul.cpp:94]   --->   Operation 2797 'icmp' 'icmp_ln94_224' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2798 [1/1] (0.97ns)   --->   "%icmp_ln94_225 = icmp_eq  i23 %trunc_ln94_112, i23 0" [../src/matmul.cpp:94]   --->   Operation 2798 'icmp' 'icmp_ln94_225' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2799 [2/2] (3.34ns)   --->   "%tmp_224 = fcmp_olt  i32 %out_pool_load_111, i32 0" [../src/matmul.cpp:94]   --->   Operation 2799 'fcmp' 'tmp_224' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 232> <Delay = 5.03>
ST_234 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_112)   --->   "%or_ln94_112 = or i1 %icmp_ln94_225, i1 %icmp_ln94_224" [../src/matmul.cpp:94]   --->   Operation 2800 'or' 'or_ln94_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2801 [1/2] (3.34ns)   --->   "%tmp_224 = fcmp_olt  i32 %out_pool_load_111, i32 0" [../src/matmul.cpp:94]   --->   Operation 2801 'fcmp' 'tmp_224' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2802 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_112 = and i1 %or_ln94_112, i1 %tmp_224" [../src/matmul.cpp:94]   --->   Operation 2802 'and' 'and_ln94_112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2803 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_112, void %._crit_edge256, void" [../src/matmul.cpp:94]   --->   Operation 2803 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2804 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_111" [../src/matmul.cpp:95]   --->   Operation 2804 'store' 'store_ln95' <Predicate = (and_ln94_112)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_234 : Operation 2805 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge256" [../src/matmul.cpp:95]   --->   Operation 2805 'br' 'br_ln95' <Predicate = (and_ln94_112)> <Delay = 0.00>
ST_234 : Operation 2806 [1/1] (0.00ns)   --->   "%out_pool_addr_112 = getelementptr i32 %out_pool, i64 0, i64 113" [../src/matmul.cpp:94]   --->   Operation 2806 'getelementptr' 'out_pool_addr_112' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2807 [2/2] (1.35ns)   --->   "%out_pool_load_112 = load i11 %out_pool_addr_112" [../src/matmul.cpp:94]   --->   Operation 2807 'load' 'out_pool_load_112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 235 <SV = 233> <Delay = 4.70>
ST_235 : Operation 2808 [1/2] (1.35ns)   --->   "%out_pool_load_112 = load i11 %out_pool_addr_112" [../src/matmul.cpp:94]   --->   Operation 2808 'load' 'out_pool_load_112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_235 : Operation 2809 [1/1] (0.00ns)   --->   "%bitcast_ln94_113 = bitcast i32 %out_pool_load_112" [../src/matmul.cpp:94]   --->   Operation 2809 'bitcast' 'bitcast_ln94_113' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_113, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2810 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2811 [1/1] (0.00ns)   --->   "%trunc_ln94_113 = trunc i32 %bitcast_ln94_113" [../src/matmul.cpp:94]   --->   Operation 2811 'trunc' 'trunc_ln94_113' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2812 [1/1] (0.85ns)   --->   "%icmp_ln94_226 = icmp_ne  i8 %tmp_225, i8 255" [../src/matmul.cpp:94]   --->   Operation 2812 'icmp' 'icmp_ln94_226' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2813 [1/1] (0.97ns)   --->   "%icmp_ln94_227 = icmp_eq  i23 %trunc_ln94_113, i23 0" [../src/matmul.cpp:94]   --->   Operation 2813 'icmp' 'icmp_ln94_227' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2814 [2/2] (3.34ns)   --->   "%tmp_226 = fcmp_olt  i32 %out_pool_load_112, i32 0" [../src/matmul.cpp:94]   --->   Operation 2814 'fcmp' 'tmp_226' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 234> <Delay = 5.03>
ST_236 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_113)   --->   "%or_ln94_113 = or i1 %icmp_ln94_227, i1 %icmp_ln94_226" [../src/matmul.cpp:94]   --->   Operation 2815 'or' 'or_ln94_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2816 [1/2] (3.34ns)   --->   "%tmp_226 = fcmp_olt  i32 %out_pool_load_112, i32 0" [../src/matmul.cpp:94]   --->   Operation 2816 'fcmp' 'tmp_226' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2817 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_113 = and i1 %or_ln94_113, i1 %tmp_226" [../src/matmul.cpp:94]   --->   Operation 2817 'and' 'and_ln94_113' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2818 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_113, void %._crit_edge257, void" [../src/matmul.cpp:94]   --->   Operation 2818 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2819 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_112" [../src/matmul.cpp:95]   --->   Operation 2819 'store' 'store_ln95' <Predicate = (and_ln94_113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_236 : Operation 2820 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge257" [../src/matmul.cpp:95]   --->   Operation 2820 'br' 'br_ln95' <Predicate = (and_ln94_113)> <Delay = 0.00>
ST_236 : Operation 2821 [1/1] (0.00ns)   --->   "%out_pool_addr_113 = getelementptr i32 %out_pool, i64 0, i64 114" [../src/matmul.cpp:94]   --->   Operation 2821 'getelementptr' 'out_pool_addr_113' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2822 [2/2] (1.35ns)   --->   "%out_pool_load_113 = load i11 %out_pool_addr_113" [../src/matmul.cpp:94]   --->   Operation 2822 'load' 'out_pool_load_113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 237 <SV = 235> <Delay = 4.70>
ST_237 : Operation 2823 [1/2] (1.35ns)   --->   "%out_pool_load_113 = load i11 %out_pool_addr_113" [../src/matmul.cpp:94]   --->   Operation 2823 'load' 'out_pool_load_113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_237 : Operation 2824 [1/1] (0.00ns)   --->   "%bitcast_ln94_114 = bitcast i32 %out_pool_load_113" [../src/matmul.cpp:94]   --->   Operation 2824 'bitcast' 'bitcast_ln94_114' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_114, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2825 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln94_114 = trunc i32 %bitcast_ln94_114" [../src/matmul.cpp:94]   --->   Operation 2826 'trunc' 'trunc_ln94_114' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2827 [1/1] (0.85ns)   --->   "%icmp_ln94_228 = icmp_ne  i8 %tmp_227, i8 255" [../src/matmul.cpp:94]   --->   Operation 2827 'icmp' 'icmp_ln94_228' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2828 [1/1] (0.97ns)   --->   "%icmp_ln94_229 = icmp_eq  i23 %trunc_ln94_114, i23 0" [../src/matmul.cpp:94]   --->   Operation 2828 'icmp' 'icmp_ln94_229' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2829 [2/2] (3.34ns)   --->   "%tmp_228 = fcmp_olt  i32 %out_pool_load_113, i32 0" [../src/matmul.cpp:94]   --->   Operation 2829 'fcmp' 'tmp_228' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 236> <Delay = 5.03>
ST_238 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_114)   --->   "%or_ln94_114 = or i1 %icmp_ln94_229, i1 %icmp_ln94_228" [../src/matmul.cpp:94]   --->   Operation 2830 'or' 'or_ln94_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2831 [1/2] (3.34ns)   --->   "%tmp_228 = fcmp_olt  i32 %out_pool_load_113, i32 0" [../src/matmul.cpp:94]   --->   Operation 2831 'fcmp' 'tmp_228' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2832 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_114 = and i1 %or_ln94_114, i1 %tmp_228" [../src/matmul.cpp:94]   --->   Operation 2832 'and' 'and_ln94_114' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2833 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_114, void %._crit_edge258, void" [../src/matmul.cpp:94]   --->   Operation 2833 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2834 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_113" [../src/matmul.cpp:95]   --->   Operation 2834 'store' 'store_ln95' <Predicate = (and_ln94_114)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_238 : Operation 2835 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge258" [../src/matmul.cpp:95]   --->   Operation 2835 'br' 'br_ln95' <Predicate = (and_ln94_114)> <Delay = 0.00>
ST_238 : Operation 2836 [1/1] (0.00ns)   --->   "%out_pool_addr_114 = getelementptr i32 %out_pool, i64 0, i64 115" [../src/matmul.cpp:94]   --->   Operation 2836 'getelementptr' 'out_pool_addr_114' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2837 [2/2] (1.35ns)   --->   "%out_pool_load_114 = load i11 %out_pool_addr_114" [../src/matmul.cpp:94]   --->   Operation 2837 'load' 'out_pool_load_114' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 239 <SV = 237> <Delay = 4.70>
ST_239 : Operation 2838 [1/2] (1.35ns)   --->   "%out_pool_load_114 = load i11 %out_pool_addr_114" [../src/matmul.cpp:94]   --->   Operation 2838 'load' 'out_pool_load_114' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_239 : Operation 2839 [1/1] (0.00ns)   --->   "%bitcast_ln94_115 = bitcast i32 %out_pool_load_114" [../src/matmul.cpp:94]   --->   Operation 2839 'bitcast' 'bitcast_ln94_115' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_115, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2840 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln94_115 = trunc i32 %bitcast_ln94_115" [../src/matmul.cpp:94]   --->   Operation 2841 'trunc' 'trunc_ln94_115' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2842 [1/1] (0.85ns)   --->   "%icmp_ln94_230 = icmp_ne  i8 %tmp_229, i8 255" [../src/matmul.cpp:94]   --->   Operation 2842 'icmp' 'icmp_ln94_230' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2843 [1/1] (0.97ns)   --->   "%icmp_ln94_231 = icmp_eq  i23 %trunc_ln94_115, i23 0" [../src/matmul.cpp:94]   --->   Operation 2843 'icmp' 'icmp_ln94_231' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2844 [2/2] (3.34ns)   --->   "%tmp_230 = fcmp_olt  i32 %out_pool_load_114, i32 0" [../src/matmul.cpp:94]   --->   Operation 2844 'fcmp' 'tmp_230' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 238> <Delay = 5.03>
ST_240 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_115)   --->   "%or_ln94_115 = or i1 %icmp_ln94_231, i1 %icmp_ln94_230" [../src/matmul.cpp:94]   --->   Operation 2845 'or' 'or_ln94_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2846 [1/2] (3.34ns)   --->   "%tmp_230 = fcmp_olt  i32 %out_pool_load_114, i32 0" [../src/matmul.cpp:94]   --->   Operation 2846 'fcmp' 'tmp_230' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2847 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_115 = and i1 %or_ln94_115, i1 %tmp_230" [../src/matmul.cpp:94]   --->   Operation 2847 'and' 'and_ln94_115' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2848 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_115, void %._crit_edge259, void" [../src/matmul.cpp:94]   --->   Operation 2848 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2849 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_114" [../src/matmul.cpp:95]   --->   Operation 2849 'store' 'store_ln95' <Predicate = (and_ln94_115)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_240 : Operation 2850 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge259" [../src/matmul.cpp:95]   --->   Operation 2850 'br' 'br_ln95' <Predicate = (and_ln94_115)> <Delay = 0.00>
ST_240 : Operation 2851 [1/1] (0.00ns)   --->   "%out_pool_addr_115 = getelementptr i32 %out_pool, i64 0, i64 116" [../src/matmul.cpp:94]   --->   Operation 2851 'getelementptr' 'out_pool_addr_115' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2852 [2/2] (1.35ns)   --->   "%out_pool_load_115 = load i11 %out_pool_addr_115" [../src/matmul.cpp:94]   --->   Operation 2852 'load' 'out_pool_load_115' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 241 <SV = 239> <Delay = 4.70>
ST_241 : Operation 2853 [1/2] (1.35ns)   --->   "%out_pool_load_115 = load i11 %out_pool_addr_115" [../src/matmul.cpp:94]   --->   Operation 2853 'load' 'out_pool_load_115' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_241 : Operation 2854 [1/1] (0.00ns)   --->   "%bitcast_ln94_116 = bitcast i32 %out_pool_load_115" [../src/matmul.cpp:94]   --->   Operation 2854 'bitcast' 'bitcast_ln94_116' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_116, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2855 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln94_116 = trunc i32 %bitcast_ln94_116" [../src/matmul.cpp:94]   --->   Operation 2856 'trunc' 'trunc_ln94_116' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2857 [1/1] (0.85ns)   --->   "%icmp_ln94_232 = icmp_ne  i8 %tmp_231, i8 255" [../src/matmul.cpp:94]   --->   Operation 2857 'icmp' 'icmp_ln94_232' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2858 [1/1] (0.97ns)   --->   "%icmp_ln94_233 = icmp_eq  i23 %trunc_ln94_116, i23 0" [../src/matmul.cpp:94]   --->   Operation 2858 'icmp' 'icmp_ln94_233' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2859 [2/2] (3.34ns)   --->   "%tmp_232 = fcmp_olt  i32 %out_pool_load_115, i32 0" [../src/matmul.cpp:94]   --->   Operation 2859 'fcmp' 'tmp_232' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 240> <Delay = 5.03>
ST_242 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_116)   --->   "%or_ln94_116 = or i1 %icmp_ln94_233, i1 %icmp_ln94_232" [../src/matmul.cpp:94]   --->   Operation 2860 'or' 'or_ln94_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2861 [1/2] (3.34ns)   --->   "%tmp_232 = fcmp_olt  i32 %out_pool_load_115, i32 0" [../src/matmul.cpp:94]   --->   Operation 2861 'fcmp' 'tmp_232' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2862 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_116 = and i1 %or_ln94_116, i1 %tmp_232" [../src/matmul.cpp:94]   --->   Operation 2862 'and' 'and_ln94_116' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2863 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_116, void %._crit_edge260, void" [../src/matmul.cpp:94]   --->   Operation 2863 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2864 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_115" [../src/matmul.cpp:95]   --->   Operation 2864 'store' 'store_ln95' <Predicate = (and_ln94_116)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_242 : Operation 2865 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge260" [../src/matmul.cpp:95]   --->   Operation 2865 'br' 'br_ln95' <Predicate = (and_ln94_116)> <Delay = 0.00>
ST_242 : Operation 2866 [1/1] (0.00ns)   --->   "%out_pool_addr_116 = getelementptr i32 %out_pool, i64 0, i64 117" [../src/matmul.cpp:94]   --->   Operation 2866 'getelementptr' 'out_pool_addr_116' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2867 [2/2] (1.35ns)   --->   "%out_pool_load_116 = load i11 %out_pool_addr_116" [../src/matmul.cpp:94]   --->   Operation 2867 'load' 'out_pool_load_116' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 243 <SV = 241> <Delay = 4.70>
ST_243 : Operation 2868 [1/2] (1.35ns)   --->   "%out_pool_load_116 = load i11 %out_pool_addr_116" [../src/matmul.cpp:94]   --->   Operation 2868 'load' 'out_pool_load_116' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_243 : Operation 2869 [1/1] (0.00ns)   --->   "%bitcast_ln94_117 = bitcast i32 %out_pool_load_116" [../src/matmul.cpp:94]   --->   Operation 2869 'bitcast' 'bitcast_ln94_117' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_117, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2870 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2871 [1/1] (0.00ns)   --->   "%trunc_ln94_117 = trunc i32 %bitcast_ln94_117" [../src/matmul.cpp:94]   --->   Operation 2871 'trunc' 'trunc_ln94_117' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2872 [1/1] (0.85ns)   --->   "%icmp_ln94_234 = icmp_ne  i8 %tmp_233, i8 255" [../src/matmul.cpp:94]   --->   Operation 2872 'icmp' 'icmp_ln94_234' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2873 [1/1] (0.97ns)   --->   "%icmp_ln94_235 = icmp_eq  i23 %trunc_ln94_117, i23 0" [../src/matmul.cpp:94]   --->   Operation 2873 'icmp' 'icmp_ln94_235' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2874 [2/2] (3.34ns)   --->   "%tmp_234 = fcmp_olt  i32 %out_pool_load_116, i32 0" [../src/matmul.cpp:94]   --->   Operation 2874 'fcmp' 'tmp_234' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 242> <Delay = 5.03>
ST_244 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_117)   --->   "%or_ln94_117 = or i1 %icmp_ln94_235, i1 %icmp_ln94_234" [../src/matmul.cpp:94]   --->   Operation 2875 'or' 'or_ln94_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2876 [1/2] (3.34ns)   --->   "%tmp_234 = fcmp_olt  i32 %out_pool_load_116, i32 0" [../src/matmul.cpp:94]   --->   Operation 2876 'fcmp' 'tmp_234' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2877 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_117 = and i1 %or_ln94_117, i1 %tmp_234" [../src/matmul.cpp:94]   --->   Operation 2877 'and' 'and_ln94_117' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2878 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_117, void %._crit_edge261, void" [../src/matmul.cpp:94]   --->   Operation 2878 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2879 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_116" [../src/matmul.cpp:95]   --->   Operation 2879 'store' 'store_ln95' <Predicate = (and_ln94_117)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_244 : Operation 2880 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge261" [../src/matmul.cpp:95]   --->   Operation 2880 'br' 'br_ln95' <Predicate = (and_ln94_117)> <Delay = 0.00>
ST_244 : Operation 2881 [1/1] (0.00ns)   --->   "%out_pool_addr_117 = getelementptr i32 %out_pool, i64 0, i64 118" [../src/matmul.cpp:94]   --->   Operation 2881 'getelementptr' 'out_pool_addr_117' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2882 [2/2] (1.35ns)   --->   "%out_pool_load_117 = load i11 %out_pool_addr_117" [../src/matmul.cpp:94]   --->   Operation 2882 'load' 'out_pool_load_117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 245 <SV = 243> <Delay = 4.70>
ST_245 : Operation 2883 [1/2] (1.35ns)   --->   "%out_pool_load_117 = load i11 %out_pool_addr_117" [../src/matmul.cpp:94]   --->   Operation 2883 'load' 'out_pool_load_117' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_245 : Operation 2884 [1/1] (0.00ns)   --->   "%bitcast_ln94_118 = bitcast i32 %out_pool_load_117" [../src/matmul.cpp:94]   --->   Operation 2884 'bitcast' 'bitcast_ln94_118' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_118, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2885 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2886 [1/1] (0.00ns)   --->   "%trunc_ln94_118 = trunc i32 %bitcast_ln94_118" [../src/matmul.cpp:94]   --->   Operation 2886 'trunc' 'trunc_ln94_118' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2887 [1/1] (0.85ns)   --->   "%icmp_ln94_236 = icmp_ne  i8 %tmp_235, i8 255" [../src/matmul.cpp:94]   --->   Operation 2887 'icmp' 'icmp_ln94_236' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2888 [1/1] (0.97ns)   --->   "%icmp_ln94_237 = icmp_eq  i23 %trunc_ln94_118, i23 0" [../src/matmul.cpp:94]   --->   Operation 2888 'icmp' 'icmp_ln94_237' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2889 [2/2] (3.34ns)   --->   "%tmp_236 = fcmp_olt  i32 %out_pool_load_117, i32 0" [../src/matmul.cpp:94]   --->   Operation 2889 'fcmp' 'tmp_236' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 244> <Delay = 5.03>
ST_246 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_118)   --->   "%or_ln94_118 = or i1 %icmp_ln94_237, i1 %icmp_ln94_236" [../src/matmul.cpp:94]   --->   Operation 2890 'or' 'or_ln94_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2891 [1/2] (3.34ns)   --->   "%tmp_236 = fcmp_olt  i32 %out_pool_load_117, i32 0" [../src/matmul.cpp:94]   --->   Operation 2891 'fcmp' 'tmp_236' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2892 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_118 = and i1 %or_ln94_118, i1 %tmp_236" [../src/matmul.cpp:94]   --->   Operation 2892 'and' 'and_ln94_118' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2893 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_118, void %._crit_edge262, void" [../src/matmul.cpp:94]   --->   Operation 2893 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2894 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_117" [../src/matmul.cpp:95]   --->   Operation 2894 'store' 'store_ln95' <Predicate = (and_ln94_118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_246 : Operation 2895 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge262" [../src/matmul.cpp:95]   --->   Operation 2895 'br' 'br_ln95' <Predicate = (and_ln94_118)> <Delay = 0.00>
ST_246 : Operation 2896 [1/1] (0.00ns)   --->   "%out_pool_addr_118 = getelementptr i32 %out_pool, i64 0, i64 119" [../src/matmul.cpp:94]   --->   Operation 2896 'getelementptr' 'out_pool_addr_118' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2897 [2/2] (1.35ns)   --->   "%out_pool_load_118 = load i11 %out_pool_addr_118" [../src/matmul.cpp:94]   --->   Operation 2897 'load' 'out_pool_load_118' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 247 <SV = 245> <Delay = 4.70>
ST_247 : Operation 2898 [1/2] (1.35ns)   --->   "%out_pool_load_118 = load i11 %out_pool_addr_118" [../src/matmul.cpp:94]   --->   Operation 2898 'load' 'out_pool_load_118' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_247 : Operation 2899 [1/1] (0.00ns)   --->   "%bitcast_ln94_119 = bitcast i32 %out_pool_load_118" [../src/matmul.cpp:94]   --->   Operation 2899 'bitcast' 'bitcast_ln94_119' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_119, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2900 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2901 [1/1] (0.00ns)   --->   "%trunc_ln94_119 = trunc i32 %bitcast_ln94_119" [../src/matmul.cpp:94]   --->   Operation 2901 'trunc' 'trunc_ln94_119' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2902 [1/1] (0.85ns)   --->   "%icmp_ln94_238 = icmp_ne  i8 %tmp_237, i8 255" [../src/matmul.cpp:94]   --->   Operation 2902 'icmp' 'icmp_ln94_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2903 [1/1] (0.97ns)   --->   "%icmp_ln94_239 = icmp_eq  i23 %trunc_ln94_119, i23 0" [../src/matmul.cpp:94]   --->   Operation 2903 'icmp' 'icmp_ln94_239' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2904 [2/2] (3.34ns)   --->   "%tmp_238 = fcmp_olt  i32 %out_pool_load_118, i32 0" [../src/matmul.cpp:94]   --->   Operation 2904 'fcmp' 'tmp_238' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 246> <Delay = 5.03>
ST_248 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_119)   --->   "%or_ln94_119 = or i1 %icmp_ln94_239, i1 %icmp_ln94_238" [../src/matmul.cpp:94]   --->   Operation 2905 'or' 'or_ln94_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2906 [1/2] (3.34ns)   --->   "%tmp_238 = fcmp_olt  i32 %out_pool_load_118, i32 0" [../src/matmul.cpp:94]   --->   Operation 2906 'fcmp' 'tmp_238' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2907 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_119 = and i1 %or_ln94_119, i1 %tmp_238" [../src/matmul.cpp:94]   --->   Operation 2907 'and' 'and_ln94_119' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2908 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_119, void %._crit_edge263, void" [../src/matmul.cpp:94]   --->   Operation 2908 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2909 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_118" [../src/matmul.cpp:95]   --->   Operation 2909 'store' 'store_ln95' <Predicate = (and_ln94_119)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_248 : Operation 2910 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge263" [../src/matmul.cpp:95]   --->   Operation 2910 'br' 'br_ln95' <Predicate = (and_ln94_119)> <Delay = 0.00>
ST_248 : Operation 2911 [1/1] (0.00ns)   --->   "%out_pool_addr_119 = getelementptr i32 %out_pool, i64 0, i64 120" [../src/matmul.cpp:94]   --->   Operation 2911 'getelementptr' 'out_pool_addr_119' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2912 [2/2] (1.35ns)   --->   "%out_pool_load_119 = load i11 %out_pool_addr_119" [../src/matmul.cpp:94]   --->   Operation 2912 'load' 'out_pool_load_119' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 249 <SV = 247> <Delay = 4.70>
ST_249 : Operation 2913 [1/2] (1.35ns)   --->   "%out_pool_load_119 = load i11 %out_pool_addr_119" [../src/matmul.cpp:94]   --->   Operation 2913 'load' 'out_pool_load_119' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_249 : Operation 2914 [1/1] (0.00ns)   --->   "%bitcast_ln94_120 = bitcast i32 %out_pool_load_119" [../src/matmul.cpp:94]   --->   Operation 2914 'bitcast' 'bitcast_ln94_120' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_120, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2915 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2916 [1/1] (0.00ns)   --->   "%trunc_ln94_120 = trunc i32 %bitcast_ln94_120" [../src/matmul.cpp:94]   --->   Operation 2916 'trunc' 'trunc_ln94_120' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2917 [1/1] (0.85ns)   --->   "%icmp_ln94_240 = icmp_ne  i8 %tmp_239, i8 255" [../src/matmul.cpp:94]   --->   Operation 2917 'icmp' 'icmp_ln94_240' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2918 [1/1] (0.97ns)   --->   "%icmp_ln94_241 = icmp_eq  i23 %trunc_ln94_120, i23 0" [../src/matmul.cpp:94]   --->   Operation 2918 'icmp' 'icmp_ln94_241' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2919 [2/2] (3.34ns)   --->   "%tmp_240 = fcmp_olt  i32 %out_pool_load_119, i32 0" [../src/matmul.cpp:94]   --->   Operation 2919 'fcmp' 'tmp_240' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 248> <Delay = 5.03>
ST_250 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_120)   --->   "%or_ln94_120 = or i1 %icmp_ln94_241, i1 %icmp_ln94_240" [../src/matmul.cpp:94]   --->   Operation 2920 'or' 'or_ln94_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2921 [1/2] (3.34ns)   --->   "%tmp_240 = fcmp_olt  i32 %out_pool_load_119, i32 0" [../src/matmul.cpp:94]   --->   Operation 2921 'fcmp' 'tmp_240' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2922 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_120 = and i1 %or_ln94_120, i1 %tmp_240" [../src/matmul.cpp:94]   --->   Operation 2922 'and' 'and_ln94_120' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2923 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_120, void %._crit_edge264, void" [../src/matmul.cpp:94]   --->   Operation 2923 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2924 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_119" [../src/matmul.cpp:95]   --->   Operation 2924 'store' 'store_ln95' <Predicate = (and_ln94_120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_250 : Operation 2925 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge264" [../src/matmul.cpp:95]   --->   Operation 2925 'br' 'br_ln95' <Predicate = (and_ln94_120)> <Delay = 0.00>
ST_250 : Operation 2926 [1/1] (0.00ns)   --->   "%out_pool_addr_120 = getelementptr i32 %out_pool, i64 0, i64 121" [../src/matmul.cpp:94]   --->   Operation 2926 'getelementptr' 'out_pool_addr_120' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2927 [2/2] (1.35ns)   --->   "%out_pool_load_120 = load i11 %out_pool_addr_120" [../src/matmul.cpp:94]   --->   Operation 2927 'load' 'out_pool_load_120' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 251 <SV = 249> <Delay = 4.70>
ST_251 : Operation 2928 [1/2] (1.35ns)   --->   "%out_pool_load_120 = load i11 %out_pool_addr_120" [../src/matmul.cpp:94]   --->   Operation 2928 'load' 'out_pool_load_120' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_251 : Operation 2929 [1/1] (0.00ns)   --->   "%bitcast_ln94_121 = bitcast i32 %out_pool_load_120" [../src/matmul.cpp:94]   --->   Operation 2929 'bitcast' 'bitcast_ln94_121' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_121, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2930 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2931 [1/1] (0.00ns)   --->   "%trunc_ln94_121 = trunc i32 %bitcast_ln94_121" [../src/matmul.cpp:94]   --->   Operation 2931 'trunc' 'trunc_ln94_121' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2932 [1/1] (0.85ns)   --->   "%icmp_ln94_242 = icmp_ne  i8 %tmp_241, i8 255" [../src/matmul.cpp:94]   --->   Operation 2932 'icmp' 'icmp_ln94_242' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2933 [1/1] (0.97ns)   --->   "%icmp_ln94_243 = icmp_eq  i23 %trunc_ln94_121, i23 0" [../src/matmul.cpp:94]   --->   Operation 2933 'icmp' 'icmp_ln94_243' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2934 [2/2] (3.34ns)   --->   "%tmp_242 = fcmp_olt  i32 %out_pool_load_120, i32 0" [../src/matmul.cpp:94]   --->   Operation 2934 'fcmp' 'tmp_242' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 250> <Delay = 5.03>
ST_252 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_121)   --->   "%or_ln94_121 = or i1 %icmp_ln94_243, i1 %icmp_ln94_242" [../src/matmul.cpp:94]   --->   Operation 2935 'or' 'or_ln94_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2936 [1/2] (3.34ns)   --->   "%tmp_242 = fcmp_olt  i32 %out_pool_load_120, i32 0" [../src/matmul.cpp:94]   --->   Operation 2936 'fcmp' 'tmp_242' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2937 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_121 = and i1 %or_ln94_121, i1 %tmp_242" [../src/matmul.cpp:94]   --->   Operation 2937 'and' 'and_ln94_121' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2938 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_121, void %._crit_edge265, void" [../src/matmul.cpp:94]   --->   Operation 2938 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2939 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_120" [../src/matmul.cpp:95]   --->   Operation 2939 'store' 'store_ln95' <Predicate = (and_ln94_121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_252 : Operation 2940 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge265" [../src/matmul.cpp:95]   --->   Operation 2940 'br' 'br_ln95' <Predicate = (and_ln94_121)> <Delay = 0.00>
ST_252 : Operation 2941 [1/1] (0.00ns)   --->   "%out_pool_addr_121 = getelementptr i32 %out_pool, i64 0, i64 122" [../src/matmul.cpp:94]   --->   Operation 2941 'getelementptr' 'out_pool_addr_121' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2942 [2/2] (1.35ns)   --->   "%out_pool_load_121 = load i11 %out_pool_addr_121" [../src/matmul.cpp:94]   --->   Operation 2942 'load' 'out_pool_load_121' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 253 <SV = 251> <Delay = 4.70>
ST_253 : Operation 2943 [1/2] (1.35ns)   --->   "%out_pool_load_121 = load i11 %out_pool_addr_121" [../src/matmul.cpp:94]   --->   Operation 2943 'load' 'out_pool_load_121' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_253 : Operation 2944 [1/1] (0.00ns)   --->   "%bitcast_ln94_122 = bitcast i32 %out_pool_load_121" [../src/matmul.cpp:94]   --->   Operation 2944 'bitcast' 'bitcast_ln94_122' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2945 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_122, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2945 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln94_122 = trunc i32 %bitcast_ln94_122" [../src/matmul.cpp:94]   --->   Operation 2946 'trunc' 'trunc_ln94_122' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2947 [1/1] (0.85ns)   --->   "%icmp_ln94_244 = icmp_ne  i8 %tmp_243, i8 255" [../src/matmul.cpp:94]   --->   Operation 2947 'icmp' 'icmp_ln94_244' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2948 [1/1] (0.97ns)   --->   "%icmp_ln94_245 = icmp_eq  i23 %trunc_ln94_122, i23 0" [../src/matmul.cpp:94]   --->   Operation 2948 'icmp' 'icmp_ln94_245' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2949 [2/2] (3.34ns)   --->   "%tmp_244 = fcmp_olt  i32 %out_pool_load_121, i32 0" [../src/matmul.cpp:94]   --->   Operation 2949 'fcmp' 'tmp_244' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 252> <Delay = 5.03>
ST_254 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_122)   --->   "%or_ln94_122 = or i1 %icmp_ln94_245, i1 %icmp_ln94_244" [../src/matmul.cpp:94]   --->   Operation 2950 'or' 'or_ln94_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2951 [1/2] (3.34ns)   --->   "%tmp_244 = fcmp_olt  i32 %out_pool_load_121, i32 0" [../src/matmul.cpp:94]   --->   Operation 2951 'fcmp' 'tmp_244' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2952 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_122 = and i1 %or_ln94_122, i1 %tmp_244" [../src/matmul.cpp:94]   --->   Operation 2952 'and' 'and_ln94_122' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2953 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_122, void %._crit_edge266, void" [../src/matmul.cpp:94]   --->   Operation 2953 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2954 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_121" [../src/matmul.cpp:95]   --->   Operation 2954 'store' 'store_ln95' <Predicate = (and_ln94_122)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_254 : Operation 2955 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge266" [../src/matmul.cpp:95]   --->   Operation 2955 'br' 'br_ln95' <Predicate = (and_ln94_122)> <Delay = 0.00>
ST_254 : Operation 2956 [1/1] (0.00ns)   --->   "%out_pool_addr_122 = getelementptr i32 %out_pool, i64 0, i64 123" [../src/matmul.cpp:94]   --->   Operation 2956 'getelementptr' 'out_pool_addr_122' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2957 [2/2] (1.35ns)   --->   "%out_pool_load_122 = load i11 %out_pool_addr_122" [../src/matmul.cpp:94]   --->   Operation 2957 'load' 'out_pool_load_122' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 255 <SV = 253> <Delay = 4.70>
ST_255 : Operation 2958 [1/2] (1.35ns)   --->   "%out_pool_load_122 = load i11 %out_pool_addr_122" [../src/matmul.cpp:94]   --->   Operation 2958 'load' 'out_pool_load_122' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_255 : Operation 2959 [1/1] (0.00ns)   --->   "%bitcast_ln94_123 = bitcast i32 %out_pool_load_122" [../src/matmul.cpp:94]   --->   Operation 2959 'bitcast' 'bitcast_ln94_123' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_123, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2960 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2961 [1/1] (0.00ns)   --->   "%trunc_ln94_123 = trunc i32 %bitcast_ln94_123" [../src/matmul.cpp:94]   --->   Operation 2961 'trunc' 'trunc_ln94_123' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2962 [1/1] (0.85ns)   --->   "%icmp_ln94_246 = icmp_ne  i8 %tmp_245, i8 255" [../src/matmul.cpp:94]   --->   Operation 2962 'icmp' 'icmp_ln94_246' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2963 [1/1] (0.97ns)   --->   "%icmp_ln94_247 = icmp_eq  i23 %trunc_ln94_123, i23 0" [../src/matmul.cpp:94]   --->   Operation 2963 'icmp' 'icmp_ln94_247' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2964 [2/2] (3.34ns)   --->   "%tmp_246 = fcmp_olt  i32 %out_pool_load_122, i32 0" [../src/matmul.cpp:94]   --->   Operation 2964 'fcmp' 'tmp_246' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 254> <Delay = 5.03>
ST_256 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_123)   --->   "%or_ln94_123 = or i1 %icmp_ln94_247, i1 %icmp_ln94_246" [../src/matmul.cpp:94]   --->   Operation 2965 'or' 'or_ln94_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2966 [1/2] (3.34ns)   --->   "%tmp_246 = fcmp_olt  i32 %out_pool_load_122, i32 0" [../src/matmul.cpp:94]   --->   Operation 2966 'fcmp' 'tmp_246' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2967 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_123 = and i1 %or_ln94_123, i1 %tmp_246" [../src/matmul.cpp:94]   --->   Operation 2967 'and' 'and_ln94_123' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2968 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_123, void %._crit_edge267, void" [../src/matmul.cpp:94]   --->   Operation 2968 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2969 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_122" [../src/matmul.cpp:95]   --->   Operation 2969 'store' 'store_ln95' <Predicate = (and_ln94_123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_256 : Operation 2970 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge267" [../src/matmul.cpp:95]   --->   Operation 2970 'br' 'br_ln95' <Predicate = (and_ln94_123)> <Delay = 0.00>
ST_256 : Operation 2971 [1/1] (0.00ns)   --->   "%out_pool_addr_123 = getelementptr i32 %out_pool, i64 0, i64 124" [../src/matmul.cpp:94]   --->   Operation 2971 'getelementptr' 'out_pool_addr_123' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2972 [2/2] (1.35ns)   --->   "%out_pool_load_123 = load i11 %out_pool_addr_123" [../src/matmul.cpp:94]   --->   Operation 2972 'load' 'out_pool_load_123' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 257 <SV = 255> <Delay = 4.70>
ST_257 : Operation 2973 [1/2] (1.35ns)   --->   "%out_pool_load_123 = load i11 %out_pool_addr_123" [../src/matmul.cpp:94]   --->   Operation 2973 'load' 'out_pool_load_123' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_257 : Operation 2974 [1/1] (0.00ns)   --->   "%bitcast_ln94_124 = bitcast i32 %out_pool_load_123" [../src/matmul.cpp:94]   --->   Operation 2974 'bitcast' 'bitcast_ln94_124' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_124, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2975 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2976 [1/1] (0.00ns)   --->   "%trunc_ln94_124 = trunc i32 %bitcast_ln94_124" [../src/matmul.cpp:94]   --->   Operation 2976 'trunc' 'trunc_ln94_124' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2977 [1/1] (0.85ns)   --->   "%icmp_ln94_248 = icmp_ne  i8 %tmp_247, i8 255" [../src/matmul.cpp:94]   --->   Operation 2977 'icmp' 'icmp_ln94_248' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2978 [1/1] (0.97ns)   --->   "%icmp_ln94_249 = icmp_eq  i23 %trunc_ln94_124, i23 0" [../src/matmul.cpp:94]   --->   Operation 2978 'icmp' 'icmp_ln94_249' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2979 [2/2] (3.34ns)   --->   "%tmp_248 = fcmp_olt  i32 %out_pool_load_123, i32 0" [../src/matmul.cpp:94]   --->   Operation 2979 'fcmp' 'tmp_248' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 256> <Delay = 5.03>
ST_258 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_124)   --->   "%or_ln94_124 = or i1 %icmp_ln94_249, i1 %icmp_ln94_248" [../src/matmul.cpp:94]   --->   Operation 2980 'or' 'or_ln94_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2981 [1/2] (3.34ns)   --->   "%tmp_248 = fcmp_olt  i32 %out_pool_load_123, i32 0" [../src/matmul.cpp:94]   --->   Operation 2981 'fcmp' 'tmp_248' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2982 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_124 = and i1 %or_ln94_124, i1 %tmp_248" [../src/matmul.cpp:94]   --->   Operation 2982 'and' 'and_ln94_124' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2983 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_124, void %._crit_edge268, void" [../src/matmul.cpp:94]   --->   Operation 2983 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2984 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_123" [../src/matmul.cpp:95]   --->   Operation 2984 'store' 'store_ln95' <Predicate = (and_ln94_124)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_258 : Operation 2985 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge268" [../src/matmul.cpp:95]   --->   Operation 2985 'br' 'br_ln95' <Predicate = (and_ln94_124)> <Delay = 0.00>
ST_258 : Operation 2986 [1/1] (0.00ns)   --->   "%out_pool_addr_124 = getelementptr i32 %out_pool, i64 0, i64 125" [../src/matmul.cpp:94]   --->   Operation 2986 'getelementptr' 'out_pool_addr_124' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2987 [2/2] (1.35ns)   --->   "%out_pool_load_124 = load i11 %out_pool_addr_124" [../src/matmul.cpp:94]   --->   Operation 2987 'load' 'out_pool_load_124' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 259 <SV = 257> <Delay = 4.70>
ST_259 : Operation 2988 [1/2] (1.35ns)   --->   "%out_pool_load_124 = load i11 %out_pool_addr_124" [../src/matmul.cpp:94]   --->   Operation 2988 'load' 'out_pool_load_124' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_259 : Operation 2989 [1/1] (0.00ns)   --->   "%bitcast_ln94_125 = bitcast i32 %out_pool_load_124" [../src/matmul.cpp:94]   --->   Operation 2989 'bitcast' 'bitcast_ln94_125' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2990 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_125, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 2990 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2991 [1/1] (0.00ns)   --->   "%trunc_ln94_125 = trunc i32 %bitcast_ln94_125" [../src/matmul.cpp:94]   --->   Operation 2991 'trunc' 'trunc_ln94_125' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2992 [1/1] (0.85ns)   --->   "%icmp_ln94_250 = icmp_ne  i8 %tmp_249, i8 255" [../src/matmul.cpp:94]   --->   Operation 2992 'icmp' 'icmp_ln94_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2993 [1/1] (0.97ns)   --->   "%icmp_ln94_251 = icmp_eq  i23 %trunc_ln94_125, i23 0" [../src/matmul.cpp:94]   --->   Operation 2993 'icmp' 'icmp_ln94_251' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2994 [2/2] (3.34ns)   --->   "%tmp_250 = fcmp_olt  i32 %out_pool_load_124, i32 0" [../src/matmul.cpp:94]   --->   Operation 2994 'fcmp' 'tmp_250' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 258> <Delay = 5.03>
ST_260 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_125)   --->   "%or_ln94_125 = or i1 %icmp_ln94_251, i1 %icmp_ln94_250" [../src/matmul.cpp:94]   --->   Operation 2995 'or' 'or_ln94_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2996 [1/2] (3.34ns)   --->   "%tmp_250 = fcmp_olt  i32 %out_pool_load_124, i32 0" [../src/matmul.cpp:94]   --->   Operation 2996 'fcmp' 'tmp_250' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2997 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_125 = and i1 %or_ln94_125, i1 %tmp_250" [../src/matmul.cpp:94]   --->   Operation 2997 'and' 'and_ln94_125' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2998 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_125, void %._crit_edge269, void" [../src/matmul.cpp:94]   --->   Operation 2998 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2999 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_124" [../src/matmul.cpp:95]   --->   Operation 2999 'store' 'store_ln95' <Predicate = (and_ln94_125)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_260 : Operation 3000 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge269" [../src/matmul.cpp:95]   --->   Operation 3000 'br' 'br_ln95' <Predicate = (and_ln94_125)> <Delay = 0.00>
ST_260 : Operation 3001 [1/1] (0.00ns)   --->   "%out_pool_addr_125 = getelementptr i32 %out_pool, i64 0, i64 126" [../src/matmul.cpp:94]   --->   Operation 3001 'getelementptr' 'out_pool_addr_125' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 3002 [2/2] (1.35ns)   --->   "%out_pool_load_125 = load i11 %out_pool_addr_125" [../src/matmul.cpp:94]   --->   Operation 3002 'load' 'out_pool_load_125' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 261 <SV = 259> <Delay = 4.70>
ST_261 : Operation 3003 [1/2] (1.35ns)   --->   "%out_pool_load_125 = load i11 %out_pool_addr_125" [../src/matmul.cpp:94]   --->   Operation 3003 'load' 'out_pool_load_125' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_261 : Operation 3004 [1/1] (0.00ns)   --->   "%bitcast_ln94_126 = bitcast i32 %out_pool_load_125" [../src/matmul.cpp:94]   --->   Operation 3004 'bitcast' 'bitcast_ln94_126' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 3005 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_126, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3005 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 3006 [1/1] (0.00ns)   --->   "%trunc_ln94_126 = trunc i32 %bitcast_ln94_126" [../src/matmul.cpp:94]   --->   Operation 3006 'trunc' 'trunc_ln94_126' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 3007 [1/1] (0.85ns)   --->   "%icmp_ln94_252 = icmp_ne  i8 %tmp_251, i8 255" [../src/matmul.cpp:94]   --->   Operation 3007 'icmp' 'icmp_ln94_252' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3008 [1/1] (0.97ns)   --->   "%icmp_ln94_253 = icmp_eq  i23 %trunc_ln94_126, i23 0" [../src/matmul.cpp:94]   --->   Operation 3008 'icmp' 'icmp_ln94_253' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3009 [2/2] (3.34ns)   --->   "%tmp_252 = fcmp_olt  i32 %out_pool_load_125, i32 0" [../src/matmul.cpp:94]   --->   Operation 3009 'fcmp' 'tmp_252' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 260> <Delay = 5.03>
ST_262 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_126)   --->   "%or_ln94_126 = or i1 %icmp_ln94_253, i1 %icmp_ln94_252" [../src/matmul.cpp:94]   --->   Operation 3010 'or' 'or_ln94_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3011 [1/2] (3.34ns)   --->   "%tmp_252 = fcmp_olt  i32 %out_pool_load_125, i32 0" [../src/matmul.cpp:94]   --->   Operation 3011 'fcmp' 'tmp_252' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3012 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_126 = and i1 %or_ln94_126, i1 %tmp_252" [../src/matmul.cpp:94]   --->   Operation 3012 'and' 'and_ln94_126' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3013 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_126, void %._crit_edge270, void" [../src/matmul.cpp:94]   --->   Operation 3013 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 3014 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_125" [../src/matmul.cpp:95]   --->   Operation 3014 'store' 'store_ln95' <Predicate = (and_ln94_126)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_262 : Operation 3015 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge270" [../src/matmul.cpp:95]   --->   Operation 3015 'br' 'br_ln95' <Predicate = (and_ln94_126)> <Delay = 0.00>
ST_262 : Operation 3016 [1/1] (0.00ns)   --->   "%out_pool_addr_126 = getelementptr i32 %out_pool, i64 0, i64 127" [../src/matmul.cpp:94]   --->   Operation 3016 'getelementptr' 'out_pool_addr_126' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 3017 [2/2] (1.35ns)   --->   "%out_pool_load_126 = load i11 %out_pool_addr_126" [../src/matmul.cpp:94]   --->   Operation 3017 'load' 'out_pool_load_126' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 263 <SV = 261> <Delay = 4.70>
ST_263 : Operation 3018 [1/2] (1.35ns)   --->   "%out_pool_load_126 = load i11 %out_pool_addr_126" [../src/matmul.cpp:94]   --->   Operation 3018 'load' 'out_pool_load_126' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_263 : Operation 3019 [1/1] (0.00ns)   --->   "%bitcast_ln94_127 = bitcast i32 %out_pool_load_126" [../src/matmul.cpp:94]   --->   Operation 3019 'bitcast' 'bitcast_ln94_127' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3020 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_127, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3020 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln94_127 = trunc i32 %bitcast_ln94_127" [../src/matmul.cpp:94]   --->   Operation 3021 'trunc' 'trunc_ln94_127' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3022 [1/1] (0.85ns)   --->   "%icmp_ln94_254 = icmp_ne  i8 %tmp_253, i8 255" [../src/matmul.cpp:94]   --->   Operation 3022 'icmp' 'icmp_ln94_254' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3023 [1/1] (0.97ns)   --->   "%icmp_ln94_255 = icmp_eq  i23 %trunc_ln94_127, i23 0" [../src/matmul.cpp:94]   --->   Operation 3023 'icmp' 'icmp_ln94_255' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3024 [2/2] (3.34ns)   --->   "%tmp_254 = fcmp_olt  i32 %out_pool_load_126, i32 0" [../src/matmul.cpp:94]   --->   Operation 3024 'fcmp' 'tmp_254' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 262> <Delay = 5.03>
ST_264 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_127)   --->   "%or_ln94_127 = or i1 %icmp_ln94_255, i1 %icmp_ln94_254" [../src/matmul.cpp:94]   --->   Operation 3025 'or' 'or_ln94_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3026 [1/2] (3.34ns)   --->   "%tmp_254 = fcmp_olt  i32 %out_pool_load_126, i32 0" [../src/matmul.cpp:94]   --->   Operation 3026 'fcmp' 'tmp_254' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3027 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_127 = and i1 %or_ln94_127, i1 %tmp_254" [../src/matmul.cpp:94]   --->   Operation 3027 'and' 'and_ln94_127' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3028 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_127, void %._crit_edge271, void" [../src/matmul.cpp:94]   --->   Operation 3028 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3029 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_126" [../src/matmul.cpp:95]   --->   Operation 3029 'store' 'store_ln95' <Predicate = (and_ln94_127)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_264 : Operation 3030 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge271" [../src/matmul.cpp:95]   --->   Operation 3030 'br' 'br_ln95' <Predicate = (and_ln94_127)> <Delay = 0.00>
ST_264 : Operation 3031 [1/1] (0.00ns)   --->   "%out_pool_addr_127 = getelementptr i32 %out_pool, i64 0, i64 128" [../src/matmul.cpp:94]   --->   Operation 3031 'getelementptr' 'out_pool_addr_127' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3032 [2/2] (1.35ns)   --->   "%out_pool_load_127 = load i11 %out_pool_addr_127" [../src/matmul.cpp:94]   --->   Operation 3032 'load' 'out_pool_load_127' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 265 <SV = 263> <Delay = 4.70>
ST_265 : Operation 3033 [1/2] (1.35ns)   --->   "%out_pool_load_127 = load i11 %out_pool_addr_127" [../src/matmul.cpp:94]   --->   Operation 3033 'load' 'out_pool_load_127' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_265 : Operation 3034 [1/1] (0.00ns)   --->   "%bitcast_ln94_128 = bitcast i32 %out_pool_load_127" [../src/matmul.cpp:94]   --->   Operation 3034 'bitcast' 'bitcast_ln94_128' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_128, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3035 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln94_128 = trunc i32 %bitcast_ln94_128" [../src/matmul.cpp:94]   --->   Operation 3036 'trunc' 'trunc_ln94_128' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3037 [1/1] (0.85ns)   --->   "%icmp_ln94_256 = icmp_ne  i8 %tmp_255, i8 255" [../src/matmul.cpp:94]   --->   Operation 3037 'icmp' 'icmp_ln94_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 3038 [1/1] (0.97ns)   --->   "%icmp_ln94_257 = icmp_eq  i23 %trunc_ln94_128, i23 0" [../src/matmul.cpp:94]   --->   Operation 3038 'icmp' 'icmp_ln94_257' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 3039 [2/2] (3.34ns)   --->   "%tmp_256 = fcmp_olt  i32 %out_pool_load_127, i32 0" [../src/matmul.cpp:94]   --->   Operation 3039 'fcmp' 'tmp_256' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 264> <Delay = 5.03>
ST_266 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_128)   --->   "%or_ln94_128 = or i1 %icmp_ln94_257, i1 %icmp_ln94_256" [../src/matmul.cpp:94]   --->   Operation 3040 'or' 'or_ln94_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3041 [1/2] (3.34ns)   --->   "%tmp_256 = fcmp_olt  i32 %out_pool_load_127, i32 0" [../src/matmul.cpp:94]   --->   Operation 3041 'fcmp' 'tmp_256' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3042 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_128 = and i1 %or_ln94_128, i1 %tmp_256" [../src/matmul.cpp:94]   --->   Operation 3042 'and' 'and_ln94_128' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3043 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_128, void %._crit_edge272, void" [../src/matmul.cpp:94]   --->   Operation 3043 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3044 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_127" [../src/matmul.cpp:95]   --->   Operation 3044 'store' 'store_ln95' <Predicate = (and_ln94_128)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_266 : Operation 3045 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge272" [../src/matmul.cpp:95]   --->   Operation 3045 'br' 'br_ln95' <Predicate = (and_ln94_128)> <Delay = 0.00>
ST_266 : Operation 3046 [1/1] (0.00ns)   --->   "%out_pool_addr_128 = getelementptr i32 %out_pool, i64 0, i64 129" [../src/matmul.cpp:94]   --->   Operation 3046 'getelementptr' 'out_pool_addr_128' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3047 [2/2] (1.35ns)   --->   "%out_pool_load_128 = load i11 %out_pool_addr_128" [../src/matmul.cpp:94]   --->   Operation 3047 'load' 'out_pool_load_128' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 267 <SV = 265> <Delay = 4.70>
ST_267 : Operation 3048 [1/2] (1.35ns)   --->   "%out_pool_load_128 = load i11 %out_pool_addr_128" [../src/matmul.cpp:94]   --->   Operation 3048 'load' 'out_pool_load_128' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_267 : Operation 3049 [1/1] (0.00ns)   --->   "%bitcast_ln94_129 = bitcast i32 %out_pool_load_128" [../src/matmul.cpp:94]   --->   Operation 3049 'bitcast' 'bitcast_ln94_129' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3050 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_129, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3050 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln94_129 = trunc i32 %bitcast_ln94_129" [../src/matmul.cpp:94]   --->   Operation 3051 'trunc' 'trunc_ln94_129' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3052 [1/1] (0.85ns)   --->   "%icmp_ln94_258 = icmp_ne  i8 %tmp_257, i8 255" [../src/matmul.cpp:94]   --->   Operation 3052 'icmp' 'icmp_ln94_258' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3053 [1/1] (0.97ns)   --->   "%icmp_ln94_259 = icmp_eq  i23 %trunc_ln94_129, i23 0" [../src/matmul.cpp:94]   --->   Operation 3053 'icmp' 'icmp_ln94_259' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3054 [2/2] (3.34ns)   --->   "%tmp_258 = fcmp_olt  i32 %out_pool_load_128, i32 0" [../src/matmul.cpp:94]   --->   Operation 3054 'fcmp' 'tmp_258' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 266> <Delay = 5.03>
ST_268 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_129)   --->   "%or_ln94_129 = or i1 %icmp_ln94_259, i1 %icmp_ln94_258" [../src/matmul.cpp:94]   --->   Operation 3055 'or' 'or_ln94_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3056 [1/2] (3.34ns)   --->   "%tmp_258 = fcmp_olt  i32 %out_pool_load_128, i32 0" [../src/matmul.cpp:94]   --->   Operation 3056 'fcmp' 'tmp_258' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3057 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_129 = and i1 %or_ln94_129, i1 %tmp_258" [../src/matmul.cpp:94]   --->   Operation 3057 'and' 'and_ln94_129' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3058 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_129, void %._crit_edge273, void" [../src/matmul.cpp:94]   --->   Operation 3058 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 3059 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_128" [../src/matmul.cpp:95]   --->   Operation 3059 'store' 'store_ln95' <Predicate = (and_ln94_129)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_268 : Operation 3060 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge273" [../src/matmul.cpp:95]   --->   Operation 3060 'br' 'br_ln95' <Predicate = (and_ln94_129)> <Delay = 0.00>
ST_268 : Operation 3061 [1/1] (0.00ns)   --->   "%out_pool_addr_129 = getelementptr i32 %out_pool, i64 0, i64 130" [../src/matmul.cpp:94]   --->   Operation 3061 'getelementptr' 'out_pool_addr_129' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 3062 [2/2] (1.35ns)   --->   "%out_pool_load_129 = load i11 %out_pool_addr_129" [../src/matmul.cpp:94]   --->   Operation 3062 'load' 'out_pool_load_129' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 269 <SV = 267> <Delay = 4.70>
ST_269 : Operation 3063 [1/2] (1.35ns)   --->   "%out_pool_load_129 = load i11 %out_pool_addr_129" [../src/matmul.cpp:94]   --->   Operation 3063 'load' 'out_pool_load_129' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_269 : Operation 3064 [1/1] (0.00ns)   --->   "%bitcast_ln94_130 = bitcast i32 %out_pool_load_129" [../src/matmul.cpp:94]   --->   Operation 3064 'bitcast' 'bitcast_ln94_130' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_130, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3065 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 3066 [1/1] (0.00ns)   --->   "%trunc_ln94_130 = trunc i32 %bitcast_ln94_130" [../src/matmul.cpp:94]   --->   Operation 3066 'trunc' 'trunc_ln94_130' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 3067 [1/1] (0.85ns)   --->   "%icmp_ln94_260 = icmp_ne  i8 %tmp_259, i8 255" [../src/matmul.cpp:94]   --->   Operation 3067 'icmp' 'icmp_ln94_260' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 3068 [1/1] (0.97ns)   --->   "%icmp_ln94_261 = icmp_eq  i23 %trunc_ln94_130, i23 0" [../src/matmul.cpp:94]   --->   Operation 3068 'icmp' 'icmp_ln94_261' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 3069 [2/2] (3.34ns)   --->   "%tmp_260 = fcmp_olt  i32 %out_pool_load_129, i32 0" [../src/matmul.cpp:94]   --->   Operation 3069 'fcmp' 'tmp_260' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 268> <Delay = 5.03>
ST_270 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_130)   --->   "%or_ln94_130 = or i1 %icmp_ln94_261, i1 %icmp_ln94_260" [../src/matmul.cpp:94]   --->   Operation 3070 'or' 'or_ln94_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3071 [1/2] (3.34ns)   --->   "%tmp_260 = fcmp_olt  i32 %out_pool_load_129, i32 0" [../src/matmul.cpp:94]   --->   Operation 3071 'fcmp' 'tmp_260' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3072 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_130 = and i1 %or_ln94_130, i1 %tmp_260" [../src/matmul.cpp:94]   --->   Operation 3072 'and' 'and_ln94_130' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3073 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_130, void %._crit_edge274, void" [../src/matmul.cpp:94]   --->   Operation 3073 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 3074 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_129" [../src/matmul.cpp:95]   --->   Operation 3074 'store' 'store_ln95' <Predicate = (and_ln94_130)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_270 : Operation 3075 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge274" [../src/matmul.cpp:95]   --->   Operation 3075 'br' 'br_ln95' <Predicate = (and_ln94_130)> <Delay = 0.00>
ST_270 : Operation 3076 [1/1] (0.00ns)   --->   "%out_pool_addr_130 = getelementptr i32 %out_pool, i64 0, i64 131" [../src/matmul.cpp:94]   --->   Operation 3076 'getelementptr' 'out_pool_addr_130' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 3077 [2/2] (1.35ns)   --->   "%out_pool_load_130 = load i11 %out_pool_addr_130" [../src/matmul.cpp:94]   --->   Operation 3077 'load' 'out_pool_load_130' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 271 <SV = 269> <Delay = 4.70>
ST_271 : Operation 3078 [1/2] (1.35ns)   --->   "%out_pool_load_130 = load i11 %out_pool_addr_130" [../src/matmul.cpp:94]   --->   Operation 3078 'load' 'out_pool_load_130' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_271 : Operation 3079 [1/1] (0.00ns)   --->   "%bitcast_ln94_131 = bitcast i32 %out_pool_load_130" [../src/matmul.cpp:94]   --->   Operation 3079 'bitcast' 'bitcast_ln94_131' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_131, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3080 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln94_131 = trunc i32 %bitcast_ln94_131" [../src/matmul.cpp:94]   --->   Operation 3081 'trunc' 'trunc_ln94_131' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3082 [1/1] (0.85ns)   --->   "%icmp_ln94_262 = icmp_ne  i8 %tmp_261, i8 255" [../src/matmul.cpp:94]   --->   Operation 3082 'icmp' 'icmp_ln94_262' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3083 [1/1] (0.97ns)   --->   "%icmp_ln94_263 = icmp_eq  i23 %trunc_ln94_131, i23 0" [../src/matmul.cpp:94]   --->   Operation 3083 'icmp' 'icmp_ln94_263' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3084 [2/2] (3.34ns)   --->   "%tmp_262 = fcmp_olt  i32 %out_pool_load_130, i32 0" [../src/matmul.cpp:94]   --->   Operation 3084 'fcmp' 'tmp_262' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 270> <Delay = 5.03>
ST_272 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_131)   --->   "%or_ln94_131 = or i1 %icmp_ln94_263, i1 %icmp_ln94_262" [../src/matmul.cpp:94]   --->   Operation 3085 'or' 'or_ln94_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3086 [1/2] (3.34ns)   --->   "%tmp_262 = fcmp_olt  i32 %out_pool_load_130, i32 0" [../src/matmul.cpp:94]   --->   Operation 3086 'fcmp' 'tmp_262' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3087 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_131 = and i1 %or_ln94_131, i1 %tmp_262" [../src/matmul.cpp:94]   --->   Operation 3087 'and' 'and_ln94_131' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3088 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_131, void %._crit_edge275, void" [../src/matmul.cpp:94]   --->   Operation 3088 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3089 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_130" [../src/matmul.cpp:95]   --->   Operation 3089 'store' 'store_ln95' <Predicate = (and_ln94_131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_272 : Operation 3090 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge275" [../src/matmul.cpp:95]   --->   Operation 3090 'br' 'br_ln95' <Predicate = (and_ln94_131)> <Delay = 0.00>
ST_272 : Operation 3091 [1/1] (0.00ns)   --->   "%out_pool_addr_131 = getelementptr i32 %out_pool, i64 0, i64 132" [../src/matmul.cpp:94]   --->   Operation 3091 'getelementptr' 'out_pool_addr_131' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3092 [2/2] (1.35ns)   --->   "%out_pool_load_131 = load i11 %out_pool_addr_131" [../src/matmul.cpp:94]   --->   Operation 3092 'load' 'out_pool_load_131' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 273 <SV = 271> <Delay = 4.70>
ST_273 : Operation 3093 [1/2] (1.35ns)   --->   "%out_pool_load_131 = load i11 %out_pool_addr_131" [../src/matmul.cpp:94]   --->   Operation 3093 'load' 'out_pool_load_131' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_273 : Operation 3094 [1/1] (0.00ns)   --->   "%bitcast_ln94_132 = bitcast i32 %out_pool_load_131" [../src/matmul.cpp:94]   --->   Operation 3094 'bitcast' 'bitcast_ln94_132' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 3095 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_132, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3095 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 3096 [1/1] (0.00ns)   --->   "%trunc_ln94_132 = trunc i32 %bitcast_ln94_132" [../src/matmul.cpp:94]   --->   Operation 3096 'trunc' 'trunc_ln94_132' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 3097 [1/1] (0.85ns)   --->   "%icmp_ln94_264 = icmp_ne  i8 %tmp_263, i8 255" [../src/matmul.cpp:94]   --->   Operation 3097 'icmp' 'icmp_ln94_264' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 3098 [1/1] (0.97ns)   --->   "%icmp_ln94_265 = icmp_eq  i23 %trunc_ln94_132, i23 0" [../src/matmul.cpp:94]   --->   Operation 3098 'icmp' 'icmp_ln94_265' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 3099 [2/2] (3.34ns)   --->   "%tmp_264 = fcmp_olt  i32 %out_pool_load_131, i32 0" [../src/matmul.cpp:94]   --->   Operation 3099 'fcmp' 'tmp_264' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 272> <Delay = 5.03>
ST_274 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_132)   --->   "%or_ln94_132 = or i1 %icmp_ln94_265, i1 %icmp_ln94_264" [../src/matmul.cpp:94]   --->   Operation 3100 'or' 'or_ln94_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 3101 [1/2] (3.34ns)   --->   "%tmp_264 = fcmp_olt  i32 %out_pool_load_131, i32 0" [../src/matmul.cpp:94]   --->   Operation 3101 'fcmp' 'tmp_264' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 3102 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_132 = and i1 %or_ln94_132, i1 %tmp_264" [../src/matmul.cpp:94]   --->   Operation 3102 'and' 'and_ln94_132' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 3103 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_132, void %._crit_edge276, void" [../src/matmul.cpp:94]   --->   Operation 3103 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 3104 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_131" [../src/matmul.cpp:95]   --->   Operation 3104 'store' 'store_ln95' <Predicate = (and_ln94_132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_274 : Operation 3105 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge276" [../src/matmul.cpp:95]   --->   Operation 3105 'br' 'br_ln95' <Predicate = (and_ln94_132)> <Delay = 0.00>
ST_274 : Operation 3106 [1/1] (0.00ns)   --->   "%out_pool_addr_132 = getelementptr i32 %out_pool, i64 0, i64 133" [../src/matmul.cpp:94]   --->   Operation 3106 'getelementptr' 'out_pool_addr_132' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 3107 [2/2] (1.35ns)   --->   "%out_pool_load_132 = load i11 %out_pool_addr_132" [../src/matmul.cpp:94]   --->   Operation 3107 'load' 'out_pool_load_132' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 275 <SV = 273> <Delay = 4.70>
ST_275 : Operation 3108 [1/2] (1.35ns)   --->   "%out_pool_load_132 = load i11 %out_pool_addr_132" [../src/matmul.cpp:94]   --->   Operation 3108 'load' 'out_pool_load_132' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_275 : Operation 3109 [1/1] (0.00ns)   --->   "%bitcast_ln94_133 = bitcast i32 %out_pool_load_132" [../src/matmul.cpp:94]   --->   Operation 3109 'bitcast' 'bitcast_ln94_133' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_133, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3110 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln94_133 = trunc i32 %bitcast_ln94_133" [../src/matmul.cpp:94]   --->   Operation 3111 'trunc' 'trunc_ln94_133' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3112 [1/1] (0.85ns)   --->   "%icmp_ln94_266 = icmp_ne  i8 %tmp_265, i8 255" [../src/matmul.cpp:94]   --->   Operation 3112 'icmp' 'icmp_ln94_266' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3113 [1/1] (0.97ns)   --->   "%icmp_ln94_267 = icmp_eq  i23 %trunc_ln94_133, i23 0" [../src/matmul.cpp:94]   --->   Operation 3113 'icmp' 'icmp_ln94_267' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3114 [2/2] (3.34ns)   --->   "%tmp_266 = fcmp_olt  i32 %out_pool_load_132, i32 0" [../src/matmul.cpp:94]   --->   Operation 3114 'fcmp' 'tmp_266' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 274> <Delay = 5.03>
ST_276 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_133)   --->   "%or_ln94_133 = or i1 %icmp_ln94_267, i1 %icmp_ln94_266" [../src/matmul.cpp:94]   --->   Operation 3115 'or' 'or_ln94_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3116 [1/2] (3.34ns)   --->   "%tmp_266 = fcmp_olt  i32 %out_pool_load_132, i32 0" [../src/matmul.cpp:94]   --->   Operation 3116 'fcmp' 'tmp_266' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_133 = and i1 %or_ln94_133, i1 %tmp_266" [../src/matmul.cpp:94]   --->   Operation 3117 'and' 'and_ln94_133' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3118 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_133, void %._crit_edge277, void" [../src/matmul.cpp:94]   --->   Operation 3118 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 3119 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_132" [../src/matmul.cpp:95]   --->   Operation 3119 'store' 'store_ln95' <Predicate = (and_ln94_133)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_276 : Operation 3120 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge277" [../src/matmul.cpp:95]   --->   Operation 3120 'br' 'br_ln95' <Predicate = (and_ln94_133)> <Delay = 0.00>
ST_276 : Operation 3121 [1/1] (0.00ns)   --->   "%out_pool_addr_133 = getelementptr i32 %out_pool, i64 0, i64 134" [../src/matmul.cpp:94]   --->   Operation 3121 'getelementptr' 'out_pool_addr_133' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 3122 [2/2] (1.35ns)   --->   "%out_pool_load_133 = load i11 %out_pool_addr_133" [../src/matmul.cpp:94]   --->   Operation 3122 'load' 'out_pool_load_133' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 277 <SV = 275> <Delay = 4.70>
ST_277 : Operation 3123 [1/2] (1.35ns)   --->   "%out_pool_load_133 = load i11 %out_pool_addr_133" [../src/matmul.cpp:94]   --->   Operation 3123 'load' 'out_pool_load_133' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_277 : Operation 3124 [1/1] (0.00ns)   --->   "%bitcast_ln94_134 = bitcast i32 %out_pool_load_133" [../src/matmul.cpp:94]   --->   Operation 3124 'bitcast' 'bitcast_ln94_134' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_134, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3125 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 3126 [1/1] (0.00ns)   --->   "%trunc_ln94_134 = trunc i32 %bitcast_ln94_134" [../src/matmul.cpp:94]   --->   Operation 3126 'trunc' 'trunc_ln94_134' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 3127 [1/1] (0.85ns)   --->   "%icmp_ln94_268 = icmp_ne  i8 %tmp_267, i8 255" [../src/matmul.cpp:94]   --->   Operation 3127 'icmp' 'icmp_ln94_268' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 3128 [1/1] (0.97ns)   --->   "%icmp_ln94_269 = icmp_eq  i23 %trunc_ln94_134, i23 0" [../src/matmul.cpp:94]   --->   Operation 3128 'icmp' 'icmp_ln94_269' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 3129 [2/2] (3.34ns)   --->   "%tmp_268 = fcmp_olt  i32 %out_pool_load_133, i32 0" [../src/matmul.cpp:94]   --->   Operation 3129 'fcmp' 'tmp_268' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 276> <Delay = 5.03>
ST_278 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_134)   --->   "%or_ln94_134 = or i1 %icmp_ln94_269, i1 %icmp_ln94_268" [../src/matmul.cpp:94]   --->   Operation 3130 'or' 'or_ln94_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 3131 [1/2] (3.34ns)   --->   "%tmp_268 = fcmp_olt  i32 %out_pool_load_133, i32 0" [../src/matmul.cpp:94]   --->   Operation 3131 'fcmp' 'tmp_268' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 3132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_134 = and i1 %or_ln94_134, i1 %tmp_268" [../src/matmul.cpp:94]   --->   Operation 3132 'and' 'and_ln94_134' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 3133 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_134, void %._crit_edge278, void" [../src/matmul.cpp:94]   --->   Operation 3133 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 3134 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_133" [../src/matmul.cpp:95]   --->   Operation 3134 'store' 'store_ln95' <Predicate = (and_ln94_134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_278 : Operation 3135 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge278" [../src/matmul.cpp:95]   --->   Operation 3135 'br' 'br_ln95' <Predicate = (and_ln94_134)> <Delay = 0.00>
ST_278 : Operation 3136 [1/1] (0.00ns)   --->   "%out_pool_addr_134 = getelementptr i32 %out_pool, i64 0, i64 135" [../src/matmul.cpp:94]   --->   Operation 3136 'getelementptr' 'out_pool_addr_134' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 3137 [2/2] (1.35ns)   --->   "%out_pool_load_134 = load i11 %out_pool_addr_134" [../src/matmul.cpp:94]   --->   Operation 3137 'load' 'out_pool_load_134' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 279 <SV = 277> <Delay = 4.70>
ST_279 : Operation 3138 [1/2] (1.35ns)   --->   "%out_pool_load_134 = load i11 %out_pool_addr_134" [../src/matmul.cpp:94]   --->   Operation 3138 'load' 'out_pool_load_134' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_279 : Operation 3139 [1/1] (0.00ns)   --->   "%bitcast_ln94_135 = bitcast i32 %out_pool_load_134" [../src/matmul.cpp:94]   --->   Operation 3139 'bitcast' 'bitcast_ln94_135' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_135, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3140 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3141 [1/1] (0.00ns)   --->   "%trunc_ln94_135 = trunc i32 %bitcast_ln94_135" [../src/matmul.cpp:94]   --->   Operation 3141 'trunc' 'trunc_ln94_135' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3142 [1/1] (0.85ns)   --->   "%icmp_ln94_270 = icmp_ne  i8 %tmp_269, i8 255" [../src/matmul.cpp:94]   --->   Operation 3142 'icmp' 'icmp_ln94_270' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3143 [1/1] (0.97ns)   --->   "%icmp_ln94_271 = icmp_eq  i23 %trunc_ln94_135, i23 0" [../src/matmul.cpp:94]   --->   Operation 3143 'icmp' 'icmp_ln94_271' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3144 [2/2] (3.34ns)   --->   "%tmp_270 = fcmp_olt  i32 %out_pool_load_134, i32 0" [../src/matmul.cpp:94]   --->   Operation 3144 'fcmp' 'tmp_270' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 278> <Delay = 5.03>
ST_280 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_135)   --->   "%or_ln94_135 = or i1 %icmp_ln94_271, i1 %icmp_ln94_270" [../src/matmul.cpp:94]   --->   Operation 3145 'or' 'or_ln94_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3146 [1/2] (3.34ns)   --->   "%tmp_270 = fcmp_olt  i32 %out_pool_load_134, i32 0" [../src/matmul.cpp:94]   --->   Operation 3146 'fcmp' 'tmp_270' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_135 = and i1 %or_ln94_135, i1 %tmp_270" [../src/matmul.cpp:94]   --->   Operation 3147 'and' 'and_ln94_135' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3148 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_135, void %._crit_edge279, void" [../src/matmul.cpp:94]   --->   Operation 3148 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 3149 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_134" [../src/matmul.cpp:95]   --->   Operation 3149 'store' 'store_ln95' <Predicate = (and_ln94_135)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_280 : Operation 3150 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge279" [../src/matmul.cpp:95]   --->   Operation 3150 'br' 'br_ln95' <Predicate = (and_ln94_135)> <Delay = 0.00>
ST_280 : Operation 3151 [1/1] (0.00ns)   --->   "%out_pool_addr_135 = getelementptr i32 %out_pool, i64 0, i64 136" [../src/matmul.cpp:94]   --->   Operation 3151 'getelementptr' 'out_pool_addr_135' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 3152 [2/2] (1.35ns)   --->   "%out_pool_load_135 = load i11 %out_pool_addr_135" [../src/matmul.cpp:94]   --->   Operation 3152 'load' 'out_pool_load_135' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 281 <SV = 279> <Delay = 4.70>
ST_281 : Operation 3153 [1/2] (1.35ns)   --->   "%out_pool_load_135 = load i11 %out_pool_addr_135" [../src/matmul.cpp:94]   --->   Operation 3153 'load' 'out_pool_load_135' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_281 : Operation 3154 [1/1] (0.00ns)   --->   "%bitcast_ln94_136 = bitcast i32 %out_pool_load_135" [../src/matmul.cpp:94]   --->   Operation 3154 'bitcast' 'bitcast_ln94_136' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_136, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3155 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 3156 [1/1] (0.00ns)   --->   "%trunc_ln94_136 = trunc i32 %bitcast_ln94_136" [../src/matmul.cpp:94]   --->   Operation 3156 'trunc' 'trunc_ln94_136' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 3157 [1/1] (0.85ns)   --->   "%icmp_ln94_272 = icmp_ne  i8 %tmp_271, i8 255" [../src/matmul.cpp:94]   --->   Operation 3157 'icmp' 'icmp_ln94_272' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 3158 [1/1] (0.97ns)   --->   "%icmp_ln94_273 = icmp_eq  i23 %trunc_ln94_136, i23 0" [../src/matmul.cpp:94]   --->   Operation 3158 'icmp' 'icmp_ln94_273' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 3159 [2/2] (3.34ns)   --->   "%tmp_272 = fcmp_olt  i32 %out_pool_load_135, i32 0" [../src/matmul.cpp:94]   --->   Operation 3159 'fcmp' 'tmp_272' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 280> <Delay = 5.03>
ST_282 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_136)   --->   "%or_ln94_136 = or i1 %icmp_ln94_273, i1 %icmp_ln94_272" [../src/matmul.cpp:94]   --->   Operation 3160 'or' 'or_ln94_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 3161 [1/2] (3.34ns)   --->   "%tmp_272 = fcmp_olt  i32 %out_pool_load_135, i32 0" [../src/matmul.cpp:94]   --->   Operation 3161 'fcmp' 'tmp_272' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 3162 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_136 = and i1 %or_ln94_136, i1 %tmp_272" [../src/matmul.cpp:94]   --->   Operation 3162 'and' 'and_ln94_136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 3163 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_136, void %._crit_edge280, void" [../src/matmul.cpp:94]   --->   Operation 3163 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 3164 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_135" [../src/matmul.cpp:95]   --->   Operation 3164 'store' 'store_ln95' <Predicate = (and_ln94_136)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_282 : Operation 3165 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge280" [../src/matmul.cpp:95]   --->   Operation 3165 'br' 'br_ln95' <Predicate = (and_ln94_136)> <Delay = 0.00>
ST_282 : Operation 3166 [1/1] (0.00ns)   --->   "%out_pool_addr_136 = getelementptr i32 %out_pool, i64 0, i64 137" [../src/matmul.cpp:94]   --->   Operation 3166 'getelementptr' 'out_pool_addr_136' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 3167 [2/2] (1.35ns)   --->   "%out_pool_load_136 = load i11 %out_pool_addr_136" [../src/matmul.cpp:94]   --->   Operation 3167 'load' 'out_pool_load_136' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 283 <SV = 281> <Delay = 4.70>
ST_283 : Operation 3168 [1/2] (1.35ns)   --->   "%out_pool_load_136 = load i11 %out_pool_addr_136" [../src/matmul.cpp:94]   --->   Operation 3168 'load' 'out_pool_load_136' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_283 : Operation 3169 [1/1] (0.00ns)   --->   "%bitcast_ln94_137 = bitcast i32 %out_pool_load_136" [../src/matmul.cpp:94]   --->   Operation 3169 'bitcast' 'bitcast_ln94_137' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_137, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3170 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 3171 [1/1] (0.00ns)   --->   "%trunc_ln94_137 = trunc i32 %bitcast_ln94_137" [../src/matmul.cpp:94]   --->   Operation 3171 'trunc' 'trunc_ln94_137' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 3172 [1/1] (0.85ns)   --->   "%icmp_ln94_274 = icmp_ne  i8 %tmp_273, i8 255" [../src/matmul.cpp:94]   --->   Operation 3172 'icmp' 'icmp_ln94_274' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 3173 [1/1] (0.97ns)   --->   "%icmp_ln94_275 = icmp_eq  i23 %trunc_ln94_137, i23 0" [../src/matmul.cpp:94]   --->   Operation 3173 'icmp' 'icmp_ln94_275' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 3174 [2/2] (3.34ns)   --->   "%tmp_274 = fcmp_olt  i32 %out_pool_load_136, i32 0" [../src/matmul.cpp:94]   --->   Operation 3174 'fcmp' 'tmp_274' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 282> <Delay = 5.03>
ST_284 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_137)   --->   "%or_ln94_137 = or i1 %icmp_ln94_275, i1 %icmp_ln94_274" [../src/matmul.cpp:94]   --->   Operation 3175 'or' 'or_ln94_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 3176 [1/2] (3.34ns)   --->   "%tmp_274 = fcmp_olt  i32 %out_pool_load_136, i32 0" [../src/matmul.cpp:94]   --->   Operation 3176 'fcmp' 'tmp_274' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 3177 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_137 = and i1 %or_ln94_137, i1 %tmp_274" [../src/matmul.cpp:94]   --->   Operation 3177 'and' 'and_ln94_137' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 3178 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_137, void %._crit_edge281, void" [../src/matmul.cpp:94]   --->   Operation 3178 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 3179 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_136" [../src/matmul.cpp:95]   --->   Operation 3179 'store' 'store_ln95' <Predicate = (and_ln94_137)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_284 : Operation 3180 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge281" [../src/matmul.cpp:95]   --->   Operation 3180 'br' 'br_ln95' <Predicate = (and_ln94_137)> <Delay = 0.00>
ST_284 : Operation 3181 [1/1] (0.00ns)   --->   "%out_pool_addr_137 = getelementptr i32 %out_pool, i64 0, i64 138" [../src/matmul.cpp:94]   --->   Operation 3181 'getelementptr' 'out_pool_addr_137' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 3182 [2/2] (1.35ns)   --->   "%out_pool_load_137 = load i11 %out_pool_addr_137" [../src/matmul.cpp:94]   --->   Operation 3182 'load' 'out_pool_load_137' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 285 <SV = 283> <Delay = 4.70>
ST_285 : Operation 3183 [1/2] (1.35ns)   --->   "%out_pool_load_137 = load i11 %out_pool_addr_137" [../src/matmul.cpp:94]   --->   Operation 3183 'load' 'out_pool_load_137' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_285 : Operation 3184 [1/1] (0.00ns)   --->   "%bitcast_ln94_138 = bitcast i32 %out_pool_load_137" [../src/matmul.cpp:94]   --->   Operation 3184 'bitcast' 'bitcast_ln94_138' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_138, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3185 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 3186 [1/1] (0.00ns)   --->   "%trunc_ln94_138 = trunc i32 %bitcast_ln94_138" [../src/matmul.cpp:94]   --->   Operation 3186 'trunc' 'trunc_ln94_138' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 3187 [1/1] (0.85ns)   --->   "%icmp_ln94_276 = icmp_ne  i8 %tmp_275, i8 255" [../src/matmul.cpp:94]   --->   Operation 3187 'icmp' 'icmp_ln94_276' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 3188 [1/1] (0.97ns)   --->   "%icmp_ln94_277 = icmp_eq  i23 %trunc_ln94_138, i23 0" [../src/matmul.cpp:94]   --->   Operation 3188 'icmp' 'icmp_ln94_277' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 3189 [2/2] (3.34ns)   --->   "%tmp_276 = fcmp_olt  i32 %out_pool_load_137, i32 0" [../src/matmul.cpp:94]   --->   Operation 3189 'fcmp' 'tmp_276' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 284> <Delay = 5.03>
ST_286 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_138)   --->   "%or_ln94_138 = or i1 %icmp_ln94_277, i1 %icmp_ln94_276" [../src/matmul.cpp:94]   --->   Operation 3190 'or' 'or_ln94_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 3191 [1/2] (3.34ns)   --->   "%tmp_276 = fcmp_olt  i32 %out_pool_load_137, i32 0" [../src/matmul.cpp:94]   --->   Operation 3191 'fcmp' 'tmp_276' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 3192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_138 = and i1 %or_ln94_138, i1 %tmp_276" [../src/matmul.cpp:94]   --->   Operation 3192 'and' 'and_ln94_138' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 3193 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_138, void %._crit_edge282, void" [../src/matmul.cpp:94]   --->   Operation 3193 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 3194 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_137" [../src/matmul.cpp:95]   --->   Operation 3194 'store' 'store_ln95' <Predicate = (and_ln94_138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_286 : Operation 3195 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge282" [../src/matmul.cpp:95]   --->   Operation 3195 'br' 'br_ln95' <Predicate = (and_ln94_138)> <Delay = 0.00>
ST_286 : Operation 3196 [1/1] (0.00ns)   --->   "%out_pool_addr_138 = getelementptr i32 %out_pool, i64 0, i64 139" [../src/matmul.cpp:94]   --->   Operation 3196 'getelementptr' 'out_pool_addr_138' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 3197 [2/2] (1.35ns)   --->   "%out_pool_load_138 = load i11 %out_pool_addr_138" [../src/matmul.cpp:94]   --->   Operation 3197 'load' 'out_pool_load_138' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 287 <SV = 285> <Delay = 4.70>
ST_287 : Operation 3198 [1/2] (1.35ns)   --->   "%out_pool_load_138 = load i11 %out_pool_addr_138" [../src/matmul.cpp:94]   --->   Operation 3198 'load' 'out_pool_load_138' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_287 : Operation 3199 [1/1] (0.00ns)   --->   "%bitcast_ln94_139 = bitcast i32 %out_pool_load_138" [../src/matmul.cpp:94]   --->   Operation 3199 'bitcast' 'bitcast_ln94_139' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_139, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3200 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 3201 [1/1] (0.00ns)   --->   "%trunc_ln94_139 = trunc i32 %bitcast_ln94_139" [../src/matmul.cpp:94]   --->   Operation 3201 'trunc' 'trunc_ln94_139' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 3202 [1/1] (0.85ns)   --->   "%icmp_ln94_278 = icmp_ne  i8 %tmp_277, i8 255" [../src/matmul.cpp:94]   --->   Operation 3202 'icmp' 'icmp_ln94_278' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 3203 [1/1] (0.97ns)   --->   "%icmp_ln94_279 = icmp_eq  i23 %trunc_ln94_139, i23 0" [../src/matmul.cpp:94]   --->   Operation 3203 'icmp' 'icmp_ln94_279' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 3204 [2/2] (3.34ns)   --->   "%tmp_278 = fcmp_olt  i32 %out_pool_load_138, i32 0" [../src/matmul.cpp:94]   --->   Operation 3204 'fcmp' 'tmp_278' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 286> <Delay = 5.03>
ST_288 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_139)   --->   "%or_ln94_139 = or i1 %icmp_ln94_279, i1 %icmp_ln94_278" [../src/matmul.cpp:94]   --->   Operation 3205 'or' 'or_ln94_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 3206 [1/2] (3.34ns)   --->   "%tmp_278 = fcmp_olt  i32 %out_pool_load_138, i32 0" [../src/matmul.cpp:94]   --->   Operation 3206 'fcmp' 'tmp_278' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 3207 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_139 = and i1 %or_ln94_139, i1 %tmp_278" [../src/matmul.cpp:94]   --->   Operation 3207 'and' 'and_ln94_139' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 3208 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_139, void %._crit_edge283, void" [../src/matmul.cpp:94]   --->   Operation 3208 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 3209 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_138" [../src/matmul.cpp:95]   --->   Operation 3209 'store' 'store_ln95' <Predicate = (and_ln94_139)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_288 : Operation 3210 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge283" [../src/matmul.cpp:95]   --->   Operation 3210 'br' 'br_ln95' <Predicate = (and_ln94_139)> <Delay = 0.00>
ST_288 : Operation 3211 [1/1] (0.00ns)   --->   "%out_pool_addr_139 = getelementptr i32 %out_pool, i64 0, i64 140" [../src/matmul.cpp:94]   --->   Operation 3211 'getelementptr' 'out_pool_addr_139' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 3212 [2/2] (1.35ns)   --->   "%out_pool_load_139 = load i11 %out_pool_addr_139" [../src/matmul.cpp:94]   --->   Operation 3212 'load' 'out_pool_load_139' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 289 <SV = 287> <Delay = 4.70>
ST_289 : Operation 3213 [1/2] (1.35ns)   --->   "%out_pool_load_139 = load i11 %out_pool_addr_139" [../src/matmul.cpp:94]   --->   Operation 3213 'load' 'out_pool_load_139' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_289 : Operation 3214 [1/1] (0.00ns)   --->   "%bitcast_ln94_140 = bitcast i32 %out_pool_load_139" [../src/matmul.cpp:94]   --->   Operation 3214 'bitcast' 'bitcast_ln94_140' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_140, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3215 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3216 [1/1] (0.00ns)   --->   "%trunc_ln94_140 = trunc i32 %bitcast_ln94_140" [../src/matmul.cpp:94]   --->   Operation 3216 'trunc' 'trunc_ln94_140' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3217 [1/1] (0.85ns)   --->   "%icmp_ln94_280 = icmp_ne  i8 %tmp_279, i8 255" [../src/matmul.cpp:94]   --->   Operation 3217 'icmp' 'icmp_ln94_280' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 3218 [1/1] (0.97ns)   --->   "%icmp_ln94_281 = icmp_eq  i23 %trunc_ln94_140, i23 0" [../src/matmul.cpp:94]   --->   Operation 3218 'icmp' 'icmp_ln94_281' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 3219 [2/2] (3.34ns)   --->   "%tmp_280 = fcmp_olt  i32 %out_pool_load_139, i32 0" [../src/matmul.cpp:94]   --->   Operation 3219 'fcmp' 'tmp_280' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 288> <Delay = 5.03>
ST_290 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_140)   --->   "%or_ln94_140 = or i1 %icmp_ln94_281, i1 %icmp_ln94_280" [../src/matmul.cpp:94]   --->   Operation 3220 'or' 'or_ln94_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 3221 [1/2] (3.34ns)   --->   "%tmp_280 = fcmp_olt  i32 %out_pool_load_139, i32 0" [../src/matmul.cpp:94]   --->   Operation 3221 'fcmp' 'tmp_280' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 3222 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_140 = and i1 %or_ln94_140, i1 %tmp_280" [../src/matmul.cpp:94]   --->   Operation 3222 'and' 'and_ln94_140' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 3223 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_140, void %._crit_edge284, void" [../src/matmul.cpp:94]   --->   Operation 3223 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3224 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_139" [../src/matmul.cpp:95]   --->   Operation 3224 'store' 'store_ln95' <Predicate = (and_ln94_140)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_290 : Operation 3225 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge284" [../src/matmul.cpp:95]   --->   Operation 3225 'br' 'br_ln95' <Predicate = (and_ln94_140)> <Delay = 0.00>
ST_290 : Operation 3226 [1/1] (0.00ns)   --->   "%out_pool_addr_140 = getelementptr i32 %out_pool, i64 0, i64 141" [../src/matmul.cpp:94]   --->   Operation 3226 'getelementptr' 'out_pool_addr_140' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3227 [2/2] (1.35ns)   --->   "%out_pool_load_140 = load i11 %out_pool_addr_140" [../src/matmul.cpp:94]   --->   Operation 3227 'load' 'out_pool_load_140' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 291 <SV = 289> <Delay = 4.70>
ST_291 : Operation 3228 [1/2] (1.35ns)   --->   "%out_pool_load_140 = load i11 %out_pool_addr_140" [../src/matmul.cpp:94]   --->   Operation 3228 'load' 'out_pool_load_140' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_291 : Operation 3229 [1/1] (0.00ns)   --->   "%bitcast_ln94_141 = bitcast i32 %out_pool_load_140" [../src/matmul.cpp:94]   --->   Operation 3229 'bitcast' 'bitcast_ln94_141' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3230 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_141, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3230 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3231 [1/1] (0.00ns)   --->   "%trunc_ln94_141 = trunc i32 %bitcast_ln94_141" [../src/matmul.cpp:94]   --->   Operation 3231 'trunc' 'trunc_ln94_141' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3232 [1/1] (0.85ns)   --->   "%icmp_ln94_282 = icmp_ne  i8 %tmp_281, i8 255" [../src/matmul.cpp:94]   --->   Operation 3232 'icmp' 'icmp_ln94_282' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 3233 [1/1] (0.97ns)   --->   "%icmp_ln94_283 = icmp_eq  i23 %trunc_ln94_141, i23 0" [../src/matmul.cpp:94]   --->   Operation 3233 'icmp' 'icmp_ln94_283' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 3234 [2/2] (3.34ns)   --->   "%tmp_282 = fcmp_olt  i32 %out_pool_load_140, i32 0" [../src/matmul.cpp:94]   --->   Operation 3234 'fcmp' 'tmp_282' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 290> <Delay = 5.03>
ST_292 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_141)   --->   "%or_ln94_141 = or i1 %icmp_ln94_283, i1 %icmp_ln94_282" [../src/matmul.cpp:94]   --->   Operation 3235 'or' 'or_ln94_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 3236 [1/2] (3.34ns)   --->   "%tmp_282 = fcmp_olt  i32 %out_pool_load_140, i32 0" [../src/matmul.cpp:94]   --->   Operation 3236 'fcmp' 'tmp_282' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 3237 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_141 = and i1 %or_ln94_141, i1 %tmp_282" [../src/matmul.cpp:94]   --->   Operation 3237 'and' 'and_ln94_141' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 3238 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_141, void %._crit_edge285, void" [../src/matmul.cpp:94]   --->   Operation 3238 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3239 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_140" [../src/matmul.cpp:95]   --->   Operation 3239 'store' 'store_ln95' <Predicate = (and_ln94_141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_292 : Operation 3240 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge285" [../src/matmul.cpp:95]   --->   Operation 3240 'br' 'br_ln95' <Predicate = (and_ln94_141)> <Delay = 0.00>
ST_292 : Operation 3241 [1/1] (0.00ns)   --->   "%out_pool_addr_141 = getelementptr i32 %out_pool, i64 0, i64 142" [../src/matmul.cpp:94]   --->   Operation 3241 'getelementptr' 'out_pool_addr_141' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3242 [2/2] (1.35ns)   --->   "%out_pool_load_141 = load i11 %out_pool_addr_141" [../src/matmul.cpp:94]   --->   Operation 3242 'load' 'out_pool_load_141' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 293 <SV = 291> <Delay = 4.70>
ST_293 : Operation 3243 [1/2] (1.35ns)   --->   "%out_pool_load_141 = load i11 %out_pool_addr_141" [../src/matmul.cpp:94]   --->   Operation 3243 'load' 'out_pool_load_141' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_293 : Operation 3244 [1/1] (0.00ns)   --->   "%bitcast_ln94_142 = bitcast i32 %out_pool_load_141" [../src/matmul.cpp:94]   --->   Operation 3244 'bitcast' 'bitcast_ln94_142' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_142, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3245 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3246 [1/1] (0.00ns)   --->   "%trunc_ln94_142 = trunc i32 %bitcast_ln94_142" [../src/matmul.cpp:94]   --->   Operation 3246 'trunc' 'trunc_ln94_142' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3247 [1/1] (0.85ns)   --->   "%icmp_ln94_284 = icmp_ne  i8 %tmp_283, i8 255" [../src/matmul.cpp:94]   --->   Operation 3247 'icmp' 'icmp_ln94_284' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 3248 [1/1] (0.97ns)   --->   "%icmp_ln94_285 = icmp_eq  i23 %trunc_ln94_142, i23 0" [../src/matmul.cpp:94]   --->   Operation 3248 'icmp' 'icmp_ln94_285' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 3249 [2/2] (3.34ns)   --->   "%tmp_284 = fcmp_olt  i32 %out_pool_load_141, i32 0" [../src/matmul.cpp:94]   --->   Operation 3249 'fcmp' 'tmp_284' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 292> <Delay = 5.03>
ST_294 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_142)   --->   "%or_ln94_142 = or i1 %icmp_ln94_285, i1 %icmp_ln94_284" [../src/matmul.cpp:94]   --->   Operation 3250 'or' 'or_ln94_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 3251 [1/2] (3.34ns)   --->   "%tmp_284 = fcmp_olt  i32 %out_pool_load_141, i32 0" [../src/matmul.cpp:94]   --->   Operation 3251 'fcmp' 'tmp_284' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 3252 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_142 = and i1 %or_ln94_142, i1 %tmp_284" [../src/matmul.cpp:94]   --->   Operation 3252 'and' 'and_ln94_142' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 3253 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_142, void %._crit_edge286, void" [../src/matmul.cpp:94]   --->   Operation 3253 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3254 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_141" [../src/matmul.cpp:95]   --->   Operation 3254 'store' 'store_ln95' <Predicate = (and_ln94_142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_294 : Operation 3255 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge286" [../src/matmul.cpp:95]   --->   Operation 3255 'br' 'br_ln95' <Predicate = (and_ln94_142)> <Delay = 0.00>
ST_294 : Operation 3256 [1/1] (0.00ns)   --->   "%out_pool_addr_142 = getelementptr i32 %out_pool, i64 0, i64 143" [../src/matmul.cpp:94]   --->   Operation 3256 'getelementptr' 'out_pool_addr_142' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3257 [2/2] (1.35ns)   --->   "%out_pool_load_142 = load i11 %out_pool_addr_142" [../src/matmul.cpp:94]   --->   Operation 3257 'load' 'out_pool_load_142' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 295 <SV = 293> <Delay = 4.70>
ST_295 : Operation 3258 [1/2] (1.35ns)   --->   "%out_pool_load_142 = load i11 %out_pool_addr_142" [../src/matmul.cpp:94]   --->   Operation 3258 'load' 'out_pool_load_142' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_295 : Operation 3259 [1/1] (0.00ns)   --->   "%bitcast_ln94_143 = bitcast i32 %out_pool_load_142" [../src/matmul.cpp:94]   --->   Operation 3259 'bitcast' 'bitcast_ln94_143' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3260 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_143, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3260 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3261 [1/1] (0.00ns)   --->   "%trunc_ln94_143 = trunc i32 %bitcast_ln94_143" [../src/matmul.cpp:94]   --->   Operation 3261 'trunc' 'trunc_ln94_143' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3262 [1/1] (0.85ns)   --->   "%icmp_ln94_286 = icmp_ne  i8 %tmp_285, i8 255" [../src/matmul.cpp:94]   --->   Operation 3262 'icmp' 'icmp_ln94_286' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 3263 [1/1] (0.97ns)   --->   "%icmp_ln94_287 = icmp_eq  i23 %trunc_ln94_143, i23 0" [../src/matmul.cpp:94]   --->   Operation 3263 'icmp' 'icmp_ln94_287' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 3264 [2/2] (3.34ns)   --->   "%tmp_286 = fcmp_olt  i32 %out_pool_load_142, i32 0" [../src/matmul.cpp:94]   --->   Operation 3264 'fcmp' 'tmp_286' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 294> <Delay = 5.03>
ST_296 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_143)   --->   "%or_ln94_143 = or i1 %icmp_ln94_287, i1 %icmp_ln94_286" [../src/matmul.cpp:94]   --->   Operation 3265 'or' 'or_ln94_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 3266 [1/2] (3.34ns)   --->   "%tmp_286 = fcmp_olt  i32 %out_pool_load_142, i32 0" [../src/matmul.cpp:94]   --->   Operation 3266 'fcmp' 'tmp_286' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 3267 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_143 = and i1 %or_ln94_143, i1 %tmp_286" [../src/matmul.cpp:94]   --->   Operation 3267 'and' 'and_ln94_143' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 3268 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_143, void %._crit_edge287, void" [../src/matmul.cpp:94]   --->   Operation 3268 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3269 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_142" [../src/matmul.cpp:95]   --->   Operation 3269 'store' 'store_ln95' <Predicate = (and_ln94_143)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_296 : Operation 3270 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge287" [../src/matmul.cpp:95]   --->   Operation 3270 'br' 'br_ln95' <Predicate = (and_ln94_143)> <Delay = 0.00>
ST_296 : Operation 3271 [1/1] (0.00ns)   --->   "%out_pool_addr_143 = getelementptr i32 %out_pool, i64 0, i64 144" [../src/matmul.cpp:94]   --->   Operation 3271 'getelementptr' 'out_pool_addr_143' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3272 [2/2] (1.35ns)   --->   "%out_pool_load_143 = load i11 %out_pool_addr_143" [../src/matmul.cpp:94]   --->   Operation 3272 'load' 'out_pool_load_143' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 297 <SV = 295> <Delay = 4.70>
ST_297 : Operation 3273 [1/2] (1.35ns)   --->   "%out_pool_load_143 = load i11 %out_pool_addr_143" [../src/matmul.cpp:94]   --->   Operation 3273 'load' 'out_pool_load_143' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_297 : Operation 3274 [1/1] (0.00ns)   --->   "%bitcast_ln94_144 = bitcast i32 %out_pool_load_143" [../src/matmul.cpp:94]   --->   Operation 3274 'bitcast' 'bitcast_ln94_144' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3275 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_144, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3275 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln94_144 = trunc i32 %bitcast_ln94_144" [../src/matmul.cpp:94]   --->   Operation 3276 'trunc' 'trunc_ln94_144' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3277 [1/1] (0.85ns)   --->   "%icmp_ln94_288 = icmp_ne  i8 %tmp_287, i8 255" [../src/matmul.cpp:94]   --->   Operation 3277 'icmp' 'icmp_ln94_288' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 3278 [1/1] (0.97ns)   --->   "%icmp_ln94_289 = icmp_eq  i23 %trunc_ln94_144, i23 0" [../src/matmul.cpp:94]   --->   Operation 3278 'icmp' 'icmp_ln94_289' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 3279 [2/2] (3.34ns)   --->   "%tmp_288 = fcmp_olt  i32 %out_pool_load_143, i32 0" [../src/matmul.cpp:94]   --->   Operation 3279 'fcmp' 'tmp_288' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 296> <Delay = 5.03>
ST_298 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_144)   --->   "%or_ln94_144 = or i1 %icmp_ln94_289, i1 %icmp_ln94_288" [../src/matmul.cpp:94]   --->   Operation 3280 'or' 'or_ln94_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 3281 [1/2] (3.34ns)   --->   "%tmp_288 = fcmp_olt  i32 %out_pool_load_143, i32 0" [../src/matmul.cpp:94]   --->   Operation 3281 'fcmp' 'tmp_288' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 3282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_144 = and i1 %or_ln94_144, i1 %tmp_288" [../src/matmul.cpp:94]   --->   Operation 3282 'and' 'and_ln94_144' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 3283 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_144, void %._crit_edge288, void" [../src/matmul.cpp:94]   --->   Operation 3283 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3284 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_143" [../src/matmul.cpp:95]   --->   Operation 3284 'store' 'store_ln95' <Predicate = (and_ln94_144)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_298 : Operation 3285 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge288" [../src/matmul.cpp:95]   --->   Operation 3285 'br' 'br_ln95' <Predicate = (and_ln94_144)> <Delay = 0.00>
ST_298 : Operation 3286 [1/1] (0.00ns)   --->   "%out_pool_addr_144 = getelementptr i32 %out_pool, i64 0, i64 145" [../src/matmul.cpp:94]   --->   Operation 3286 'getelementptr' 'out_pool_addr_144' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3287 [2/2] (1.35ns)   --->   "%out_pool_load_144 = load i11 %out_pool_addr_144" [../src/matmul.cpp:94]   --->   Operation 3287 'load' 'out_pool_load_144' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 299 <SV = 297> <Delay = 4.70>
ST_299 : Operation 3288 [1/2] (1.35ns)   --->   "%out_pool_load_144 = load i11 %out_pool_addr_144" [../src/matmul.cpp:94]   --->   Operation 3288 'load' 'out_pool_load_144' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_299 : Operation 3289 [1/1] (0.00ns)   --->   "%bitcast_ln94_145 = bitcast i32 %out_pool_load_144" [../src/matmul.cpp:94]   --->   Operation 3289 'bitcast' 'bitcast_ln94_145' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_145, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3290 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3291 [1/1] (0.00ns)   --->   "%trunc_ln94_145 = trunc i32 %bitcast_ln94_145" [../src/matmul.cpp:94]   --->   Operation 3291 'trunc' 'trunc_ln94_145' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3292 [1/1] (0.85ns)   --->   "%icmp_ln94_290 = icmp_ne  i8 %tmp_289, i8 255" [../src/matmul.cpp:94]   --->   Operation 3292 'icmp' 'icmp_ln94_290' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3293 [1/1] (0.97ns)   --->   "%icmp_ln94_291 = icmp_eq  i23 %trunc_ln94_145, i23 0" [../src/matmul.cpp:94]   --->   Operation 3293 'icmp' 'icmp_ln94_291' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3294 [2/2] (3.34ns)   --->   "%tmp_290 = fcmp_olt  i32 %out_pool_load_144, i32 0" [../src/matmul.cpp:94]   --->   Operation 3294 'fcmp' 'tmp_290' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 298> <Delay = 5.03>
ST_300 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_145)   --->   "%or_ln94_145 = or i1 %icmp_ln94_291, i1 %icmp_ln94_290" [../src/matmul.cpp:94]   --->   Operation 3295 'or' 'or_ln94_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3296 [1/2] (3.34ns)   --->   "%tmp_290 = fcmp_olt  i32 %out_pool_load_144, i32 0" [../src/matmul.cpp:94]   --->   Operation 3296 'fcmp' 'tmp_290' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3297 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_145 = and i1 %or_ln94_145, i1 %tmp_290" [../src/matmul.cpp:94]   --->   Operation 3297 'and' 'and_ln94_145' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3298 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_145, void %._crit_edge289, void" [../src/matmul.cpp:94]   --->   Operation 3298 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3299 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_144" [../src/matmul.cpp:95]   --->   Operation 3299 'store' 'store_ln95' <Predicate = (and_ln94_145)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_300 : Operation 3300 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge289" [../src/matmul.cpp:95]   --->   Operation 3300 'br' 'br_ln95' <Predicate = (and_ln94_145)> <Delay = 0.00>
ST_300 : Operation 3301 [1/1] (0.00ns)   --->   "%out_pool_addr_145 = getelementptr i32 %out_pool, i64 0, i64 146" [../src/matmul.cpp:94]   --->   Operation 3301 'getelementptr' 'out_pool_addr_145' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3302 [2/2] (1.35ns)   --->   "%out_pool_load_145 = load i11 %out_pool_addr_145" [../src/matmul.cpp:94]   --->   Operation 3302 'load' 'out_pool_load_145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 301 <SV = 299> <Delay = 4.70>
ST_301 : Operation 3303 [1/2] (1.35ns)   --->   "%out_pool_load_145 = load i11 %out_pool_addr_145" [../src/matmul.cpp:94]   --->   Operation 3303 'load' 'out_pool_load_145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_301 : Operation 3304 [1/1] (0.00ns)   --->   "%bitcast_ln94_146 = bitcast i32 %out_pool_load_145" [../src/matmul.cpp:94]   --->   Operation 3304 'bitcast' 'bitcast_ln94_146' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3305 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_146, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3305 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln94_146 = trunc i32 %bitcast_ln94_146" [../src/matmul.cpp:94]   --->   Operation 3306 'trunc' 'trunc_ln94_146' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3307 [1/1] (0.85ns)   --->   "%icmp_ln94_292 = icmp_ne  i8 %tmp_291, i8 255" [../src/matmul.cpp:94]   --->   Operation 3307 'icmp' 'icmp_ln94_292' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3308 [1/1] (0.97ns)   --->   "%icmp_ln94_293 = icmp_eq  i23 %trunc_ln94_146, i23 0" [../src/matmul.cpp:94]   --->   Operation 3308 'icmp' 'icmp_ln94_293' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3309 [2/2] (3.34ns)   --->   "%tmp_292 = fcmp_olt  i32 %out_pool_load_145, i32 0" [../src/matmul.cpp:94]   --->   Operation 3309 'fcmp' 'tmp_292' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 300> <Delay = 5.03>
ST_302 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_146)   --->   "%or_ln94_146 = or i1 %icmp_ln94_293, i1 %icmp_ln94_292" [../src/matmul.cpp:94]   --->   Operation 3310 'or' 'or_ln94_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3311 [1/2] (3.34ns)   --->   "%tmp_292 = fcmp_olt  i32 %out_pool_load_145, i32 0" [../src/matmul.cpp:94]   --->   Operation 3311 'fcmp' 'tmp_292' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3312 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_146 = and i1 %or_ln94_146, i1 %tmp_292" [../src/matmul.cpp:94]   --->   Operation 3312 'and' 'and_ln94_146' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3313 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_146, void %._crit_edge290, void" [../src/matmul.cpp:94]   --->   Operation 3313 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3314 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_145" [../src/matmul.cpp:95]   --->   Operation 3314 'store' 'store_ln95' <Predicate = (and_ln94_146)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_302 : Operation 3315 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge290" [../src/matmul.cpp:95]   --->   Operation 3315 'br' 'br_ln95' <Predicate = (and_ln94_146)> <Delay = 0.00>
ST_302 : Operation 3316 [1/1] (0.00ns)   --->   "%out_pool_addr_146 = getelementptr i32 %out_pool, i64 0, i64 147" [../src/matmul.cpp:94]   --->   Operation 3316 'getelementptr' 'out_pool_addr_146' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3317 [2/2] (1.35ns)   --->   "%out_pool_load_146 = load i11 %out_pool_addr_146" [../src/matmul.cpp:94]   --->   Operation 3317 'load' 'out_pool_load_146' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 303 <SV = 301> <Delay = 4.70>
ST_303 : Operation 3318 [1/2] (1.35ns)   --->   "%out_pool_load_146 = load i11 %out_pool_addr_146" [../src/matmul.cpp:94]   --->   Operation 3318 'load' 'out_pool_load_146' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_303 : Operation 3319 [1/1] (0.00ns)   --->   "%bitcast_ln94_147 = bitcast i32 %out_pool_load_146" [../src/matmul.cpp:94]   --->   Operation 3319 'bitcast' 'bitcast_ln94_147' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_147, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3320 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln94_147 = trunc i32 %bitcast_ln94_147" [../src/matmul.cpp:94]   --->   Operation 3321 'trunc' 'trunc_ln94_147' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3322 [1/1] (0.85ns)   --->   "%icmp_ln94_294 = icmp_ne  i8 %tmp_293, i8 255" [../src/matmul.cpp:94]   --->   Operation 3322 'icmp' 'icmp_ln94_294' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3323 [1/1] (0.97ns)   --->   "%icmp_ln94_295 = icmp_eq  i23 %trunc_ln94_147, i23 0" [../src/matmul.cpp:94]   --->   Operation 3323 'icmp' 'icmp_ln94_295' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3324 [2/2] (3.34ns)   --->   "%tmp_294 = fcmp_olt  i32 %out_pool_load_146, i32 0" [../src/matmul.cpp:94]   --->   Operation 3324 'fcmp' 'tmp_294' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 302> <Delay = 5.03>
ST_304 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_147)   --->   "%or_ln94_147 = or i1 %icmp_ln94_295, i1 %icmp_ln94_294" [../src/matmul.cpp:94]   --->   Operation 3325 'or' 'or_ln94_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3326 [1/2] (3.34ns)   --->   "%tmp_294 = fcmp_olt  i32 %out_pool_load_146, i32 0" [../src/matmul.cpp:94]   --->   Operation 3326 'fcmp' 'tmp_294' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3327 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_147 = and i1 %or_ln94_147, i1 %tmp_294" [../src/matmul.cpp:94]   --->   Operation 3327 'and' 'and_ln94_147' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3328 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_147, void %._crit_edge291, void" [../src/matmul.cpp:94]   --->   Operation 3328 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3329 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_146" [../src/matmul.cpp:95]   --->   Operation 3329 'store' 'store_ln95' <Predicate = (and_ln94_147)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_304 : Operation 3330 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge291" [../src/matmul.cpp:95]   --->   Operation 3330 'br' 'br_ln95' <Predicate = (and_ln94_147)> <Delay = 0.00>
ST_304 : Operation 3331 [1/1] (0.00ns)   --->   "%out_pool_addr_147 = getelementptr i32 %out_pool, i64 0, i64 148" [../src/matmul.cpp:94]   --->   Operation 3331 'getelementptr' 'out_pool_addr_147' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3332 [2/2] (1.35ns)   --->   "%out_pool_load_147 = load i11 %out_pool_addr_147" [../src/matmul.cpp:94]   --->   Operation 3332 'load' 'out_pool_load_147' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 305 <SV = 303> <Delay = 4.70>
ST_305 : Operation 3333 [1/2] (1.35ns)   --->   "%out_pool_load_147 = load i11 %out_pool_addr_147" [../src/matmul.cpp:94]   --->   Operation 3333 'load' 'out_pool_load_147' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_305 : Operation 3334 [1/1] (0.00ns)   --->   "%bitcast_ln94_148 = bitcast i32 %out_pool_load_147" [../src/matmul.cpp:94]   --->   Operation 3334 'bitcast' 'bitcast_ln94_148' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3335 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_148, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3335 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3336 [1/1] (0.00ns)   --->   "%trunc_ln94_148 = trunc i32 %bitcast_ln94_148" [../src/matmul.cpp:94]   --->   Operation 3336 'trunc' 'trunc_ln94_148' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3337 [1/1] (0.85ns)   --->   "%icmp_ln94_296 = icmp_ne  i8 %tmp_295, i8 255" [../src/matmul.cpp:94]   --->   Operation 3337 'icmp' 'icmp_ln94_296' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3338 [1/1] (0.97ns)   --->   "%icmp_ln94_297 = icmp_eq  i23 %trunc_ln94_148, i23 0" [../src/matmul.cpp:94]   --->   Operation 3338 'icmp' 'icmp_ln94_297' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3339 [2/2] (3.34ns)   --->   "%tmp_296 = fcmp_olt  i32 %out_pool_load_147, i32 0" [../src/matmul.cpp:94]   --->   Operation 3339 'fcmp' 'tmp_296' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 304> <Delay = 5.03>
ST_306 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_148)   --->   "%or_ln94_148 = or i1 %icmp_ln94_297, i1 %icmp_ln94_296" [../src/matmul.cpp:94]   --->   Operation 3340 'or' 'or_ln94_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3341 [1/2] (3.34ns)   --->   "%tmp_296 = fcmp_olt  i32 %out_pool_load_147, i32 0" [../src/matmul.cpp:94]   --->   Operation 3341 'fcmp' 'tmp_296' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_148 = and i1 %or_ln94_148, i1 %tmp_296" [../src/matmul.cpp:94]   --->   Operation 3342 'and' 'and_ln94_148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3343 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_148, void %._crit_edge292, void" [../src/matmul.cpp:94]   --->   Operation 3343 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3344 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_147" [../src/matmul.cpp:95]   --->   Operation 3344 'store' 'store_ln95' <Predicate = (and_ln94_148)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_306 : Operation 3345 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge292" [../src/matmul.cpp:95]   --->   Operation 3345 'br' 'br_ln95' <Predicate = (and_ln94_148)> <Delay = 0.00>
ST_306 : Operation 3346 [1/1] (0.00ns)   --->   "%out_pool_addr_148 = getelementptr i32 %out_pool, i64 0, i64 149" [../src/matmul.cpp:94]   --->   Operation 3346 'getelementptr' 'out_pool_addr_148' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3347 [2/2] (1.35ns)   --->   "%out_pool_load_148 = load i11 %out_pool_addr_148" [../src/matmul.cpp:94]   --->   Operation 3347 'load' 'out_pool_load_148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 307 <SV = 305> <Delay = 4.70>
ST_307 : Operation 3348 [1/2] (1.35ns)   --->   "%out_pool_load_148 = load i11 %out_pool_addr_148" [../src/matmul.cpp:94]   --->   Operation 3348 'load' 'out_pool_load_148' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_307 : Operation 3349 [1/1] (0.00ns)   --->   "%bitcast_ln94_149 = bitcast i32 %out_pool_load_148" [../src/matmul.cpp:94]   --->   Operation 3349 'bitcast' 'bitcast_ln94_149' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_149, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3350 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln94_149 = trunc i32 %bitcast_ln94_149" [../src/matmul.cpp:94]   --->   Operation 3351 'trunc' 'trunc_ln94_149' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3352 [1/1] (0.85ns)   --->   "%icmp_ln94_298 = icmp_ne  i8 %tmp_297, i8 255" [../src/matmul.cpp:94]   --->   Operation 3352 'icmp' 'icmp_ln94_298' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 3353 [1/1] (0.97ns)   --->   "%icmp_ln94_299 = icmp_eq  i23 %trunc_ln94_149, i23 0" [../src/matmul.cpp:94]   --->   Operation 3353 'icmp' 'icmp_ln94_299' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 3354 [2/2] (3.34ns)   --->   "%tmp_298 = fcmp_olt  i32 %out_pool_load_148, i32 0" [../src/matmul.cpp:94]   --->   Operation 3354 'fcmp' 'tmp_298' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 306> <Delay = 5.03>
ST_308 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_149)   --->   "%or_ln94_149 = or i1 %icmp_ln94_299, i1 %icmp_ln94_298" [../src/matmul.cpp:94]   --->   Operation 3355 'or' 'or_ln94_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3356 [1/2] (3.34ns)   --->   "%tmp_298 = fcmp_olt  i32 %out_pool_load_148, i32 0" [../src/matmul.cpp:94]   --->   Operation 3356 'fcmp' 'tmp_298' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_149 = and i1 %or_ln94_149, i1 %tmp_298" [../src/matmul.cpp:94]   --->   Operation 3357 'and' 'and_ln94_149' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3358 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_149, void %._crit_edge293, void" [../src/matmul.cpp:94]   --->   Operation 3358 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3359 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_148" [../src/matmul.cpp:95]   --->   Operation 3359 'store' 'store_ln95' <Predicate = (and_ln94_149)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_308 : Operation 3360 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge293" [../src/matmul.cpp:95]   --->   Operation 3360 'br' 'br_ln95' <Predicate = (and_ln94_149)> <Delay = 0.00>
ST_308 : Operation 3361 [1/1] (0.00ns)   --->   "%out_pool_addr_149 = getelementptr i32 %out_pool, i64 0, i64 150" [../src/matmul.cpp:94]   --->   Operation 3361 'getelementptr' 'out_pool_addr_149' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3362 [2/2] (1.35ns)   --->   "%out_pool_load_149 = load i11 %out_pool_addr_149" [../src/matmul.cpp:94]   --->   Operation 3362 'load' 'out_pool_load_149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 309 <SV = 307> <Delay = 4.70>
ST_309 : Operation 3363 [1/2] (1.35ns)   --->   "%out_pool_load_149 = load i11 %out_pool_addr_149" [../src/matmul.cpp:94]   --->   Operation 3363 'load' 'out_pool_load_149' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_309 : Operation 3364 [1/1] (0.00ns)   --->   "%bitcast_ln94_150 = bitcast i32 %out_pool_load_149" [../src/matmul.cpp:94]   --->   Operation 3364 'bitcast' 'bitcast_ln94_150' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_150, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3365 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3366 [1/1] (0.00ns)   --->   "%trunc_ln94_150 = trunc i32 %bitcast_ln94_150" [../src/matmul.cpp:94]   --->   Operation 3366 'trunc' 'trunc_ln94_150' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3367 [1/1] (0.85ns)   --->   "%icmp_ln94_300 = icmp_ne  i8 %tmp_299, i8 255" [../src/matmul.cpp:94]   --->   Operation 3367 'icmp' 'icmp_ln94_300' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3368 [1/1] (0.97ns)   --->   "%icmp_ln94_301 = icmp_eq  i23 %trunc_ln94_150, i23 0" [../src/matmul.cpp:94]   --->   Operation 3368 'icmp' 'icmp_ln94_301' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3369 [2/2] (3.34ns)   --->   "%tmp_300 = fcmp_olt  i32 %out_pool_load_149, i32 0" [../src/matmul.cpp:94]   --->   Operation 3369 'fcmp' 'tmp_300' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 308> <Delay = 5.03>
ST_310 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_150)   --->   "%or_ln94_150 = or i1 %icmp_ln94_301, i1 %icmp_ln94_300" [../src/matmul.cpp:94]   --->   Operation 3370 'or' 'or_ln94_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3371 [1/2] (3.34ns)   --->   "%tmp_300 = fcmp_olt  i32 %out_pool_load_149, i32 0" [../src/matmul.cpp:94]   --->   Operation 3371 'fcmp' 'tmp_300' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3372 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_150 = and i1 %or_ln94_150, i1 %tmp_300" [../src/matmul.cpp:94]   --->   Operation 3372 'and' 'and_ln94_150' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3373 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_150, void %._crit_edge294, void" [../src/matmul.cpp:94]   --->   Operation 3373 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3374 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_149" [../src/matmul.cpp:95]   --->   Operation 3374 'store' 'store_ln95' <Predicate = (and_ln94_150)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_310 : Operation 3375 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge294" [../src/matmul.cpp:95]   --->   Operation 3375 'br' 'br_ln95' <Predicate = (and_ln94_150)> <Delay = 0.00>
ST_310 : Operation 3376 [1/1] (0.00ns)   --->   "%out_pool_addr_150 = getelementptr i32 %out_pool, i64 0, i64 151" [../src/matmul.cpp:94]   --->   Operation 3376 'getelementptr' 'out_pool_addr_150' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3377 [2/2] (1.35ns)   --->   "%out_pool_load_150 = load i11 %out_pool_addr_150" [../src/matmul.cpp:94]   --->   Operation 3377 'load' 'out_pool_load_150' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 311 <SV = 309> <Delay = 4.70>
ST_311 : Operation 3378 [1/2] (1.35ns)   --->   "%out_pool_load_150 = load i11 %out_pool_addr_150" [../src/matmul.cpp:94]   --->   Operation 3378 'load' 'out_pool_load_150' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_311 : Operation 3379 [1/1] (0.00ns)   --->   "%bitcast_ln94_151 = bitcast i32 %out_pool_load_150" [../src/matmul.cpp:94]   --->   Operation 3379 'bitcast' 'bitcast_ln94_151' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_151, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3380 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln94_151 = trunc i32 %bitcast_ln94_151" [../src/matmul.cpp:94]   --->   Operation 3381 'trunc' 'trunc_ln94_151' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3382 [1/1] (0.85ns)   --->   "%icmp_ln94_302 = icmp_ne  i8 %tmp_301, i8 255" [../src/matmul.cpp:94]   --->   Operation 3382 'icmp' 'icmp_ln94_302' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3383 [1/1] (0.97ns)   --->   "%icmp_ln94_303 = icmp_eq  i23 %trunc_ln94_151, i23 0" [../src/matmul.cpp:94]   --->   Operation 3383 'icmp' 'icmp_ln94_303' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3384 [2/2] (3.34ns)   --->   "%tmp_302 = fcmp_olt  i32 %out_pool_load_150, i32 0" [../src/matmul.cpp:94]   --->   Operation 3384 'fcmp' 'tmp_302' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 310> <Delay = 5.03>
ST_312 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_151)   --->   "%or_ln94_151 = or i1 %icmp_ln94_303, i1 %icmp_ln94_302" [../src/matmul.cpp:94]   --->   Operation 3385 'or' 'or_ln94_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3386 [1/2] (3.34ns)   --->   "%tmp_302 = fcmp_olt  i32 %out_pool_load_150, i32 0" [../src/matmul.cpp:94]   --->   Operation 3386 'fcmp' 'tmp_302' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_151 = and i1 %or_ln94_151, i1 %tmp_302" [../src/matmul.cpp:94]   --->   Operation 3387 'and' 'and_ln94_151' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3388 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_151, void %._crit_edge295, void" [../src/matmul.cpp:94]   --->   Operation 3388 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3389 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_150" [../src/matmul.cpp:95]   --->   Operation 3389 'store' 'store_ln95' <Predicate = (and_ln94_151)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_312 : Operation 3390 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge295" [../src/matmul.cpp:95]   --->   Operation 3390 'br' 'br_ln95' <Predicate = (and_ln94_151)> <Delay = 0.00>
ST_312 : Operation 3391 [1/1] (0.00ns)   --->   "%out_pool_addr_151 = getelementptr i32 %out_pool, i64 0, i64 152" [../src/matmul.cpp:94]   --->   Operation 3391 'getelementptr' 'out_pool_addr_151' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3392 [2/2] (1.35ns)   --->   "%out_pool_load_151 = load i11 %out_pool_addr_151" [../src/matmul.cpp:94]   --->   Operation 3392 'load' 'out_pool_load_151' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 313 <SV = 311> <Delay = 4.70>
ST_313 : Operation 3393 [1/2] (1.35ns)   --->   "%out_pool_load_151 = load i11 %out_pool_addr_151" [../src/matmul.cpp:94]   --->   Operation 3393 'load' 'out_pool_load_151' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_313 : Operation 3394 [1/1] (0.00ns)   --->   "%bitcast_ln94_152 = bitcast i32 %out_pool_load_151" [../src/matmul.cpp:94]   --->   Operation 3394 'bitcast' 'bitcast_ln94_152' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3395 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_152, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3395 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3396 [1/1] (0.00ns)   --->   "%trunc_ln94_152 = trunc i32 %bitcast_ln94_152" [../src/matmul.cpp:94]   --->   Operation 3396 'trunc' 'trunc_ln94_152' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3397 [1/1] (0.85ns)   --->   "%icmp_ln94_304 = icmp_ne  i8 %tmp_303, i8 255" [../src/matmul.cpp:94]   --->   Operation 3397 'icmp' 'icmp_ln94_304' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3398 [1/1] (0.97ns)   --->   "%icmp_ln94_305 = icmp_eq  i23 %trunc_ln94_152, i23 0" [../src/matmul.cpp:94]   --->   Operation 3398 'icmp' 'icmp_ln94_305' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3399 [2/2] (3.34ns)   --->   "%tmp_304 = fcmp_olt  i32 %out_pool_load_151, i32 0" [../src/matmul.cpp:94]   --->   Operation 3399 'fcmp' 'tmp_304' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 312> <Delay = 5.03>
ST_314 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_152)   --->   "%or_ln94_152 = or i1 %icmp_ln94_305, i1 %icmp_ln94_304" [../src/matmul.cpp:94]   --->   Operation 3400 'or' 'or_ln94_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3401 [1/2] (3.34ns)   --->   "%tmp_304 = fcmp_olt  i32 %out_pool_load_151, i32 0" [../src/matmul.cpp:94]   --->   Operation 3401 'fcmp' 'tmp_304' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_152 = and i1 %or_ln94_152, i1 %tmp_304" [../src/matmul.cpp:94]   --->   Operation 3402 'and' 'and_ln94_152' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3403 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_152, void %._crit_edge296, void" [../src/matmul.cpp:94]   --->   Operation 3403 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3404 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_151" [../src/matmul.cpp:95]   --->   Operation 3404 'store' 'store_ln95' <Predicate = (and_ln94_152)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_314 : Operation 3405 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge296" [../src/matmul.cpp:95]   --->   Operation 3405 'br' 'br_ln95' <Predicate = (and_ln94_152)> <Delay = 0.00>
ST_314 : Operation 3406 [1/1] (0.00ns)   --->   "%out_pool_addr_152 = getelementptr i32 %out_pool, i64 0, i64 153" [../src/matmul.cpp:94]   --->   Operation 3406 'getelementptr' 'out_pool_addr_152' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3407 [2/2] (1.35ns)   --->   "%out_pool_load_152 = load i11 %out_pool_addr_152" [../src/matmul.cpp:94]   --->   Operation 3407 'load' 'out_pool_load_152' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 315 <SV = 313> <Delay = 4.70>
ST_315 : Operation 3408 [1/2] (1.35ns)   --->   "%out_pool_load_152 = load i11 %out_pool_addr_152" [../src/matmul.cpp:94]   --->   Operation 3408 'load' 'out_pool_load_152' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_315 : Operation 3409 [1/1] (0.00ns)   --->   "%bitcast_ln94_153 = bitcast i32 %out_pool_load_152" [../src/matmul.cpp:94]   --->   Operation 3409 'bitcast' 'bitcast_ln94_153' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3410 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_153, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3410 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3411 [1/1] (0.00ns)   --->   "%trunc_ln94_153 = trunc i32 %bitcast_ln94_153" [../src/matmul.cpp:94]   --->   Operation 3411 'trunc' 'trunc_ln94_153' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3412 [1/1] (0.85ns)   --->   "%icmp_ln94_306 = icmp_ne  i8 %tmp_305, i8 255" [../src/matmul.cpp:94]   --->   Operation 3412 'icmp' 'icmp_ln94_306' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3413 [1/1] (0.97ns)   --->   "%icmp_ln94_307 = icmp_eq  i23 %trunc_ln94_153, i23 0" [../src/matmul.cpp:94]   --->   Operation 3413 'icmp' 'icmp_ln94_307' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3414 [2/2] (3.34ns)   --->   "%tmp_306 = fcmp_olt  i32 %out_pool_load_152, i32 0" [../src/matmul.cpp:94]   --->   Operation 3414 'fcmp' 'tmp_306' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 314> <Delay = 5.03>
ST_316 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_153)   --->   "%or_ln94_153 = or i1 %icmp_ln94_307, i1 %icmp_ln94_306" [../src/matmul.cpp:94]   --->   Operation 3415 'or' 'or_ln94_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3416 [1/2] (3.34ns)   --->   "%tmp_306 = fcmp_olt  i32 %out_pool_load_152, i32 0" [../src/matmul.cpp:94]   --->   Operation 3416 'fcmp' 'tmp_306' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3417 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_153 = and i1 %or_ln94_153, i1 %tmp_306" [../src/matmul.cpp:94]   --->   Operation 3417 'and' 'and_ln94_153' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3418 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_153, void %._crit_edge297, void" [../src/matmul.cpp:94]   --->   Operation 3418 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3419 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_152" [../src/matmul.cpp:95]   --->   Operation 3419 'store' 'store_ln95' <Predicate = (and_ln94_153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_316 : Operation 3420 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge297" [../src/matmul.cpp:95]   --->   Operation 3420 'br' 'br_ln95' <Predicate = (and_ln94_153)> <Delay = 0.00>
ST_316 : Operation 3421 [1/1] (0.00ns)   --->   "%out_pool_addr_153 = getelementptr i32 %out_pool, i64 0, i64 154" [../src/matmul.cpp:94]   --->   Operation 3421 'getelementptr' 'out_pool_addr_153' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3422 [2/2] (1.35ns)   --->   "%out_pool_load_153 = load i11 %out_pool_addr_153" [../src/matmul.cpp:94]   --->   Operation 3422 'load' 'out_pool_load_153' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 317 <SV = 315> <Delay = 4.70>
ST_317 : Operation 3423 [1/2] (1.35ns)   --->   "%out_pool_load_153 = load i11 %out_pool_addr_153" [../src/matmul.cpp:94]   --->   Operation 3423 'load' 'out_pool_load_153' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_317 : Operation 3424 [1/1] (0.00ns)   --->   "%bitcast_ln94_154 = bitcast i32 %out_pool_load_153" [../src/matmul.cpp:94]   --->   Operation 3424 'bitcast' 'bitcast_ln94_154' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_154, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3425 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3426 [1/1] (0.00ns)   --->   "%trunc_ln94_154 = trunc i32 %bitcast_ln94_154" [../src/matmul.cpp:94]   --->   Operation 3426 'trunc' 'trunc_ln94_154' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3427 [1/1] (0.85ns)   --->   "%icmp_ln94_308 = icmp_ne  i8 %tmp_307, i8 255" [../src/matmul.cpp:94]   --->   Operation 3427 'icmp' 'icmp_ln94_308' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3428 [1/1] (0.97ns)   --->   "%icmp_ln94_309 = icmp_eq  i23 %trunc_ln94_154, i23 0" [../src/matmul.cpp:94]   --->   Operation 3428 'icmp' 'icmp_ln94_309' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3429 [2/2] (3.34ns)   --->   "%tmp_308 = fcmp_olt  i32 %out_pool_load_153, i32 0" [../src/matmul.cpp:94]   --->   Operation 3429 'fcmp' 'tmp_308' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 316> <Delay = 5.03>
ST_318 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_154)   --->   "%or_ln94_154 = or i1 %icmp_ln94_309, i1 %icmp_ln94_308" [../src/matmul.cpp:94]   --->   Operation 3430 'or' 'or_ln94_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3431 [1/2] (3.34ns)   --->   "%tmp_308 = fcmp_olt  i32 %out_pool_load_153, i32 0" [../src/matmul.cpp:94]   --->   Operation 3431 'fcmp' 'tmp_308' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3432 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_154 = and i1 %or_ln94_154, i1 %tmp_308" [../src/matmul.cpp:94]   --->   Operation 3432 'and' 'and_ln94_154' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3433 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_154, void %._crit_edge298, void" [../src/matmul.cpp:94]   --->   Operation 3433 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3434 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_153" [../src/matmul.cpp:95]   --->   Operation 3434 'store' 'store_ln95' <Predicate = (and_ln94_154)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_318 : Operation 3435 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge298" [../src/matmul.cpp:95]   --->   Operation 3435 'br' 'br_ln95' <Predicate = (and_ln94_154)> <Delay = 0.00>
ST_318 : Operation 3436 [1/1] (0.00ns)   --->   "%out_pool_addr_154 = getelementptr i32 %out_pool, i64 0, i64 155" [../src/matmul.cpp:94]   --->   Operation 3436 'getelementptr' 'out_pool_addr_154' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3437 [2/2] (1.35ns)   --->   "%out_pool_load_154 = load i11 %out_pool_addr_154" [../src/matmul.cpp:94]   --->   Operation 3437 'load' 'out_pool_load_154' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 319 <SV = 317> <Delay = 4.70>
ST_319 : Operation 3438 [1/2] (1.35ns)   --->   "%out_pool_load_154 = load i11 %out_pool_addr_154" [../src/matmul.cpp:94]   --->   Operation 3438 'load' 'out_pool_load_154' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_319 : Operation 3439 [1/1] (0.00ns)   --->   "%bitcast_ln94_155 = bitcast i32 %out_pool_load_154" [../src/matmul.cpp:94]   --->   Operation 3439 'bitcast' 'bitcast_ln94_155' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3440 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_155, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3440 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3441 [1/1] (0.00ns)   --->   "%trunc_ln94_155 = trunc i32 %bitcast_ln94_155" [../src/matmul.cpp:94]   --->   Operation 3441 'trunc' 'trunc_ln94_155' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3442 [1/1] (0.85ns)   --->   "%icmp_ln94_310 = icmp_ne  i8 %tmp_309, i8 255" [../src/matmul.cpp:94]   --->   Operation 3442 'icmp' 'icmp_ln94_310' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 3443 [1/1] (0.97ns)   --->   "%icmp_ln94_311 = icmp_eq  i23 %trunc_ln94_155, i23 0" [../src/matmul.cpp:94]   --->   Operation 3443 'icmp' 'icmp_ln94_311' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 3444 [2/2] (3.34ns)   --->   "%tmp_310 = fcmp_olt  i32 %out_pool_load_154, i32 0" [../src/matmul.cpp:94]   --->   Operation 3444 'fcmp' 'tmp_310' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 318> <Delay = 5.03>
ST_320 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_155)   --->   "%or_ln94_155 = or i1 %icmp_ln94_311, i1 %icmp_ln94_310" [../src/matmul.cpp:94]   --->   Operation 3445 'or' 'or_ln94_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3446 [1/2] (3.34ns)   --->   "%tmp_310 = fcmp_olt  i32 %out_pool_load_154, i32 0" [../src/matmul.cpp:94]   --->   Operation 3446 'fcmp' 'tmp_310' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3447 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_155 = and i1 %or_ln94_155, i1 %tmp_310" [../src/matmul.cpp:94]   --->   Operation 3447 'and' 'and_ln94_155' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3448 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_155, void %._crit_edge299, void" [../src/matmul.cpp:94]   --->   Operation 3448 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3449 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_154" [../src/matmul.cpp:95]   --->   Operation 3449 'store' 'store_ln95' <Predicate = (and_ln94_155)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_320 : Operation 3450 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge299" [../src/matmul.cpp:95]   --->   Operation 3450 'br' 'br_ln95' <Predicate = (and_ln94_155)> <Delay = 0.00>
ST_320 : Operation 3451 [1/1] (0.00ns)   --->   "%out_pool_addr_155 = getelementptr i32 %out_pool, i64 0, i64 156" [../src/matmul.cpp:94]   --->   Operation 3451 'getelementptr' 'out_pool_addr_155' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3452 [2/2] (1.35ns)   --->   "%out_pool_load_155 = load i11 %out_pool_addr_155" [../src/matmul.cpp:94]   --->   Operation 3452 'load' 'out_pool_load_155' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 321 <SV = 319> <Delay = 4.70>
ST_321 : Operation 3453 [1/2] (1.35ns)   --->   "%out_pool_load_155 = load i11 %out_pool_addr_155" [../src/matmul.cpp:94]   --->   Operation 3453 'load' 'out_pool_load_155' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_321 : Operation 3454 [1/1] (0.00ns)   --->   "%bitcast_ln94_156 = bitcast i32 %out_pool_load_155" [../src/matmul.cpp:94]   --->   Operation 3454 'bitcast' 'bitcast_ln94_156' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3455 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_156, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3455 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3456 [1/1] (0.00ns)   --->   "%trunc_ln94_156 = trunc i32 %bitcast_ln94_156" [../src/matmul.cpp:94]   --->   Operation 3456 'trunc' 'trunc_ln94_156' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3457 [1/1] (0.85ns)   --->   "%icmp_ln94_312 = icmp_ne  i8 %tmp_311, i8 255" [../src/matmul.cpp:94]   --->   Operation 3457 'icmp' 'icmp_ln94_312' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3458 [1/1] (0.97ns)   --->   "%icmp_ln94_313 = icmp_eq  i23 %trunc_ln94_156, i23 0" [../src/matmul.cpp:94]   --->   Operation 3458 'icmp' 'icmp_ln94_313' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3459 [2/2] (3.34ns)   --->   "%tmp_312 = fcmp_olt  i32 %out_pool_load_155, i32 0" [../src/matmul.cpp:94]   --->   Operation 3459 'fcmp' 'tmp_312' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 320> <Delay = 5.03>
ST_322 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_156)   --->   "%or_ln94_156 = or i1 %icmp_ln94_313, i1 %icmp_ln94_312" [../src/matmul.cpp:94]   --->   Operation 3460 'or' 'or_ln94_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3461 [1/2] (3.34ns)   --->   "%tmp_312 = fcmp_olt  i32 %out_pool_load_155, i32 0" [../src/matmul.cpp:94]   --->   Operation 3461 'fcmp' 'tmp_312' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3462 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_156 = and i1 %or_ln94_156, i1 %tmp_312" [../src/matmul.cpp:94]   --->   Operation 3462 'and' 'and_ln94_156' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3463 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_156, void %._crit_edge300, void" [../src/matmul.cpp:94]   --->   Operation 3463 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3464 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_155" [../src/matmul.cpp:95]   --->   Operation 3464 'store' 'store_ln95' <Predicate = (and_ln94_156)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_322 : Operation 3465 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge300" [../src/matmul.cpp:95]   --->   Operation 3465 'br' 'br_ln95' <Predicate = (and_ln94_156)> <Delay = 0.00>
ST_322 : Operation 3466 [1/1] (0.00ns)   --->   "%out_pool_addr_156 = getelementptr i32 %out_pool, i64 0, i64 157" [../src/matmul.cpp:94]   --->   Operation 3466 'getelementptr' 'out_pool_addr_156' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3467 [2/2] (1.35ns)   --->   "%out_pool_load_156 = load i11 %out_pool_addr_156" [../src/matmul.cpp:94]   --->   Operation 3467 'load' 'out_pool_load_156' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 323 <SV = 321> <Delay = 4.70>
ST_323 : Operation 3468 [1/2] (1.35ns)   --->   "%out_pool_load_156 = load i11 %out_pool_addr_156" [../src/matmul.cpp:94]   --->   Operation 3468 'load' 'out_pool_load_156' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_323 : Operation 3469 [1/1] (0.00ns)   --->   "%bitcast_ln94_157 = bitcast i32 %out_pool_load_156" [../src/matmul.cpp:94]   --->   Operation 3469 'bitcast' 'bitcast_ln94_157' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_157, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3470 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3471 [1/1] (0.00ns)   --->   "%trunc_ln94_157 = trunc i32 %bitcast_ln94_157" [../src/matmul.cpp:94]   --->   Operation 3471 'trunc' 'trunc_ln94_157' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3472 [1/1] (0.85ns)   --->   "%icmp_ln94_314 = icmp_ne  i8 %tmp_313, i8 255" [../src/matmul.cpp:94]   --->   Operation 3472 'icmp' 'icmp_ln94_314' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3473 [1/1] (0.97ns)   --->   "%icmp_ln94_315 = icmp_eq  i23 %trunc_ln94_157, i23 0" [../src/matmul.cpp:94]   --->   Operation 3473 'icmp' 'icmp_ln94_315' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3474 [2/2] (3.34ns)   --->   "%tmp_314 = fcmp_olt  i32 %out_pool_load_156, i32 0" [../src/matmul.cpp:94]   --->   Operation 3474 'fcmp' 'tmp_314' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 322> <Delay = 5.03>
ST_324 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_157)   --->   "%or_ln94_157 = or i1 %icmp_ln94_315, i1 %icmp_ln94_314" [../src/matmul.cpp:94]   --->   Operation 3475 'or' 'or_ln94_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3476 [1/2] (3.34ns)   --->   "%tmp_314 = fcmp_olt  i32 %out_pool_load_156, i32 0" [../src/matmul.cpp:94]   --->   Operation 3476 'fcmp' 'tmp_314' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3477 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_157 = and i1 %or_ln94_157, i1 %tmp_314" [../src/matmul.cpp:94]   --->   Operation 3477 'and' 'and_ln94_157' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3478 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_157, void %._crit_edge301, void" [../src/matmul.cpp:94]   --->   Operation 3478 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3479 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_156" [../src/matmul.cpp:95]   --->   Operation 3479 'store' 'store_ln95' <Predicate = (and_ln94_157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_324 : Operation 3480 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge301" [../src/matmul.cpp:95]   --->   Operation 3480 'br' 'br_ln95' <Predicate = (and_ln94_157)> <Delay = 0.00>
ST_324 : Operation 3481 [1/1] (0.00ns)   --->   "%out_pool_addr_157 = getelementptr i32 %out_pool, i64 0, i64 158" [../src/matmul.cpp:94]   --->   Operation 3481 'getelementptr' 'out_pool_addr_157' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3482 [2/2] (1.35ns)   --->   "%out_pool_load_157 = load i11 %out_pool_addr_157" [../src/matmul.cpp:94]   --->   Operation 3482 'load' 'out_pool_load_157' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 325 <SV = 323> <Delay = 4.70>
ST_325 : Operation 3483 [1/2] (1.35ns)   --->   "%out_pool_load_157 = load i11 %out_pool_addr_157" [../src/matmul.cpp:94]   --->   Operation 3483 'load' 'out_pool_load_157' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_325 : Operation 3484 [1/1] (0.00ns)   --->   "%bitcast_ln94_158 = bitcast i32 %out_pool_load_157" [../src/matmul.cpp:94]   --->   Operation 3484 'bitcast' 'bitcast_ln94_158' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3485 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_158, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3485 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3486 [1/1] (0.00ns)   --->   "%trunc_ln94_158 = trunc i32 %bitcast_ln94_158" [../src/matmul.cpp:94]   --->   Operation 3486 'trunc' 'trunc_ln94_158' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3487 [1/1] (0.85ns)   --->   "%icmp_ln94_316 = icmp_ne  i8 %tmp_315, i8 255" [../src/matmul.cpp:94]   --->   Operation 3487 'icmp' 'icmp_ln94_316' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3488 [1/1] (0.97ns)   --->   "%icmp_ln94_317 = icmp_eq  i23 %trunc_ln94_158, i23 0" [../src/matmul.cpp:94]   --->   Operation 3488 'icmp' 'icmp_ln94_317' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3489 [2/2] (3.34ns)   --->   "%tmp_316 = fcmp_olt  i32 %out_pool_load_157, i32 0" [../src/matmul.cpp:94]   --->   Operation 3489 'fcmp' 'tmp_316' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 324> <Delay = 5.03>
ST_326 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_158)   --->   "%or_ln94_158 = or i1 %icmp_ln94_317, i1 %icmp_ln94_316" [../src/matmul.cpp:94]   --->   Operation 3490 'or' 'or_ln94_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3491 [1/2] (3.34ns)   --->   "%tmp_316 = fcmp_olt  i32 %out_pool_load_157, i32 0" [../src/matmul.cpp:94]   --->   Operation 3491 'fcmp' 'tmp_316' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3492 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_158 = and i1 %or_ln94_158, i1 %tmp_316" [../src/matmul.cpp:94]   --->   Operation 3492 'and' 'and_ln94_158' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3493 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_158, void %._crit_edge302, void" [../src/matmul.cpp:94]   --->   Operation 3493 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3494 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_157" [../src/matmul.cpp:95]   --->   Operation 3494 'store' 'store_ln95' <Predicate = (and_ln94_158)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_326 : Operation 3495 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge302" [../src/matmul.cpp:95]   --->   Operation 3495 'br' 'br_ln95' <Predicate = (and_ln94_158)> <Delay = 0.00>
ST_326 : Operation 3496 [1/1] (0.00ns)   --->   "%out_pool_addr_158 = getelementptr i32 %out_pool, i64 0, i64 159" [../src/matmul.cpp:94]   --->   Operation 3496 'getelementptr' 'out_pool_addr_158' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3497 [2/2] (1.35ns)   --->   "%out_pool_load_158 = load i11 %out_pool_addr_158" [../src/matmul.cpp:94]   --->   Operation 3497 'load' 'out_pool_load_158' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 327 <SV = 325> <Delay = 4.70>
ST_327 : Operation 3498 [1/2] (1.35ns)   --->   "%out_pool_load_158 = load i11 %out_pool_addr_158" [../src/matmul.cpp:94]   --->   Operation 3498 'load' 'out_pool_load_158' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_327 : Operation 3499 [1/1] (0.00ns)   --->   "%bitcast_ln94_159 = bitcast i32 %out_pool_load_158" [../src/matmul.cpp:94]   --->   Operation 3499 'bitcast' 'bitcast_ln94_159' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_159, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3500 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3501 [1/1] (0.00ns)   --->   "%trunc_ln94_159 = trunc i32 %bitcast_ln94_159" [../src/matmul.cpp:94]   --->   Operation 3501 'trunc' 'trunc_ln94_159' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3502 [1/1] (0.85ns)   --->   "%icmp_ln94_318 = icmp_ne  i8 %tmp_317, i8 255" [../src/matmul.cpp:94]   --->   Operation 3502 'icmp' 'icmp_ln94_318' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3503 [1/1] (0.97ns)   --->   "%icmp_ln94_319 = icmp_eq  i23 %trunc_ln94_159, i23 0" [../src/matmul.cpp:94]   --->   Operation 3503 'icmp' 'icmp_ln94_319' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3504 [2/2] (3.34ns)   --->   "%tmp_318 = fcmp_olt  i32 %out_pool_load_158, i32 0" [../src/matmul.cpp:94]   --->   Operation 3504 'fcmp' 'tmp_318' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 326> <Delay = 5.03>
ST_328 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_159)   --->   "%or_ln94_159 = or i1 %icmp_ln94_319, i1 %icmp_ln94_318" [../src/matmul.cpp:94]   --->   Operation 3505 'or' 'or_ln94_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3506 [1/2] (3.34ns)   --->   "%tmp_318 = fcmp_olt  i32 %out_pool_load_158, i32 0" [../src/matmul.cpp:94]   --->   Operation 3506 'fcmp' 'tmp_318' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3507 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_159 = and i1 %or_ln94_159, i1 %tmp_318" [../src/matmul.cpp:94]   --->   Operation 3507 'and' 'and_ln94_159' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3508 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_159, void %._crit_edge303, void" [../src/matmul.cpp:94]   --->   Operation 3508 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3509 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_158" [../src/matmul.cpp:95]   --->   Operation 3509 'store' 'store_ln95' <Predicate = (and_ln94_159)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_328 : Operation 3510 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge303" [../src/matmul.cpp:95]   --->   Operation 3510 'br' 'br_ln95' <Predicate = (and_ln94_159)> <Delay = 0.00>
ST_328 : Operation 3511 [1/1] (0.00ns)   --->   "%out_pool_addr_159 = getelementptr i32 %out_pool, i64 0, i64 160" [../src/matmul.cpp:94]   --->   Operation 3511 'getelementptr' 'out_pool_addr_159' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3512 [2/2] (1.35ns)   --->   "%out_pool_load_159 = load i11 %out_pool_addr_159" [../src/matmul.cpp:94]   --->   Operation 3512 'load' 'out_pool_load_159' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 329 <SV = 327> <Delay = 4.70>
ST_329 : Operation 3513 [1/2] (1.35ns)   --->   "%out_pool_load_159 = load i11 %out_pool_addr_159" [../src/matmul.cpp:94]   --->   Operation 3513 'load' 'out_pool_load_159' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_329 : Operation 3514 [1/1] (0.00ns)   --->   "%bitcast_ln94_160 = bitcast i32 %out_pool_load_159" [../src/matmul.cpp:94]   --->   Operation 3514 'bitcast' 'bitcast_ln94_160' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3515 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_160, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3515 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln94_160 = trunc i32 %bitcast_ln94_160" [../src/matmul.cpp:94]   --->   Operation 3516 'trunc' 'trunc_ln94_160' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3517 [1/1] (0.85ns)   --->   "%icmp_ln94_320 = icmp_ne  i8 %tmp_319, i8 255" [../src/matmul.cpp:94]   --->   Operation 3517 'icmp' 'icmp_ln94_320' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3518 [1/1] (0.97ns)   --->   "%icmp_ln94_321 = icmp_eq  i23 %trunc_ln94_160, i23 0" [../src/matmul.cpp:94]   --->   Operation 3518 'icmp' 'icmp_ln94_321' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3519 [2/2] (3.34ns)   --->   "%tmp_320 = fcmp_olt  i32 %out_pool_load_159, i32 0" [../src/matmul.cpp:94]   --->   Operation 3519 'fcmp' 'tmp_320' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 328> <Delay = 5.03>
ST_330 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_160)   --->   "%or_ln94_160 = or i1 %icmp_ln94_321, i1 %icmp_ln94_320" [../src/matmul.cpp:94]   --->   Operation 3520 'or' 'or_ln94_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3521 [1/2] (3.34ns)   --->   "%tmp_320 = fcmp_olt  i32 %out_pool_load_159, i32 0" [../src/matmul.cpp:94]   --->   Operation 3521 'fcmp' 'tmp_320' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3522 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_160 = and i1 %or_ln94_160, i1 %tmp_320" [../src/matmul.cpp:94]   --->   Operation 3522 'and' 'and_ln94_160' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3523 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_160, void %._crit_edge304, void" [../src/matmul.cpp:94]   --->   Operation 3523 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3524 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_159" [../src/matmul.cpp:95]   --->   Operation 3524 'store' 'store_ln95' <Predicate = (and_ln94_160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_330 : Operation 3525 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge304" [../src/matmul.cpp:95]   --->   Operation 3525 'br' 'br_ln95' <Predicate = (and_ln94_160)> <Delay = 0.00>
ST_330 : Operation 3526 [1/1] (0.00ns)   --->   "%out_pool_addr_160 = getelementptr i32 %out_pool, i64 0, i64 161" [../src/matmul.cpp:94]   --->   Operation 3526 'getelementptr' 'out_pool_addr_160' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3527 [2/2] (1.35ns)   --->   "%out_pool_load_160 = load i11 %out_pool_addr_160" [../src/matmul.cpp:94]   --->   Operation 3527 'load' 'out_pool_load_160' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 331 <SV = 329> <Delay = 4.70>
ST_331 : Operation 3528 [1/2] (1.35ns)   --->   "%out_pool_load_160 = load i11 %out_pool_addr_160" [../src/matmul.cpp:94]   --->   Operation 3528 'load' 'out_pool_load_160' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_331 : Operation 3529 [1/1] (0.00ns)   --->   "%bitcast_ln94_161 = bitcast i32 %out_pool_load_160" [../src/matmul.cpp:94]   --->   Operation 3529 'bitcast' 'bitcast_ln94_161' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3530 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_161, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3530 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3531 [1/1] (0.00ns)   --->   "%trunc_ln94_161 = trunc i32 %bitcast_ln94_161" [../src/matmul.cpp:94]   --->   Operation 3531 'trunc' 'trunc_ln94_161' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3532 [1/1] (0.85ns)   --->   "%icmp_ln94_322 = icmp_ne  i8 %tmp_321, i8 255" [../src/matmul.cpp:94]   --->   Operation 3532 'icmp' 'icmp_ln94_322' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3533 [1/1] (0.97ns)   --->   "%icmp_ln94_323 = icmp_eq  i23 %trunc_ln94_161, i23 0" [../src/matmul.cpp:94]   --->   Operation 3533 'icmp' 'icmp_ln94_323' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3534 [2/2] (3.34ns)   --->   "%tmp_322 = fcmp_olt  i32 %out_pool_load_160, i32 0" [../src/matmul.cpp:94]   --->   Operation 3534 'fcmp' 'tmp_322' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 330> <Delay = 5.03>
ST_332 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_161)   --->   "%or_ln94_161 = or i1 %icmp_ln94_323, i1 %icmp_ln94_322" [../src/matmul.cpp:94]   --->   Operation 3535 'or' 'or_ln94_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 3536 [1/2] (3.34ns)   --->   "%tmp_322 = fcmp_olt  i32 %out_pool_load_160, i32 0" [../src/matmul.cpp:94]   --->   Operation 3536 'fcmp' 'tmp_322' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 3537 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_161 = and i1 %or_ln94_161, i1 %tmp_322" [../src/matmul.cpp:94]   --->   Operation 3537 'and' 'and_ln94_161' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 3538 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_161, void %._crit_edge305, void" [../src/matmul.cpp:94]   --->   Operation 3538 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3539 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_160" [../src/matmul.cpp:95]   --->   Operation 3539 'store' 'store_ln95' <Predicate = (and_ln94_161)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_332 : Operation 3540 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge305" [../src/matmul.cpp:95]   --->   Operation 3540 'br' 'br_ln95' <Predicate = (and_ln94_161)> <Delay = 0.00>
ST_332 : Operation 3541 [1/1] (0.00ns)   --->   "%out_pool_addr_161 = getelementptr i32 %out_pool, i64 0, i64 162" [../src/matmul.cpp:94]   --->   Operation 3541 'getelementptr' 'out_pool_addr_161' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3542 [2/2] (1.35ns)   --->   "%out_pool_load_161 = load i11 %out_pool_addr_161" [../src/matmul.cpp:94]   --->   Operation 3542 'load' 'out_pool_load_161' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 333 <SV = 331> <Delay = 4.70>
ST_333 : Operation 3543 [1/2] (1.35ns)   --->   "%out_pool_load_161 = load i11 %out_pool_addr_161" [../src/matmul.cpp:94]   --->   Operation 3543 'load' 'out_pool_load_161' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_333 : Operation 3544 [1/1] (0.00ns)   --->   "%bitcast_ln94_162 = bitcast i32 %out_pool_load_161" [../src/matmul.cpp:94]   --->   Operation 3544 'bitcast' 'bitcast_ln94_162' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_162, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3545 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3546 [1/1] (0.00ns)   --->   "%trunc_ln94_162 = trunc i32 %bitcast_ln94_162" [../src/matmul.cpp:94]   --->   Operation 3546 'trunc' 'trunc_ln94_162' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3547 [1/1] (0.85ns)   --->   "%icmp_ln94_324 = icmp_ne  i8 %tmp_323, i8 255" [../src/matmul.cpp:94]   --->   Operation 3547 'icmp' 'icmp_ln94_324' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3548 [1/1] (0.97ns)   --->   "%icmp_ln94_325 = icmp_eq  i23 %trunc_ln94_162, i23 0" [../src/matmul.cpp:94]   --->   Operation 3548 'icmp' 'icmp_ln94_325' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3549 [2/2] (3.34ns)   --->   "%tmp_324 = fcmp_olt  i32 %out_pool_load_161, i32 0" [../src/matmul.cpp:94]   --->   Operation 3549 'fcmp' 'tmp_324' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 332> <Delay = 5.03>
ST_334 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_162)   --->   "%or_ln94_162 = or i1 %icmp_ln94_325, i1 %icmp_ln94_324" [../src/matmul.cpp:94]   --->   Operation 3550 'or' 'or_ln94_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 3551 [1/2] (3.34ns)   --->   "%tmp_324 = fcmp_olt  i32 %out_pool_load_161, i32 0" [../src/matmul.cpp:94]   --->   Operation 3551 'fcmp' 'tmp_324' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 3552 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_162 = and i1 %or_ln94_162, i1 %tmp_324" [../src/matmul.cpp:94]   --->   Operation 3552 'and' 'and_ln94_162' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 3553 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_162, void %._crit_edge306, void" [../src/matmul.cpp:94]   --->   Operation 3553 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3554 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_161" [../src/matmul.cpp:95]   --->   Operation 3554 'store' 'store_ln95' <Predicate = (and_ln94_162)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_334 : Operation 3555 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge306" [../src/matmul.cpp:95]   --->   Operation 3555 'br' 'br_ln95' <Predicate = (and_ln94_162)> <Delay = 0.00>
ST_334 : Operation 3556 [1/1] (0.00ns)   --->   "%out_pool_addr_162 = getelementptr i32 %out_pool, i64 0, i64 163" [../src/matmul.cpp:94]   --->   Operation 3556 'getelementptr' 'out_pool_addr_162' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3557 [2/2] (1.35ns)   --->   "%out_pool_load_162 = load i11 %out_pool_addr_162" [../src/matmul.cpp:94]   --->   Operation 3557 'load' 'out_pool_load_162' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 335 <SV = 333> <Delay = 4.70>
ST_335 : Operation 3558 [1/2] (1.35ns)   --->   "%out_pool_load_162 = load i11 %out_pool_addr_162" [../src/matmul.cpp:94]   --->   Operation 3558 'load' 'out_pool_load_162' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_335 : Operation 3559 [1/1] (0.00ns)   --->   "%bitcast_ln94_163 = bitcast i32 %out_pool_load_162" [../src/matmul.cpp:94]   --->   Operation 3559 'bitcast' 'bitcast_ln94_163' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3560 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_163, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3560 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3561 [1/1] (0.00ns)   --->   "%trunc_ln94_163 = trunc i32 %bitcast_ln94_163" [../src/matmul.cpp:94]   --->   Operation 3561 'trunc' 'trunc_ln94_163' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3562 [1/1] (0.85ns)   --->   "%icmp_ln94_326 = icmp_ne  i8 %tmp_325, i8 255" [../src/matmul.cpp:94]   --->   Operation 3562 'icmp' 'icmp_ln94_326' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 3563 [1/1] (0.97ns)   --->   "%icmp_ln94_327 = icmp_eq  i23 %trunc_ln94_163, i23 0" [../src/matmul.cpp:94]   --->   Operation 3563 'icmp' 'icmp_ln94_327' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 3564 [2/2] (3.34ns)   --->   "%tmp_326 = fcmp_olt  i32 %out_pool_load_162, i32 0" [../src/matmul.cpp:94]   --->   Operation 3564 'fcmp' 'tmp_326' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 334> <Delay = 5.03>
ST_336 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_163)   --->   "%or_ln94_163 = or i1 %icmp_ln94_327, i1 %icmp_ln94_326" [../src/matmul.cpp:94]   --->   Operation 3565 'or' 'or_ln94_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 3566 [1/2] (3.34ns)   --->   "%tmp_326 = fcmp_olt  i32 %out_pool_load_162, i32 0" [../src/matmul.cpp:94]   --->   Operation 3566 'fcmp' 'tmp_326' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 3567 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_163 = and i1 %or_ln94_163, i1 %tmp_326" [../src/matmul.cpp:94]   --->   Operation 3567 'and' 'and_ln94_163' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 3568 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_163, void %._crit_edge307, void" [../src/matmul.cpp:94]   --->   Operation 3568 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3569 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_162" [../src/matmul.cpp:95]   --->   Operation 3569 'store' 'store_ln95' <Predicate = (and_ln94_163)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_336 : Operation 3570 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge307" [../src/matmul.cpp:95]   --->   Operation 3570 'br' 'br_ln95' <Predicate = (and_ln94_163)> <Delay = 0.00>
ST_336 : Operation 3571 [1/1] (0.00ns)   --->   "%out_pool_addr_163 = getelementptr i32 %out_pool, i64 0, i64 164" [../src/matmul.cpp:94]   --->   Operation 3571 'getelementptr' 'out_pool_addr_163' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3572 [2/2] (1.35ns)   --->   "%out_pool_load_163 = load i11 %out_pool_addr_163" [../src/matmul.cpp:94]   --->   Operation 3572 'load' 'out_pool_load_163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 337 <SV = 335> <Delay = 4.70>
ST_337 : Operation 3573 [1/2] (1.35ns)   --->   "%out_pool_load_163 = load i11 %out_pool_addr_163" [../src/matmul.cpp:94]   --->   Operation 3573 'load' 'out_pool_load_163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_337 : Operation 3574 [1/1] (0.00ns)   --->   "%bitcast_ln94_164 = bitcast i32 %out_pool_load_163" [../src/matmul.cpp:94]   --->   Operation 3574 'bitcast' 'bitcast_ln94_164' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_164, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3575 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3576 [1/1] (0.00ns)   --->   "%trunc_ln94_164 = trunc i32 %bitcast_ln94_164" [../src/matmul.cpp:94]   --->   Operation 3576 'trunc' 'trunc_ln94_164' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3577 [1/1] (0.85ns)   --->   "%icmp_ln94_328 = icmp_ne  i8 %tmp_327, i8 255" [../src/matmul.cpp:94]   --->   Operation 3577 'icmp' 'icmp_ln94_328' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 3578 [1/1] (0.97ns)   --->   "%icmp_ln94_329 = icmp_eq  i23 %trunc_ln94_164, i23 0" [../src/matmul.cpp:94]   --->   Operation 3578 'icmp' 'icmp_ln94_329' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 3579 [2/2] (3.34ns)   --->   "%tmp_328 = fcmp_olt  i32 %out_pool_load_163, i32 0" [../src/matmul.cpp:94]   --->   Operation 3579 'fcmp' 'tmp_328' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 336> <Delay = 5.03>
ST_338 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_164)   --->   "%or_ln94_164 = or i1 %icmp_ln94_329, i1 %icmp_ln94_328" [../src/matmul.cpp:94]   --->   Operation 3580 'or' 'or_ln94_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 3581 [1/2] (3.34ns)   --->   "%tmp_328 = fcmp_olt  i32 %out_pool_load_163, i32 0" [../src/matmul.cpp:94]   --->   Operation 3581 'fcmp' 'tmp_328' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 3582 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_164 = and i1 %or_ln94_164, i1 %tmp_328" [../src/matmul.cpp:94]   --->   Operation 3582 'and' 'and_ln94_164' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 3583 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_164, void %._crit_edge308, void" [../src/matmul.cpp:94]   --->   Operation 3583 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3584 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_163" [../src/matmul.cpp:95]   --->   Operation 3584 'store' 'store_ln95' <Predicate = (and_ln94_164)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_338 : Operation 3585 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge308" [../src/matmul.cpp:95]   --->   Operation 3585 'br' 'br_ln95' <Predicate = (and_ln94_164)> <Delay = 0.00>
ST_338 : Operation 3586 [1/1] (0.00ns)   --->   "%out_pool_addr_164 = getelementptr i32 %out_pool, i64 0, i64 165" [../src/matmul.cpp:94]   --->   Operation 3586 'getelementptr' 'out_pool_addr_164' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3587 [2/2] (1.35ns)   --->   "%out_pool_load_164 = load i11 %out_pool_addr_164" [../src/matmul.cpp:94]   --->   Operation 3587 'load' 'out_pool_load_164' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 339 <SV = 337> <Delay = 4.70>
ST_339 : Operation 3588 [1/2] (1.35ns)   --->   "%out_pool_load_164 = load i11 %out_pool_addr_164" [../src/matmul.cpp:94]   --->   Operation 3588 'load' 'out_pool_load_164' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_339 : Operation 3589 [1/1] (0.00ns)   --->   "%bitcast_ln94_165 = bitcast i32 %out_pool_load_164" [../src/matmul.cpp:94]   --->   Operation 3589 'bitcast' 'bitcast_ln94_165' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3590 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_165, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3590 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln94_165 = trunc i32 %bitcast_ln94_165" [../src/matmul.cpp:94]   --->   Operation 3591 'trunc' 'trunc_ln94_165' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3592 [1/1] (0.85ns)   --->   "%icmp_ln94_330 = icmp_ne  i8 %tmp_329, i8 255" [../src/matmul.cpp:94]   --->   Operation 3592 'icmp' 'icmp_ln94_330' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 3593 [1/1] (0.97ns)   --->   "%icmp_ln94_331 = icmp_eq  i23 %trunc_ln94_165, i23 0" [../src/matmul.cpp:94]   --->   Operation 3593 'icmp' 'icmp_ln94_331' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 3594 [2/2] (3.34ns)   --->   "%tmp_330 = fcmp_olt  i32 %out_pool_load_164, i32 0" [../src/matmul.cpp:94]   --->   Operation 3594 'fcmp' 'tmp_330' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 338> <Delay = 5.03>
ST_340 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_165)   --->   "%or_ln94_165 = or i1 %icmp_ln94_331, i1 %icmp_ln94_330" [../src/matmul.cpp:94]   --->   Operation 3595 'or' 'or_ln94_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 3596 [1/2] (3.34ns)   --->   "%tmp_330 = fcmp_olt  i32 %out_pool_load_164, i32 0" [../src/matmul.cpp:94]   --->   Operation 3596 'fcmp' 'tmp_330' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 3597 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_165 = and i1 %or_ln94_165, i1 %tmp_330" [../src/matmul.cpp:94]   --->   Operation 3597 'and' 'and_ln94_165' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 3598 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_165, void %._crit_edge309, void" [../src/matmul.cpp:94]   --->   Operation 3598 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3599 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_164" [../src/matmul.cpp:95]   --->   Operation 3599 'store' 'store_ln95' <Predicate = (and_ln94_165)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_340 : Operation 3600 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge309" [../src/matmul.cpp:95]   --->   Operation 3600 'br' 'br_ln95' <Predicate = (and_ln94_165)> <Delay = 0.00>
ST_340 : Operation 3601 [1/1] (0.00ns)   --->   "%out_pool_addr_165 = getelementptr i32 %out_pool, i64 0, i64 166" [../src/matmul.cpp:94]   --->   Operation 3601 'getelementptr' 'out_pool_addr_165' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3602 [2/2] (1.35ns)   --->   "%out_pool_load_165 = load i11 %out_pool_addr_165" [../src/matmul.cpp:94]   --->   Operation 3602 'load' 'out_pool_load_165' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 341 <SV = 339> <Delay = 4.70>
ST_341 : Operation 3603 [1/2] (1.35ns)   --->   "%out_pool_load_165 = load i11 %out_pool_addr_165" [../src/matmul.cpp:94]   --->   Operation 3603 'load' 'out_pool_load_165' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_341 : Operation 3604 [1/1] (0.00ns)   --->   "%bitcast_ln94_166 = bitcast i32 %out_pool_load_165" [../src/matmul.cpp:94]   --->   Operation 3604 'bitcast' 'bitcast_ln94_166' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3605 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_166, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3605 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3606 [1/1] (0.00ns)   --->   "%trunc_ln94_166 = trunc i32 %bitcast_ln94_166" [../src/matmul.cpp:94]   --->   Operation 3606 'trunc' 'trunc_ln94_166' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3607 [1/1] (0.85ns)   --->   "%icmp_ln94_332 = icmp_ne  i8 %tmp_331, i8 255" [../src/matmul.cpp:94]   --->   Operation 3607 'icmp' 'icmp_ln94_332' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 3608 [1/1] (0.97ns)   --->   "%icmp_ln94_333 = icmp_eq  i23 %trunc_ln94_166, i23 0" [../src/matmul.cpp:94]   --->   Operation 3608 'icmp' 'icmp_ln94_333' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 3609 [2/2] (3.34ns)   --->   "%tmp_332 = fcmp_olt  i32 %out_pool_load_165, i32 0" [../src/matmul.cpp:94]   --->   Operation 3609 'fcmp' 'tmp_332' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 340> <Delay = 5.03>
ST_342 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_166)   --->   "%or_ln94_166 = or i1 %icmp_ln94_333, i1 %icmp_ln94_332" [../src/matmul.cpp:94]   --->   Operation 3610 'or' 'or_ln94_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 3611 [1/2] (3.34ns)   --->   "%tmp_332 = fcmp_olt  i32 %out_pool_load_165, i32 0" [../src/matmul.cpp:94]   --->   Operation 3611 'fcmp' 'tmp_332' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 3612 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_166 = and i1 %or_ln94_166, i1 %tmp_332" [../src/matmul.cpp:94]   --->   Operation 3612 'and' 'and_ln94_166' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 3613 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_166, void %._crit_edge310, void" [../src/matmul.cpp:94]   --->   Operation 3613 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3614 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_165" [../src/matmul.cpp:95]   --->   Operation 3614 'store' 'store_ln95' <Predicate = (and_ln94_166)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_342 : Operation 3615 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge310" [../src/matmul.cpp:95]   --->   Operation 3615 'br' 'br_ln95' <Predicate = (and_ln94_166)> <Delay = 0.00>
ST_342 : Operation 3616 [1/1] (0.00ns)   --->   "%out_pool_addr_166 = getelementptr i32 %out_pool, i64 0, i64 167" [../src/matmul.cpp:94]   --->   Operation 3616 'getelementptr' 'out_pool_addr_166' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3617 [2/2] (1.35ns)   --->   "%out_pool_load_166 = load i11 %out_pool_addr_166" [../src/matmul.cpp:94]   --->   Operation 3617 'load' 'out_pool_load_166' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 343 <SV = 341> <Delay = 4.70>
ST_343 : Operation 3618 [1/2] (1.35ns)   --->   "%out_pool_load_166 = load i11 %out_pool_addr_166" [../src/matmul.cpp:94]   --->   Operation 3618 'load' 'out_pool_load_166' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_343 : Operation 3619 [1/1] (0.00ns)   --->   "%bitcast_ln94_167 = bitcast i32 %out_pool_load_166" [../src/matmul.cpp:94]   --->   Operation 3619 'bitcast' 'bitcast_ln94_167' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3620 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_167, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3620 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3621 [1/1] (0.00ns)   --->   "%trunc_ln94_167 = trunc i32 %bitcast_ln94_167" [../src/matmul.cpp:94]   --->   Operation 3621 'trunc' 'trunc_ln94_167' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3622 [1/1] (0.85ns)   --->   "%icmp_ln94_334 = icmp_ne  i8 %tmp_333, i8 255" [../src/matmul.cpp:94]   --->   Operation 3622 'icmp' 'icmp_ln94_334' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 3623 [1/1] (0.97ns)   --->   "%icmp_ln94_335 = icmp_eq  i23 %trunc_ln94_167, i23 0" [../src/matmul.cpp:94]   --->   Operation 3623 'icmp' 'icmp_ln94_335' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 3624 [2/2] (3.34ns)   --->   "%tmp_334 = fcmp_olt  i32 %out_pool_load_166, i32 0" [../src/matmul.cpp:94]   --->   Operation 3624 'fcmp' 'tmp_334' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 342> <Delay = 5.03>
ST_344 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_167)   --->   "%or_ln94_167 = or i1 %icmp_ln94_335, i1 %icmp_ln94_334" [../src/matmul.cpp:94]   --->   Operation 3625 'or' 'or_ln94_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 3626 [1/2] (3.34ns)   --->   "%tmp_334 = fcmp_olt  i32 %out_pool_load_166, i32 0" [../src/matmul.cpp:94]   --->   Operation 3626 'fcmp' 'tmp_334' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 3627 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_167 = and i1 %or_ln94_167, i1 %tmp_334" [../src/matmul.cpp:94]   --->   Operation 3627 'and' 'and_ln94_167' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 3628 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_167, void %._crit_edge311, void" [../src/matmul.cpp:94]   --->   Operation 3628 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3629 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_166" [../src/matmul.cpp:95]   --->   Operation 3629 'store' 'store_ln95' <Predicate = (and_ln94_167)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_344 : Operation 3630 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge311" [../src/matmul.cpp:95]   --->   Operation 3630 'br' 'br_ln95' <Predicate = (and_ln94_167)> <Delay = 0.00>
ST_344 : Operation 3631 [1/1] (0.00ns)   --->   "%out_pool_addr_167 = getelementptr i32 %out_pool, i64 0, i64 168" [../src/matmul.cpp:94]   --->   Operation 3631 'getelementptr' 'out_pool_addr_167' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3632 [2/2] (1.35ns)   --->   "%out_pool_load_167 = load i11 %out_pool_addr_167" [../src/matmul.cpp:94]   --->   Operation 3632 'load' 'out_pool_load_167' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 345 <SV = 343> <Delay = 4.70>
ST_345 : Operation 3633 [1/2] (1.35ns)   --->   "%out_pool_load_167 = load i11 %out_pool_addr_167" [../src/matmul.cpp:94]   --->   Operation 3633 'load' 'out_pool_load_167' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_345 : Operation 3634 [1/1] (0.00ns)   --->   "%bitcast_ln94_168 = bitcast i32 %out_pool_load_167" [../src/matmul.cpp:94]   --->   Operation 3634 'bitcast' 'bitcast_ln94_168' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3635 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_168, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3635 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3636 [1/1] (0.00ns)   --->   "%trunc_ln94_168 = trunc i32 %bitcast_ln94_168" [../src/matmul.cpp:94]   --->   Operation 3636 'trunc' 'trunc_ln94_168' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3637 [1/1] (0.85ns)   --->   "%icmp_ln94_336 = icmp_ne  i8 %tmp_335, i8 255" [../src/matmul.cpp:94]   --->   Operation 3637 'icmp' 'icmp_ln94_336' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 3638 [1/1] (0.97ns)   --->   "%icmp_ln94_337 = icmp_eq  i23 %trunc_ln94_168, i23 0" [../src/matmul.cpp:94]   --->   Operation 3638 'icmp' 'icmp_ln94_337' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 3639 [2/2] (3.34ns)   --->   "%tmp_336 = fcmp_olt  i32 %out_pool_load_167, i32 0" [../src/matmul.cpp:94]   --->   Operation 3639 'fcmp' 'tmp_336' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 344> <Delay = 5.03>
ST_346 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_168)   --->   "%or_ln94_168 = or i1 %icmp_ln94_337, i1 %icmp_ln94_336" [../src/matmul.cpp:94]   --->   Operation 3640 'or' 'or_ln94_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 3641 [1/2] (3.34ns)   --->   "%tmp_336 = fcmp_olt  i32 %out_pool_load_167, i32 0" [../src/matmul.cpp:94]   --->   Operation 3641 'fcmp' 'tmp_336' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 3642 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_168 = and i1 %or_ln94_168, i1 %tmp_336" [../src/matmul.cpp:94]   --->   Operation 3642 'and' 'and_ln94_168' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 3643 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_168, void %._crit_edge312, void" [../src/matmul.cpp:94]   --->   Operation 3643 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3644 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_167" [../src/matmul.cpp:95]   --->   Operation 3644 'store' 'store_ln95' <Predicate = (and_ln94_168)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_346 : Operation 3645 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge312" [../src/matmul.cpp:95]   --->   Operation 3645 'br' 'br_ln95' <Predicate = (and_ln94_168)> <Delay = 0.00>
ST_346 : Operation 3646 [1/1] (0.00ns)   --->   "%out_pool_addr_168 = getelementptr i32 %out_pool, i64 0, i64 169" [../src/matmul.cpp:94]   --->   Operation 3646 'getelementptr' 'out_pool_addr_168' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3647 [2/2] (1.35ns)   --->   "%out_pool_load_168 = load i11 %out_pool_addr_168" [../src/matmul.cpp:94]   --->   Operation 3647 'load' 'out_pool_load_168' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 347 <SV = 345> <Delay = 4.70>
ST_347 : Operation 3648 [1/2] (1.35ns)   --->   "%out_pool_load_168 = load i11 %out_pool_addr_168" [../src/matmul.cpp:94]   --->   Operation 3648 'load' 'out_pool_load_168' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_347 : Operation 3649 [1/1] (0.00ns)   --->   "%bitcast_ln94_169 = bitcast i32 %out_pool_load_168" [../src/matmul.cpp:94]   --->   Operation 3649 'bitcast' 'bitcast_ln94_169' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_169, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3650 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln94_169 = trunc i32 %bitcast_ln94_169" [../src/matmul.cpp:94]   --->   Operation 3651 'trunc' 'trunc_ln94_169' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3652 [1/1] (0.85ns)   --->   "%icmp_ln94_338 = icmp_ne  i8 %tmp_337, i8 255" [../src/matmul.cpp:94]   --->   Operation 3652 'icmp' 'icmp_ln94_338' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 3653 [1/1] (0.97ns)   --->   "%icmp_ln94_339 = icmp_eq  i23 %trunc_ln94_169, i23 0" [../src/matmul.cpp:94]   --->   Operation 3653 'icmp' 'icmp_ln94_339' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 3654 [2/2] (3.34ns)   --->   "%tmp_338 = fcmp_olt  i32 %out_pool_load_168, i32 0" [../src/matmul.cpp:94]   --->   Operation 3654 'fcmp' 'tmp_338' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 346> <Delay = 5.03>
ST_348 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_169)   --->   "%or_ln94_169 = or i1 %icmp_ln94_339, i1 %icmp_ln94_338" [../src/matmul.cpp:94]   --->   Operation 3655 'or' 'or_ln94_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3656 [1/2] (3.34ns)   --->   "%tmp_338 = fcmp_olt  i32 %out_pool_load_168, i32 0" [../src/matmul.cpp:94]   --->   Operation 3656 'fcmp' 'tmp_338' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3657 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_169 = and i1 %or_ln94_169, i1 %tmp_338" [../src/matmul.cpp:94]   --->   Operation 3657 'and' 'and_ln94_169' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3658 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_169, void %._crit_edge313, void" [../src/matmul.cpp:94]   --->   Operation 3658 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3659 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_168" [../src/matmul.cpp:95]   --->   Operation 3659 'store' 'store_ln95' <Predicate = (and_ln94_169)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_348 : Operation 3660 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge313" [../src/matmul.cpp:95]   --->   Operation 3660 'br' 'br_ln95' <Predicate = (and_ln94_169)> <Delay = 0.00>
ST_348 : Operation 3661 [1/1] (0.00ns)   --->   "%out_pool_addr_169 = getelementptr i32 %out_pool, i64 0, i64 170" [../src/matmul.cpp:94]   --->   Operation 3661 'getelementptr' 'out_pool_addr_169' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3662 [2/2] (1.35ns)   --->   "%out_pool_load_169 = load i11 %out_pool_addr_169" [../src/matmul.cpp:94]   --->   Operation 3662 'load' 'out_pool_load_169' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 349 <SV = 347> <Delay = 4.70>
ST_349 : Operation 3663 [1/2] (1.35ns)   --->   "%out_pool_load_169 = load i11 %out_pool_addr_169" [../src/matmul.cpp:94]   --->   Operation 3663 'load' 'out_pool_load_169' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_349 : Operation 3664 [1/1] (0.00ns)   --->   "%bitcast_ln94_170 = bitcast i32 %out_pool_load_169" [../src/matmul.cpp:94]   --->   Operation 3664 'bitcast' 'bitcast_ln94_170' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_170, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3665 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3666 [1/1] (0.00ns)   --->   "%trunc_ln94_170 = trunc i32 %bitcast_ln94_170" [../src/matmul.cpp:94]   --->   Operation 3666 'trunc' 'trunc_ln94_170' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3667 [1/1] (0.85ns)   --->   "%icmp_ln94_340 = icmp_ne  i8 %tmp_339, i8 255" [../src/matmul.cpp:94]   --->   Operation 3667 'icmp' 'icmp_ln94_340' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3668 [1/1] (0.97ns)   --->   "%icmp_ln94_341 = icmp_eq  i23 %trunc_ln94_170, i23 0" [../src/matmul.cpp:94]   --->   Operation 3668 'icmp' 'icmp_ln94_341' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3669 [2/2] (3.34ns)   --->   "%tmp_340 = fcmp_olt  i32 %out_pool_load_169, i32 0" [../src/matmul.cpp:94]   --->   Operation 3669 'fcmp' 'tmp_340' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 348> <Delay = 5.03>
ST_350 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_170)   --->   "%or_ln94_170 = or i1 %icmp_ln94_341, i1 %icmp_ln94_340" [../src/matmul.cpp:94]   --->   Operation 3670 'or' 'or_ln94_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3671 [1/2] (3.34ns)   --->   "%tmp_340 = fcmp_olt  i32 %out_pool_load_169, i32 0" [../src/matmul.cpp:94]   --->   Operation 3671 'fcmp' 'tmp_340' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3672 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_170 = and i1 %or_ln94_170, i1 %tmp_340" [../src/matmul.cpp:94]   --->   Operation 3672 'and' 'and_ln94_170' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3673 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_170, void %._crit_edge314, void" [../src/matmul.cpp:94]   --->   Operation 3673 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3674 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_169" [../src/matmul.cpp:95]   --->   Operation 3674 'store' 'store_ln95' <Predicate = (and_ln94_170)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_350 : Operation 3675 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge314" [../src/matmul.cpp:95]   --->   Operation 3675 'br' 'br_ln95' <Predicate = (and_ln94_170)> <Delay = 0.00>
ST_350 : Operation 3676 [1/1] (0.00ns)   --->   "%out_pool_addr_170 = getelementptr i32 %out_pool, i64 0, i64 171" [../src/matmul.cpp:94]   --->   Operation 3676 'getelementptr' 'out_pool_addr_170' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3677 [2/2] (1.35ns)   --->   "%out_pool_load_170 = load i11 %out_pool_addr_170" [../src/matmul.cpp:94]   --->   Operation 3677 'load' 'out_pool_load_170' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 351 <SV = 349> <Delay = 4.70>
ST_351 : Operation 3678 [1/2] (1.35ns)   --->   "%out_pool_load_170 = load i11 %out_pool_addr_170" [../src/matmul.cpp:94]   --->   Operation 3678 'load' 'out_pool_load_170' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_351 : Operation 3679 [1/1] (0.00ns)   --->   "%bitcast_ln94_171 = bitcast i32 %out_pool_load_170" [../src/matmul.cpp:94]   --->   Operation 3679 'bitcast' 'bitcast_ln94_171' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_171, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3680 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3681 [1/1] (0.00ns)   --->   "%trunc_ln94_171 = trunc i32 %bitcast_ln94_171" [../src/matmul.cpp:94]   --->   Operation 3681 'trunc' 'trunc_ln94_171' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3682 [1/1] (0.85ns)   --->   "%icmp_ln94_342 = icmp_ne  i8 %tmp_341, i8 255" [../src/matmul.cpp:94]   --->   Operation 3682 'icmp' 'icmp_ln94_342' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3683 [1/1] (0.97ns)   --->   "%icmp_ln94_343 = icmp_eq  i23 %trunc_ln94_171, i23 0" [../src/matmul.cpp:94]   --->   Operation 3683 'icmp' 'icmp_ln94_343' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3684 [2/2] (3.34ns)   --->   "%tmp_342 = fcmp_olt  i32 %out_pool_load_170, i32 0" [../src/matmul.cpp:94]   --->   Operation 3684 'fcmp' 'tmp_342' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 350> <Delay = 5.03>
ST_352 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_171)   --->   "%or_ln94_171 = or i1 %icmp_ln94_343, i1 %icmp_ln94_342" [../src/matmul.cpp:94]   --->   Operation 3685 'or' 'or_ln94_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3686 [1/2] (3.34ns)   --->   "%tmp_342 = fcmp_olt  i32 %out_pool_load_170, i32 0" [../src/matmul.cpp:94]   --->   Operation 3686 'fcmp' 'tmp_342' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3687 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_171 = and i1 %or_ln94_171, i1 %tmp_342" [../src/matmul.cpp:94]   --->   Operation 3687 'and' 'and_ln94_171' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3688 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_171, void %._crit_edge315, void" [../src/matmul.cpp:94]   --->   Operation 3688 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3689 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_170" [../src/matmul.cpp:95]   --->   Operation 3689 'store' 'store_ln95' <Predicate = (and_ln94_171)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_352 : Operation 3690 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge315" [../src/matmul.cpp:95]   --->   Operation 3690 'br' 'br_ln95' <Predicate = (and_ln94_171)> <Delay = 0.00>
ST_352 : Operation 3691 [1/1] (0.00ns)   --->   "%out_pool_addr_171 = getelementptr i32 %out_pool, i64 0, i64 172" [../src/matmul.cpp:94]   --->   Operation 3691 'getelementptr' 'out_pool_addr_171' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3692 [2/2] (1.35ns)   --->   "%out_pool_load_171 = load i11 %out_pool_addr_171" [../src/matmul.cpp:94]   --->   Operation 3692 'load' 'out_pool_load_171' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 353 <SV = 351> <Delay = 4.70>
ST_353 : Operation 3693 [1/2] (1.35ns)   --->   "%out_pool_load_171 = load i11 %out_pool_addr_171" [../src/matmul.cpp:94]   --->   Operation 3693 'load' 'out_pool_load_171' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_353 : Operation 3694 [1/1] (0.00ns)   --->   "%bitcast_ln94_172 = bitcast i32 %out_pool_load_171" [../src/matmul.cpp:94]   --->   Operation 3694 'bitcast' 'bitcast_ln94_172' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3695 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_172, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3695 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln94_172 = trunc i32 %bitcast_ln94_172" [../src/matmul.cpp:94]   --->   Operation 3696 'trunc' 'trunc_ln94_172' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3697 [1/1] (0.85ns)   --->   "%icmp_ln94_344 = icmp_ne  i8 %tmp_343, i8 255" [../src/matmul.cpp:94]   --->   Operation 3697 'icmp' 'icmp_ln94_344' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3698 [1/1] (0.97ns)   --->   "%icmp_ln94_345 = icmp_eq  i23 %trunc_ln94_172, i23 0" [../src/matmul.cpp:94]   --->   Operation 3698 'icmp' 'icmp_ln94_345' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3699 [2/2] (3.34ns)   --->   "%tmp_344 = fcmp_olt  i32 %out_pool_load_171, i32 0" [../src/matmul.cpp:94]   --->   Operation 3699 'fcmp' 'tmp_344' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 352> <Delay = 5.03>
ST_354 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_172)   --->   "%or_ln94_172 = or i1 %icmp_ln94_345, i1 %icmp_ln94_344" [../src/matmul.cpp:94]   --->   Operation 3700 'or' 'or_ln94_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3701 [1/2] (3.34ns)   --->   "%tmp_344 = fcmp_olt  i32 %out_pool_load_171, i32 0" [../src/matmul.cpp:94]   --->   Operation 3701 'fcmp' 'tmp_344' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3702 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_172 = and i1 %or_ln94_172, i1 %tmp_344" [../src/matmul.cpp:94]   --->   Operation 3702 'and' 'and_ln94_172' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3703 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_172, void %._crit_edge316, void" [../src/matmul.cpp:94]   --->   Operation 3703 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3704 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_171" [../src/matmul.cpp:95]   --->   Operation 3704 'store' 'store_ln95' <Predicate = (and_ln94_172)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_354 : Operation 3705 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge316" [../src/matmul.cpp:95]   --->   Operation 3705 'br' 'br_ln95' <Predicate = (and_ln94_172)> <Delay = 0.00>
ST_354 : Operation 3706 [1/1] (0.00ns)   --->   "%out_pool_addr_172 = getelementptr i32 %out_pool, i64 0, i64 173" [../src/matmul.cpp:94]   --->   Operation 3706 'getelementptr' 'out_pool_addr_172' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3707 [2/2] (1.35ns)   --->   "%out_pool_load_172 = load i11 %out_pool_addr_172" [../src/matmul.cpp:94]   --->   Operation 3707 'load' 'out_pool_load_172' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 355 <SV = 353> <Delay = 4.70>
ST_355 : Operation 3708 [1/2] (1.35ns)   --->   "%out_pool_load_172 = load i11 %out_pool_addr_172" [../src/matmul.cpp:94]   --->   Operation 3708 'load' 'out_pool_load_172' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_355 : Operation 3709 [1/1] (0.00ns)   --->   "%bitcast_ln94_173 = bitcast i32 %out_pool_load_172" [../src/matmul.cpp:94]   --->   Operation 3709 'bitcast' 'bitcast_ln94_173' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3710 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_173, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3710 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3711 [1/1] (0.00ns)   --->   "%trunc_ln94_173 = trunc i32 %bitcast_ln94_173" [../src/matmul.cpp:94]   --->   Operation 3711 'trunc' 'trunc_ln94_173' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3712 [1/1] (0.85ns)   --->   "%icmp_ln94_346 = icmp_ne  i8 %tmp_345, i8 255" [../src/matmul.cpp:94]   --->   Operation 3712 'icmp' 'icmp_ln94_346' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 3713 [1/1] (0.97ns)   --->   "%icmp_ln94_347 = icmp_eq  i23 %trunc_ln94_173, i23 0" [../src/matmul.cpp:94]   --->   Operation 3713 'icmp' 'icmp_ln94_347' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 3714 [2/2] (3.34ns)   --->   "%tmp_346 = fcmp_olt  i32 %out_pool_load_172, i32 0" [../src/matmul.cpp:94]   --->   Operation 3714 'fcmp' 'tmp_346' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 354> <Delay = 5.03>
ST_356 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_173)   --->   "%or_ln94_173 = or i1 %icmp_ln94_347, i1 %icmp_ln94_346" [../src/matmul.cpp:94]   --->   Operation 3715 'or' 'or_ln94_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3716 [1/2] (3.34ns)   --->   "%tmp_346 = fcmp_olt  i32 %out_pool_load_172, i32 0" [../src/matmul.cpp:94]   --->   Operation 3716 'fcmp' 'tmp_346' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3717 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_173 = and i1 %or_ln94_173, i1 %tmp_346" [../src/matmul.cpp:94]   --->   Operation 3717 'and' 'and_ln94_173' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3718 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_173, void %._crit_edge317, void" [../src/matmul.cpp:94]   --->   Operation 3718 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3719 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_172" [../src/matmul.cpp:95]   --->   Operation 3719 'store' 'store_ln95' <Predicate = (and_ln94_173)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_356 : Operation 3720 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge317" [../src/matmul.cpp:95]   --->   Operation 3720 'br' 'br_ln95' <Predicate = (and_ln94_173)> <Delay = 0.00>
ST_356 : Operation 3721 [1/1] (0.00ns)   --->   "%out_pool_addr_173 = getelementptr i32 %out_pool, i64 0, i64 174" [../src/matmul.cpp:94]   --->   Operation 3721 'getelementptr' 'out_pool_addr_173' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3722 [2/2] (1.35ns)   --->   "%out_pool_load_173 = load i11 %out_pool_addr_173" [../src/matmul.cpp:94]   --->   Operation 3722 'load' 'out_pool_load_173' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 357 <SV = 355> <Delay = 4.70>
ST_357 : Operation 3723 [1/2] (1.35ns)   --->   "%out_pool_load_173 = load i11 %out_pool_addr_173" [../src/matmul.cpp:94]   --->   Operation 3723 'load' 'out_pool_load_173' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_357 : Operation 3724 [1/1] (0.00ns)   --->   "%bitcast_ln94_174 = bitcast i32 %out_pool_load_173" [../src/matmul.cpp:94]   --->   Operation 3724 'bitcast' 'bitcast_ln94_174' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_174, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3725 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3726 [1/1] (0.00ns)   --->   "%trunc_ln94_174 = trunc i32 %bitcast_ln94_174" [../src/matmul.cpp:94]   --->   Operation 3726 'trunc' 'trunc_ln94_174' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3727 [1/1] (0.85ns)   --->   "%icmp_ln94_348 = icmp_ne  i8 %tmp_347, i8 255" [../src/matmul.cpp:94]   --->   Operation 3727 'icmp' 'icmp_ln94_348' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3728 [1/1] (0.97ns)   --->   "%icmp_ln94_349 = icmp_eq  i23 %trunc_ln94_174, i23 0" [../src/matmul.cpp:94]   --->   Operation 3728 'icmp' 'icmp_ln94_349' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3729 [2/2] (3.34ns)   --->   "%tmp_348 = fcmp_olt  i32 %out_pool_load_173, i32 0" [../src/matmul.cpp:94]   --->   Operation 3729 'fcmp' 'tmp_348' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 356> <Delay = 5.03>
ST_358 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_174)   --->   "%or_ln94_174 = or i1 %icmp_ln94_349, i1 %icmp_ln94_348" [../src/matmul.cpp:94]   --->   Operation 3730 'or' 'or_ln94_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3731 [1/2] (3.34ns)   --->   "%tmp_348 = fcmp_olt  i32 %out_pool_load_173, i32 0" [../src/matmul.cpp:94]   --->   Operation 3731 'fcmp' 'tmp_348' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3732 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_174 = and i1 %or_ln94_174, i1 %tmp_348" [../src/matmul.cpp:94]   --->   Operation 3732 'and' 'and_ln94_174' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3733 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_174, void %._crit_edge318, void" [../src/matmul.cpp:94]   --->   Operation 3733 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3734 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_173" [../src/matmul.cpp:95]   --->   Operation 3734 'store' 'store_ln95' <Predicate = (and_ln94_174)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_358 : Operation 3735 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge318" [../src/matmul.cpp:95]   --->   Operation 3735 'br' 'br_ln95' <Predicate = (and_ln94_174)> <Delay = 0.00>
ST_358 : Operation 3736 [1/1] (0.00ns)   --->   "%out_pool_addr_174 = getelementptr i32 %out_pool, i64 0, i64 175" [../src/matmul.cpp:94]   --->   Operation 3736 'getelementptr' 'out_pool_addr_174' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3737 [2/2] (1.35ns)   --->   "%out_pool_load_174 = load i11 %out_pool_addr_174" [../src/matmul.cpp:94]   --->   Operation 3737 'load' 'out_pool_load_174' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 359 <SV = 357> <Delay = 4.70>
ST_359 : Operation 3738 [1/2] (1.35ns)   --->   "%out_pool_load_174 = load i11 %out_pool_addr_174" [../src/matmul.cpp:94]   --->   Operation 3738 'load' 'out_pool_load_174' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_359 : Operation 3739 [1/1] (0.00ns)   --->   "%bitcast_ln94_175 = bitcast i32 %out_pool_load_174" [../src/matmul.cpp:94]   --->   Operation 3739 'bitcast' 'bitcast_ln94_175' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3740 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_175, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3740 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3741 [1/1] (0.00ns)   --->   "%trunc_ln94_175 = trunc i32 %bitcast_ln94_175" [../src/matmul.cpp:94]   --->   Operation 3741 'trunc' 'trunc_ln94_175' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3742 [1/1] (0.85ns)   --->   "%icmp_ln94_350 = icmp_ne  i8 %tmp_349, i8 255" [../src/matmul.cpp:94]   --->   Operation 3742 'icmp' 'icmp_ln94_350' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 3743 [1/1] (0.97ns)   --->   "%icmp_ln94_351 = icmp_eq  i23 %trunc_ln94_175, i23 0" [../src/matmul.cpp:94]   --->   Operation 3743 'icmp' 'icmp_ln94_351' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 3744 [2/2] (3.34ns)   --->   "%tmp_350 = fcmp_olt  i32 %out_pool_load_174, i32 0" [../src/matmul.cpp:94]   --->   Operation 3744 'fcmp' 'tmp_350' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 358> <Delay = 5.03>
ST_360 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_175)   --->   "%or_ln94_175 = or i1 %icmp_ln94_351, i1 %icmp_ln94_350" [../src/matmul.cpp:94]   --->   Operation 3745 'or' 'or_ln94_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3746 [1/2] (3.34ns)   --->   "%tmp_350 = fcmp_olt  i32 %out_pool_load_174, i32 0" [../src/matmul.cpp:94]   --->   Operation 3746 'fcmp' 'tmp_350' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3747 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_175 = and i1 %or_ln94_175, i1 %tmp_350" [../src/matmul.cpp:94]   --->   Operation 3747 'and' 'and_ln94_175' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3748 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_175, void %._crit_edge319, void" [../src/matmul.cpp:94]   --->   Operation 3748 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3749 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_174" [../src/matmul.cpp:95]   --->   Operation 3749 'store' 'store_ln95' <Predicate = (and_ln94_175)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_360 : Operation 3750 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge319" [../src/matmul.cpp:95]   --->   Operation 3750 'br' 'br_ln95' <Predicate = (and_ln94_175)> <Delay = 0.00>
ST_360 : Operation 3751 [1/1] (0.00ns)   --->   "%out_pool_addr_175 = getelementptr i32 %out_pool, i64 0, i64 176" [../src/matmul.cpp:94]   --->   Operation 3751 'getelementptr' 'out_pool_addr_175' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3752 [2/2] (1.35ns)   --->   "%out_pool_load_175 = load i11 %out_pool_addr_175" [../src/matmul.cpp:94]   --->   Operation 3752 'load' 'out_pool_load_175' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 361 <SV = 359> <Delay = 4.70>
ST_361 : Operation 3753 [1/2] (1.35ns)   --->   "%out_pool_load_175 = load i11 %out_pool_addr_175" [../src/matmul.cpp:94]   --->   Operation 3753 'load' 'out_pool_load_175' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_361 : Operation 3754 [1/1] (0.00ns)   --->   "%bitcast_ln94_176 = bitcast i32 %out_pool_load_175" [../src/matmul.cpp:94]   --->   Operation 3754 'bitcast' 'bitcast_ln94_176' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3755 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_176, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3755 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3756 [1/1] (0.00ns)   --->   "%trunc_ln94_176 = trunc i32 %bitcast_ln94_176" [../src/matmul.cpp:94]   --->   Operation 3756 'trunc' 'trunc_ln94_176' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3757 [1/1] (0.85ns)   --->   "%icmp_ln94_352 = icmp_ne  i8 %tmp_351, i8 255" [../src/matmul.cpp:94]   --->   Operation 3757 'icmp' 'icmp_ln94_352' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3758 [1/1] (0.97ns)   --->   "%icmp_ln94_353 = icmp_eq  i23 %trunc_ln94_176, i23 0" [../src/matmul.cpp:94]   --->   Operation 3758 'icmp' 'icmp_ln94_353' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3759 [2/2] (3.34ns)   --->   "%tmp_352 = fcmp_olt  i32 %out_pool_load_175, i32 0" [../src/matmul.cpp:94]   --->   Operation 3759 'fcmp' 'tmp_352' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 360> <Delay = 5.03>
ST_362 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_176)   --->   "%or_ln94_176 = or i1 %icmp_ln94_353, i1 %icmp_ln94_352" [../src/matmul.cpp:94]   --->   Operation 3760 'or' 'or_ln94_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3761 [1/2] (3.34ns)   --->   "%tmp_352 = fcmp_olt  i32 %out_pool_load_175, i32 0" [../src/matmul.cpp:94]   --->   Operation 3761 'fcmp' 'tmp_352' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3762 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_176 = and i1 %or_ln94_176, i1 %tmp_352" [../src/matmul.cpp:94]   --->   Operation 3762 'and' 'and_ln94_176' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3763 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_176, void %._crit_edge320, void" [../src/matmul.cpp:94]   --->   Operation 3763 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3764 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_175" [../src/matmul.cpp:95]   --->   Operation 3764 'store' 'store_ln95' <Predicate = (and_ln94_176)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_362 : Operation 3765 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge320" [../src/matmul.cpp:95]   --->   Operation 3765 'br' 'br_ln95' <Predicate = (and_ln94_176)> <Delay = 0.00>
ST_362 : Operation 3766 [1/1] (0.00ns)   --->   "%out_pool_addr_176 = getelementptr i32 %out_pool, i64 0, i64 177" [../src/matmul.cpp:94]   --->   Operation 3766 'getelementptr' 'out_pool_addr_176' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3767 [2/2] (1.35ns)   --->   "%out_pool_load_176 = load i11 %out_pool_addr_176" [../src/matmul.cpp:94]   --->   Operation 3767 'load' 'out_pool_load_176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 363 <SV = 361> <Delay = 4.70>
ST_363 : Operation 3768 [1/2] (1.35ns)   --->   "%out_pool_load_176 = load i11 %out_pool_addr_176" [../src/matmul.cpp:94]   --->   Operation 3768 'load' 'out_pool_load_176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_363 : Operation 3769 [1/1] (0.00ns)   --->   "%bitcast_ln94_177 = bitcast i32 %out_pool_load_176" [../src/matmul.cpp:94]   --->   Operation 3769 'bitcast' 'bitcast_ln94_177' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_177, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3770 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3771 [1/1] (0.00ns)   --->   "%trunc_ln94_177 = trunc i32 %bitcast_ln94_177" [../src/matmul.cpp:94]   --->   Operation 3771 'trunc' 'trunc_ln94_177' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3772 [1/1] (0.85ns)   --->   "%icmp_ln94_354 = icmp_ne  i8 %tmp_353, i8 255" [../src/matmul.cpp:94]   --->   Operation 3772 'icmp' 'icmp_ln94_354' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 3773 [1/1] (0.97ns)   --->   "%icmp_ln94_355 = icmp_eq  i23 %trunc_ln94_177, i23 0" [../src/matmul.cpp:94]   --->   Operation 3773 'icmp' 'icmp_ln94_355' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 3774 [2/2] (3.34ns)   --->   "%tmp_354 = fcmp_olt  i32 %out_pool_load_176, i32 0" [../src/matmul.cpp:94]   --->   Operation 3774 'fcmp' 'tmp_354' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 362> <Delay = 5.03>
ST_364 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_177)   --->   "%or_ln94_177 = or i1 %icmp_ln94_355, i1 %icmp_ln94_354" [../src/matmul.cpp:94]   --->   Operation 3775 'or' 'or_ln94_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3776 [1/2] (3.34ns)   --->   "%tmp_354 = fcmp_olt  i32 %out_pool_load_176, i32 0" [../src/matmul.cpp:94]   --->   Operation 3776 'fcmp' 'tmp_354' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3777 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_177 = and i1 %or_ln94_177, i1 %tmp_354" [../src/matmul.cpp:94]   --->   Operation 3777 'and' 'and_ln94_177' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3778 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_177, void %._crit_edge321, void" [../src/matmul.cpp:94]   --->   Operation 3778 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3779 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_176" [../src/matmul.cpp:95]   --->   Operation 3779 'store' 'store_ln95' <Predicate = (and_ln94_177)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_364 : Operation 3780 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge321" [../src/matmul.cpp:95]   --->   Operation 3780 'br' 'br_ln95' <Predicate = (and_ln94_177)> <Delay = 0.00>
ST_364 : Operation 3781 [1/1] (0.00ns)   --->   "%out_pool_addr_177 = getelementptr i32 %out_pool, i64 0, i64 178" [../src/matmul.cpp:94]   --->   Operation 3781 'getelementptr' 'out_pool_addr_177' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3782 [2/2] (1.35ns)   --->   "%out_pool_load_177 = load i11 %out_pool_addr_177" [../src/matmul.cpp:94]   --->   Operation 3782 'load' 'out_pool_load_177' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 365 <SV = 363> <Delay = 4.70>
ST_365 : Operation 3783 [1/2] (1.35ns)   --->   "%out_pool_load_177 = load i11 %out_pool_addr_177" [../src/matmul.cpp:94]   --->   Operation 3783 'load' 'out_pool_load_177' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_365 : Operation 3784 [1/1] (0.00ns)   --->   "%bitcast_ln94_178 = bitcast i32 %out_pool_load_177" [../src/matmul.cpp:94]   --->   Operation 3784 'bitcast' 'bitcast_ln94_178' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_178, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3785 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3786 [1/1] (0.00ns)   --->   "%trunc_ln94_178 = trunc i32 %bitcast_ln94_178" [../src/matmul.cpp:94]   --->   Operation 3786 'trunc' 'trunc_ln94_178' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3787 [1/1] (0.85ns)   --->   "%icmp_ln94_356 = icmp_ne  i8 %tmp_355, i8 255" [../src/matmul.cpp:94]   --->   Operation 3787 'icmp' 'icmp_ln94_356' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3788 [1/1] (0.97ns)   --->   "%icmp_ln94_357 = icmp_eq  i23 %trunc_ln94_178, i23 0" [../src/matmul.cpp:94]   --->   Operation 3788 'icmp' 'icmp_ln94_357' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3789 [2/2] (3.34ns)   --->   "%tmp_356 = fcmp_olt  i32 %out_pool_load_177, i32 0" [../src/matmul.cpp:94]   --->   Operation 3789 'fcmp' 'tmp_356' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 364> <Delay = 5.03>
ST_366 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_178)   --->   "%or_ln94_178 = or i1 %icmp_ln94_357, i1 %icmp_ln94_356" [../src/matmul.cpp:94]   --->   Operation 3790 'or' 'or_ln94_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3791 [1/2] (3.34ns)   --->   "%tmp_356 = fcmp_olt  i32 %out_pool_load_177, i32 0" [../src/matmul.cpp:94]   --->   Operation 3791 'fcmp' 'tmp_356' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3792 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_178 = and i1 %or_ln94_178, i1 %tmp_356" [../src/matmul.cpp:94]   --->   Operation 3792 'and' 'and_ln94_178' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3793 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_178, void %._crit_edge322, void" [../src/matmul.cpp:94]   --->   Operation 3793 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3794 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_177" [../src/matmul.cpp:95]   --->   Operation 3794 'store' 'store_ln95' <Predicate = (and_ln94_178)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_366 : Operation 3795 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge322" [../src/matmul.cpp:95]   --->   Operation 3795 'br' 'br_ln95' <Predicate = (and_ln94_178)> <Delay = 0.00>
ST_366 : Operation 3796 [1/1] (0.00ns)   --->   "%out_pool_addr_178 = getelementptr i32 %out_pool, i64 0, i64 179" [../src/matmul.cpp:94]   --->   Operation 3796 'getelementptr' 'out_pool_addr_178' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3797 [2/2] (1.35ns)   --->   "%out_pool_load_178 = load i11 %out_pool_addr_178" [../src/matmul.cpp:94]   --->   Operation 3797 'load' 'out_pool_load_178' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 367 <SV = 365> <Delay = 4.70>
ST_367 : Operation 3798 [1/2] (1.35ns)   --->   "%out_pool_load_178 = load i11 %out_pool_addr_178" [../src/matmul.cpp:94]   --->   Operation 3798 'load' 'out_pool_load_178' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_367 : Operation 3799 [1/1] (0.00ns)   --->   "%bitcast_ln94_179 = bitcast i32 %out_pool_load_178" [../src/matmul.cpp:94]   --->   Operation 3799 'bitcast' 'bitcast_ln94_179' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_179, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3800 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3801 [1/1] (0.00ns)   --->   "%trunc_ln94_179 = trunc i32 %bitcast_ln94_179" [../src/matmul.cpp:94]   --->   Operation 3801 'trunc' 'trunc_ln94_179' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3802 [1/1] (0.85ns)   --->   "%icmp_ln94_358 = icmp_ne  i8 %tmp_357, i8 255" [../src/matmul.cpp:94]   --->   Operation 3802 'icmp' 'icmp_ln94_358' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 3803 [1/1] (0.97ns)   --->   "%icmp_ln94_359 = icmp_eq  i23 %trunc_ln94_179, i23 0" [../src/matmul.cpp:94]   --->   Operation 3803 'icmp' 'icmp_ln94_359' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 3804 [2/2] (3.34ns)   --->   "%tmp_358 = fcmp_olt  i32 %out_pool_load_178, i32 0" [../src/matmul.cpp:94]   --->   Operation 3804 'fcmp' 'tmp_358' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 366> <Delay = 5.03>
ST_368 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_179)   --->   "%or_ln94_179 = or i1 %icmp_ln94_359, i1 %icmp_ln94_358" [../src/matmul.cpp:94]   --->   Operation 3805 'or' 'or_ln94_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3806 [1/2] (3.34ns)   --->   "%tmp_358 = fcmp_olt  i32 %out_pool_load_178, i32 0" [../src/matmul.cpp:94]   --->   Operation 3806 'fcmp' 'tmp_358' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3807 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_179 = and i1 %or_ln94_179, i1 %tmp_358" [../src/matmul.cpp:94]   --->   Operation 3807 'and' 'and_ln94_179' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3808 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_179, void %._crit_edge323, void" [../src/matmul.cpp:94]   --->   Operation 3808 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3809 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_178" [../src/matmul.cpp:95]   --->   Operation 3809 'store' 'store_ln95' <Predicate = (and_ln94_179)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_368 : Operation 3810 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge323" [../src/matmul.cpp:95]   --->   Operation 3810 'br' 'br_ln95' <Predicate = (and_ln94_179)> <Delay = 0.00>
ST_368 : Operation 3811 [1/1] (0.00ns)   --->   "%out_pool_addr_179 = getelementptr i32 %out_pool, i64 0, i64 180" [../src/matmul.cpp:94]   --->   Operation 3811 'getelementptr' 'out_pool_addr_179' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3812 [2/2] (1.35ns)   --->   "%out_pool_load_179 = load i11 %out_pool_addr_179" [../src/matmul.cpp:94]   --->   Operation 3812 'load' 'out_pool_load_179' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 369 <SV = 367> <Delay = 4.70>
ST_369 : Operation 3813 [1/2] (1.35ns)   --->   "%out_pool_load_179 = load i11 %out_pool_addr_179" [../src/matmul.cpp:94]   --->   Operation 3813 'load' 'out_pool_load_179' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_369 : Operation 3814 [1/1] (0.00ns)   --->   "%bitcast_ln94_180 = bitcast i32 %out_pool_load_179" [../src/matmul.cpp:94]   --->   Operation 3814 'bitcast' 'bitcast_ln94_180' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3815 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_180, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3815 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3816 [1/1] (0.00ns)   --->   "%trunc_ln94_180 = trunc i32 %bitcast_ln94_180" [../src/matmul.cpp:94]   --->   Operation 3816 'trunc' 'trunc_ln94_180' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3817 [1/1] (0.85ns)   --->   "%icmp_ln94_360 = icmp_ne  i8 %tmp_359, i8 255" [../src/matmul.cpp:94]   --->   Operation 3817 'icmp' 'icmp_ln94_360' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3818 [1/1] (0.97ns)   --->   "%icmp_ln94_361 = icmp_eq  i23 %trunc_ln94_180, i23 0" [../src/matmul.cpp:94]   --->   Operation 3818 'icmp' 'icmp_ln94_361' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3819 [2/2] (3.34ns)   --->   "%tmp_360 = fcmp_olt  i32 %out_pool_load_179, i32 0" [../src/matmul.cpp:94]   --->   Operation 3819 'fcmp' 'tmp_360' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 368> <Delay = 5.03>
ST_370 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_180)   --->   "%or_ln94_180 = or i1 %icmp_ln94_361, i1 %icmp_ln94_360" [../src/matmul.cpp:94]   --->   Operation 3820 'or' 'or_ln94_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3821 [1/2] (3.34ns)   --->   "%tmp_360 = fcmp_olt  i32 %out_pool_load_179, i32 0" [../src/matmul.cpp:94]   --->   Operation 3821 'fcmp' 'tmp_360' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3822 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_180 = and i1 %or_ln94_180, i1 %tmp_360" [../src/matmul.cpp:94]   --->   Operation 3822 'and' 'and_ln94_180' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3823 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_180, void %._crit_edge324, void" [../src/matmul.cpp:94]   --->   Operation 3823 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3824 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_179" [../src/matmul.cpp:95]   --->   Operation 3824 'store' 'store_ln95' <Predicate = (and_ln94_180)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_370 : Operation 3825 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge324" [../src/matmul.cpp:95]   --->   Operation 3825 'br' 'br_ln95' <Predicate = (and_ln94_180)> <Delay = 0.00>
ST_370 : Operation 3826 [1/1] (0.00ns)   --->   "%out_pool_addr_180 = getelementptr i32 %out_pool, i64 0, i64 181" [../src/matmul.cpp:94]   --->   Operation 3826 'getelementptr' 'out_pool_addr_180' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3827 [2/2] (1.35ns)   --->   "%out_pool_load_180 = load i11 %out_pool_addr_180" [../src/matmul.cpp:94]   --->   Operation 3827 'load' 'out_pool_load_180' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 371 <SV = 369> <Delay = 4.70>
ST_371 : Operation 3828 [1/2] (1.35ns)   --->   "%out_pool_load_180 = load i11 %out_pool_addr_180" [../src/matmul.cpp:94]   --->   Operation 3828 'load' 'out_pool_load_180' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_371 : Operation 3829 [1/1] (0.00ns)   --->   "%bitcast_ln94_181 = bitcast i32 %out_pool_load_180" [../src/matmul.cpp:94]   --->   Operation 3829 'bitcast' 'bitcast_ln94_181' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3830 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_181, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3830 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln94_181 = trunc i32 %bitcast_ln94_181" [../src/matmul.cpp:94]   --->   Operation 3831 'trunc' 'trunc_ln94_181' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3832 [1/1] (0.85ns)   --->   "%icmp_ln94_362 = icmp_ne  i8 %tmp_361, i8 255" [../src/matmul.cpp:94]   --->   Operation 3832 'icmp' 'icmp_ln94_362' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 3833 [1/1] (0.97ns)   --->   "%icmp_ln94_363 = icmp_eq  i23 %trunc_ln94_181, i23 0" [../src/matmul.cpp:94]   --->   Operation 3833 'icmp' 'icmp_ln94_363' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 3834 [2/2] (3.34ns)   --->   "%tmp_362 = fcmp_olt  i32 %out_pool_load_180, i32 0" [../src/matmul.cpp:94]   --->   Operation 3834 'fcmp' 'tmp_362' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 370> <Delay = 5.03>
ST_372 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_181)   --->   "%or_ln94_181 = or i1 %icmp_ln94_363, i1 %icmp_ln94_362" [../src/matmul.cpp:94]   --->   Operation 3835 'or' 'or_ln94_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3836 [1/2] (3.34ns)   --->   "%tmp_362 = fcmp_olt  i32 %out_pool_load_180, i32 0" [../src/matmul.cpp:94]   --->   Operation 3836 'fcmp' 'tmp_362' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3837 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_181 = and i1 %or_ln94_181, i1 %tmp_362" [../src/matmul.cpp:94]   --->   Operation 3837 'and' 'and_ln94_181' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3838 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_181, void %._crit_edge325, void" [../src/matmul.cpp:94]   --->   Operation 3838 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3839 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_180" [../src/matmul.cpp:95]   --->   Operation 3839 'store' 'store_ln95' <Predicate = (and_ln94_181)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_372 : Operation 3840 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge325" [../src/matmul.cpp:95]   --->   Operation 3840 'br' 'br_ln95' <Predicate = (and_ln94_181)> <Delay = 0.00>
ST_372 : Operation 3841 [1/1] (0.00ns)   --->   "%out_pool_addr_181 = getelementptr i32 %out_pool, i64 0, i64 182" [../src/matmul.cpp:94]   --->   Operation 3841 'getelementptr' 'out_pool_addr_181' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3842 [2/2] (1.35ns)   --->   "%out_pool_load_181 = load i11 %out_pool_addr_181" [../src/matmul.cpp:94]   --->   Operation 3842 'load' 'out_pool_load_181' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 373 <SV = 371> <Delay = 4.70>
ST_373 : Operation 3843 [1/2] (1.35ns)   --->   "%out_pool_load_181 = load i11 %out_pool_addr_181" [../src/matmul.cpp:94]   --->   Operation 3843 'load' 'out_pool_load_181' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_373 : Operation 3844 [1/1] (0.00ns)   --->   "%bitcast_ln94_182 = bitcast i32 %out_pool_load_181" [../src/matmul.cpp:94]   --->   Operation 3844 'bitcast' 'bitcast_ln94_182' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_182, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3845 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3846 [1/1] (0.00ns)   --->   "%trunc_ln94_182 = trunc i32 %bitcast_ln94_182" [../src/matmul.cpp:94]   --->   Operation 3846 'trunc' 'trunc_ln94_182' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3847 [1/1] (0.85ns)   --->   "%icmp_ln94_364 = icmp_ne  i8 %tmp_363, i8 255" [../src/matmul.cpp:94]   --->   Operation 3847 'icmp' 'icmp_ln94_364' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3848 [1/1] (0.97ns)   --->   "%icmp_ln94_365 = icmp_eq  i23 %trunc_ln94_182, i23 0" [../src/matmul.cpp:94]   --->   Operation 3848 'icmp' 'icmp_ln94_365' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3849 [2/2] (3.34ns)   --->   "%tmp_364 = fcmp_olt  i32 %out_pool_load_181, i32 0" [../src/matmul.cpp:94]   --->   Operation 3849 'fcmp' 'tmp_364' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 372> <Delay = 5.03>
ST_374 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_182)   --->   "%or_ln94_182 = or i1 %icmp_ln94_365, i1 %icmp_ln94_364" [../src/matmul.cpp:94]   --->   Operation 3850 'or' 'or_ln94_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3851 [1/2] (3.34ns)   --->   "%tmp_364 = fcmp_olt  i32 %out_pool_load_181, i32 0" [../src/matmul.cpp:94]   --->   Operation 3851 'fcmp' 'tmp_364' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3852 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_182 = and i1 %or_ln94_182, i1 %tmp_364" [../src/matmul.cpp:94]   --->   Operation 3852 'and' 'and_ln94_182' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3853 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_182, void %._crit_edge326, void" [../src/matmul.cpp:94]   --->   Operation 3853 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3854 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_181" [../src/matmul.cpp:95]   --->   Operation 3854 'store' 'store_ln95' <Predicate = (and_ln94_182)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_374 : Operation 3855 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge326" [../src/matmul.cpp:95]   --->   Operation 3855 'br' 'br_ln95' <Predicate = (and_ln94_182)> <Delay = 0.00>
ST_374 : Operation 3856 [1/1] (0.00ns)   --->   "%out_pool_addr_182 = getelementptr i32 %out_pool, i64 0, i64 183" [../src/matmul.cpp:94]   --->   Operation 3856 'getelementptr' 'out_pool_addr_182' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3857 [2/2] (1.35ns)   --->   "%out_pool_load_182 = load i11 %out_pool_addr_182" [../src/matmul.cpp:94]   --->   Operation 3857 'load' 'out_pool_load_182' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 375 <SV = 373> <Delay = 4.70>
ST_375 : Operation 3858 [1/2] (1.35ns)   --->   "%out_pool_load_182 = load i11 %out_pool_addr_182" [../src/matmul.cpp:94]   --->   Operation 3858 'load' 'out_pool_load_182' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_375 : Operation 3859 [1/1] (0.00ns)   --->   "%bitcast_ln94_183 = bitcast i32 %out_pool_load_182" [../src/matmul.cpp:94]   --->   Operation 3859 'bitcast' 'bitcast_ln94_183' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3860 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_183, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3860 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3861 [1/1] (0.00ns)   --->   "%trunc_ln94_183 = trunc i32 %bitcast_ln94_183" [../src/matmul.cpp:94]   --->   Operation 3861 'trunc' 'trunc_ln94_183' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3862 [1/1] (0.85ns)   --->   "%icmp_ln94_366 = icmp_ne  i8 %tmp_365, i8 255" [../src/matmul.cpp:94]   --->   Operation 3862 'icmp' 'icmp_ln94_366' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3863 [1/1] (0.97ns)   --->   "%icmp_ln94_367 = icmp_eq  i23 %trunc_ln94_183, i23 0" [../src/matmul.cpp:94]   --->   Operation 3863 'icmp' 'icmp_ln94_367' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3864 [2/2] (3.34ns)   --->   "%tmp_366 = fcmp_olt  i32 %out_pool_load_182, i32 0" [../src/matmul.cpp:94]   --->   Operation 3864 'fcmp' 'tmp_366' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 374> <Delay = 5.03>
ST_376 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_183)   --->   "%or_ln94_183 = or i1 %icmp_ln94_367, i1 %icmp_ln94_366" [../src/matmul.cpp:94]   --->   Operation 3865 'or' 'or_ln94_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3866 [1/2] (3.34ns)   --->   "%tmp_366 = fcmp_olt  i32 %out_pool_load_182, i32 0" [../src/matmul.cpp:94]   --->   Operation 3866 'fcmp' 'tmp_366' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3867 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_183 = and i1 %or_ln94_183, i1 %tmp_366" [../src/matmul.cpp:94]   --->   Operation 3867 'and' 'and_ln94_183' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3868 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_183, void %._crit_edge327, void" [../src/matmul.cpp:94]   --->   Operation 3868 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3869 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_182" [../src/matmul.cpp:95]   --->   Operation 3869 'store' 'store_ln95' <Predicate = (and_ln94_183)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_376 : Operation 3870 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge327" [../src/matmul.cpp:95]   --->   Operation 3870 'br' 'br_ln95' <Predicate = (and_ln94_183)> <Delay = 0.00>
ST_376 : Operation 3871 [1/1] (0.00ns)   --->   "%out_pool_addr_183 = getelementptr i32 %out_pool, i64 0, i64 184" [../src/matmul.cpp:94]   --->   Operation 3871 'getelementptr' 'out_pool_addr_183' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3872 [2/2] (1.35ns)   --->   "%out_pool_load_183 = load i11 %out_pool_addr_183" [../src/matmul.cpp:94]   --->   Operation 3872 'load' 'out_pool_load_183' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 377 <SV = 375> <Delay = 4.70>
ST_377 : Operation 3873 [1/2] (1.35ns)   --->   "%out_pool_load_183 = load i11 %out_pool_addr_183" [../src/matmul.cpp:94]   --->   Operation 3873 'load' 'out_pool_load_183' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_377 : Operation 3874 [1/1] (0.00ns)   --->   "%bitcast_ln94_184 = bitcast i32 %out_pool_load_183" [../src/matmul.cpp:94]   --->   Operation 3874 'bitcast' 'bitcast_ln94_184' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3875 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_184, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3875 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3876 [1/1] (0.00ns)   --->   "%trunc_ln94_184 = trunc i32 %bitcast_ln94_184" [../src/matmul.cpp:94]   --->   Operation 3876 'trunc' 'trunc_ln94_184' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3877 [1/1] (0.85ns)   --->   "%icmp_ln94_368 = icmp_ne  i8 %tmp_367, i8 255" [../src/matmul.cpp:94]   --->   Operation 3877 'icmp' 'icmp_ln94_368' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3878 [1/1] (0.97ns)   --->   "%icmp_ln94_369 = icmp_eq  i23 %trunc_ln94_184, i23 0" [../src/matmul.cpp:94]   --->   Operation 3878 'icmp' 'icmp_ln94_369' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3879 [2/2] (3.34ns)   --->   "%tmp_368 = fcmp_olt  i32 %out_pool_load_183, i32 0" [../src/matmul.cpp:94]   --->   Operation 3879 'fcmp' 'tmp_368' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 376> <Delay = 5.03>
ST_378 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_184)   --->   "%or_ln94_184 = or i1 %icmp_ln94_369, i1 %icmp_ln94_368" [../src/matmul.cpp:94]   --->   Operation 3880 'or' 'or_ln94_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3881 [1/2] (3.34ns)   --->   "%tmp_368 = fcmp_olt  i32 %out_pool_load_183, i32 0" [../src/matmul.cpp:94]   --->   Operation 3881 'fcmp' 'tmp_368' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3882 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_184 = and i1 %or_ln94_184, i1 %tmp_368" [../src/matmul.cpp:94]   --->   Operation 3882 'and' 'and_ln94_184' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3883 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_184, void %._crit_edge328, void" [../src/matmul.cpp:94]   --->   Operation 3883 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3884 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_183" [../src/matmul.cpp:95]   --->   Operation 3884 'store' 'store_ln95' <Predicate = (and_ln94_184)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_378 : Operation 3885 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge328" [../src/matmul.cpp:95]   --->   Operation 3885 'br' 'br_ln95' <Predicate = (and_ln94_184)> <Delay = 0.00>
ST_378 : Operation 3886 [1/1] (0.00ns)   --->   "%out_pool_addr_184 = getelementptr i32 %out_pool, i64 0, i64 185" [../src/matmul.cpp:94]   --->   Operation 3886 'getelementptr' 'out_pool_addr_184' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3887 [2/2] (1.35ns)   --->   "%out_pool_load_184 = load i11 %out_pool_addr_184" [../src/matmul.cpp:94]   --->   Operation 3887 'load' 'out_pool_load_184' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 379 <SV = 377> <Delay = 4.70>
ST_379 : Operation 3888 [1/2] (1.35ns)   --->   "%out_pool_load_184 = load i11 %out_pool_addr_184" [../src/matmul.cpp:94]   --->   Operation 3888 'load' 'out_pool_load_184' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_379 : Operation 3889 [1/1] (0.00ns)   --->   "%bitcast_ln94_185 = bitcast i32 %out_pool_load_184" [../src/matmul.cpp:94]   --->   Operation 3889 'bitcast' 'bitcast_ln94_185' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3890 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_185, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3890 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3891 [1/1] (0.00ns)   --->   "%trunc_ln94_185 = trunc i32 %bitcast_ln94_185" [../src/matmul.cpp:94]   --->   Operation 3891 'trunc' 'trunc_ln94_185' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3892 [1/1] (0.85ns)   --->   "%icmp_ln94_370 = icmp_ne  i8 %tmp_369, i8 255" [../src/matmul.cpp:94]   --->   Operation 3892 'icmp' 'icmp_ln94_370' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 3893 [1/1] (0.97ns)   --->   "%icmp_ln94_371 = icmp_eq  i23 %trunc_ln94_185, i23 0" [../src/matmul.cpp:94]   --->   Operation 3893 'icmp' 'icmp_ln94_371' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 3894 [2/2] (3.34ns)   --->   "%tmp_370 = fcmp_olt  i32 %out_pool_load_184, i32 0" [../src/matmul.cpp:94]   --->   Operation 3894 'fcmp' 'tmp_370' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 378> <Delay = 5.03>
ST_380 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_185)   --->   "%or_ln94_185 = or i1 %icmp_ln94_371, i1 %icmp_ln94_370" [../src/matmul.cpp:94]   --->   Operation 3895 'or' 'or_ln94_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3896 [1/2] (3.34ns)   --->   "%tmp_370 = fcmp_olt  i32 %out_pool_load_184, i32 0" [../src/matmul.cpp:94]   --->   Operation 3896 'fcmp' 'tmp_370' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3897 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_185 = and i1 %or_ln94_185, i1 %tmp_370" [../src/matmul.cpp:94]   --->   Operation 3897 'and' 'and_ln94_185' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3898 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_185, void %._crit_edge329, void" [../src/matmul.cpp:94]   --->   Operation 3898 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3899 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_184" [../src/matmul.cpp:95]   --->   Operation 3899 'store' 'store_ln95' <Predicate = (and_ln94_185)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_380 : Operation 3900 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge329" [../src/matmul.cpp:95]   --->   Operation 3900 'br' 'br_ln95' <Predicate = (and_ln94_185)> <Delay = 0.00>
ST_380 : Operation 3901 [1/1] (0.00ns)   --->   "%out_pool_addr_185 = getelementptr i32 %out_pool, i64 0, i64 186" [../src/matmul.cpp:94]   --->   Operation 3901 'getelementptr' 'out_pool_addr_185' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3902 [2/2] (1.35ns)   --->   "%out_pool_load_185 = load i11 %out_pool_addr_185" [../src/matmul.cpp:94]   --->   Operation 3902 'load' 'out_pool_load_185' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 381 <SV = 379> <Delay = 4.70>
ST_381 : Operation 3903 [1/2] (1.35ns)   --->   "%out_pool_load_185 = load i11 %out_pool_addr_185" [../src/matmul.cpp:94]   --->   Operation 3903 'load' 'out_pool_load_185' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_381 : Operation 3904 [1/1] (0.00ns)   --->   "%bitcast_ln94_186 = bitcast i32 %out_pool_load_185" [../src/matmul.cpp:94]   --->   Operation 3904 'bitcast' 'bitcast_ln94_186' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3905 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_186, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3905 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3906 [1/1] (0.00ns)   --->   "%trunc_ln94_186 = trunc i32 %bitcast_ln94_186" [../src/matmul.cpp:94]   --->   Operation 3906 'trunc' 'trunc_ln94_186' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3907 [1/1] (0.85ns)   --->   "%icmp_ln94_372 = icmp_ne  i8 %tmp_371, i8 255" [../src/matmul.cpp:94]   --->   Operation 3907 'icmp' 'icmp_ln94_372' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3908 [1/1] (0.97ns)   --->   "%icmp_ln94_373 = icmp_eq  i23 %trunc_ln94_186, i23 0" [../src/matmul.cpp:94]   --->   Operation 3908 'icmp' 'icmp_ln94_373' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3909 [2/2] (3.34ns)   --->   "%tmp_372 = fcmp_olt  i32 %out_pool_load_185, i32 0" [../src/matmul.cpp:94]   --->   Operation 3909 'fcmp' 'tmp_372' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 380> <Delay = 5.03>
ST_382 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_186)   --->   "%or_ln94_186 = or i1 %icmp_ln94_373, i1 %icmp_ln94_372" [../src/matmul.cpp:94]   --->   Operation 3910 'or' 'or_ln94_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3911 [1/2] (3.34ns)   --->   "%tmp_372 = fcmp_olt  i32 %out_pool_load_185, i32 0" [../src/matmul.cpp:94]   --->   Operation 3911 'fcmp' 'tmp_372' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3912 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_186 = and i1 %or_ln94_186, i1 %tmp_372" [../src/matmul.cpp:94]   --->   Operation 3912 'and' 'and_ln94_186' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3913 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_186, void %._crit_edge330, void" [../src/matmul.cpp:94]   --->   Operation 3913 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3914 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_185" [../src/matmul.cpp:95]   --->   Operation 3914 'store' 'store_ln95' <Predicate = (and_ln94_186)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_382 : Operation 3915 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge330" [../src/matmul.cpp:95]   --->   Operation 3915 'br' 'br_ln95' <Predicate = (and_ln94_186)> <Delay = 0.00>
ST_382 : Operation 3916 [1/1] (0.00ns)   --->   "%out_pool_addr_186 = getelementptr i32 %out_pool, i64 0, i64 187" [../src/matmul.cpp:94]   --->   Operation 3916 'getelementptr' 'out_pool_addr_186' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3917 [2/2] (1.35ns)   --->   "%out_pool_load_186 = load i11 %out_pool_addr_186" [../src/matmul.cpp:94]   --->   Operation 3917 'load' 'out_pool_load_186' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 383 <SV = 381> <Delay = 4.70>
ST_383 : Operation 3918 [1/2] (1.35ns)   --->   "%out_pool_load_186 = load i11 %out_pool_addr_186" [../src/matmul.cpp:94]   --->   Operation 3918 'load' 'out_pool_load_186' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_383 : Operation 3919 [1/1] (0.00ns)   --->   "%bitcast_ln94_187 = bitcast i32 %out_pool_load_186" [../src/matmul.cpp:94]   --->   Operation 3919 'bitcast' 'bitcast_ln94_187' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3920 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_187, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3920 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3921 [1/1] (0.00ns)   --->   "%trunc_ln94_187 = trunc i32 %bitcast_ln94_187" [../src/matmul.cpp:94]   --->   Operation 3921 'trunc' 'trunc_ln94_187' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3922 [1/1] (0.85ns)   --->   "%icmp_ln94_374 = icmp_ne  i8 %tmp_373, i8 255" [../src/matmul.cpp:94]   --->   Operation 3922 'icmp' 'icmp_ln94_374' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 3923 [1/1] (0.97ns)   --->   "%icmp_ln94_375 = icmp_eq  i23 %trunc_ln94_187, i23 0" [../src/matmul.cpp:94]   --->   Operation 3923 'icmp' 'icmp_ln94_375' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 3924 [2/2] (3.34ns)   --->   "%tmp_374 = fcmp_olt  i32 %out_pool_load_186, i32 0" [../src/matmul.cpp:94]   --->   Operation 3924 'fcmp' 'tmp_374' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 382> <Delay = 5.03>
ST_384 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_187)   --->   "%or_ln94_187 = or i1 %icmp_ln94_375, i1 %icmp_ln94_374" [../src/matmul.cpp:94]   --->   Operation 3925 'or' 'or_ln94_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 3926 [1/2] (3.34ns)   --->   "%tmp_374 = fcmp_olt  i32 %out_pool_load_186, i32 0" [../src/matmul.cpp:94]   --->   Operation 3926 'fcmp' 'tmp_374' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 3927 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_187 = and i1 %or_ln94_187, i1 %tmp_374" [../src/matmul.cpp:94]   --->   Operation 3927 'and' 'and_ln94_187' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 3928 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_187, void %._crit_edge331, void" [../src/matmul.cpp:94]   --->   Operation 3928 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3929 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_186" [../src/matmul.cpp:95]   --->   Operation 3929 'store' 'store_ln95' <Predicate = (and_ln94_187)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_384 : Operation 3930 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge331" [../src/matmul.cpp:95]   --->   Operation 3930 'br' 'br_ln95' <Predicate = (and_ln94_187)> <Delay = 0.00>
ST_384 : Operation 3931 [1/1] (0.00ns)   --->   "%out_pool_addr_187 = getelementptr i32 %out_pool, i64 0, i64 188" [../src/matmul.cpp:94]   --->   Operation 3931 'getelementptr' 'out_pool_addr_187' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3932 [2/2] (1.35ns)   --->   "%out_pool_load_187 = load i11 %out_pool_addr_187" [../src/matmul.cpp:94]   --->   Operation 3932 'load' 'out_pool_load_187' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 385 <SV = 383> <Delay = 4.70>
ST_385 : Operation 3933 [1/2] (1.35ns)   --->   "%out_pool_load_187 = load i11 %out_pool_addr_187" [../src/matmul.cpp:94]   --->   Operation 3933 'load' 'out_pool_load_187' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_385 : Operation 3934 [1/1] (0.00ns)   --->   "%bitcast_ln94_188 = bitcast i32 %out_pool_load_187" [../src/matmul.cpp:94]   --->   Operation 3934 'bitcast' 'bitcast_ln94_188' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_188, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3935 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3936 [1/1] (0.00ns)   --->   "%trunc_ln94_188 = trunc i32 %bitcast_ln94_188" [../src/matmul.cpp:94]   --->   Operation 3936 'trunc' 'trunc_ln94_188' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3937 [1/1] (0.85ns)   --->   "%icmp_ln94_376 = icmp_ne  i8 %tmp_375, i8 255" [../src/matmul.cpp:94]   --->   Operation 3937 'icmp' 'icmp_ln94_376' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3938 [1/1] (0.97ns)   --->   "%icmp_ln94_377 = icmp_eq  i23 %trunc_ln94_188, i23 0" [../src/matmul.cpp:94]   --->   Operation 3938 'icmp' 'icmp_ln94_377' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3939 [2/2] (3.34ns)   --->   "%tmp_376 = fcmp_olt  i32 %out_pool_load_187, i32 0" [../src/matmul.cpp:94]   --->   Operation 3939 'fcmp' 'tmp_376' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 384> <Delay = 5.03>
ST_386 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_188)   --->   "%or_ln94_188 = or i1 %icmp_ln94_377, i1 %icmp_ln94_376" [../src/matmul.cpp:94]   --->   Operation 3940 'or' 'or_ln94_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 3941 [1/2] (3.34ns)   --->   "%tmp_376 = fcmp_olt  i32 %out_pool_load_187, i32 0" [../src/matmul.cpp:94]   --->   Operation 3941 'fcmp' 'tmp_376' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 3942 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_188 = and i1 %or_ln94_188, i1 %tmp_376" [../src/matmul.cpp:94]   --->   Operation 3942 'and' 'and_ln94_188' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 3943 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_188, void %._crit_edge332, void" [../src/matmul.cpp:94]   --->   Operation 3943 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3944 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_187" [../src/matmul.cpp:95]   --->   Operation 3944 'store' 'store_ln95' <Predicate = (and_ln94_188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_386 : Operation 3945 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge332" [../src/matmul.cpp:95]   --->   Operation 3945 'br' 'br_ln95' <Predicate = (and_ln94_188)> <Delay = 0.00>
ST_386 : Operation 3946 [1/1] (0.00ns)   --->   "%out_pool_addr_188 = getelementptr i32 %out_pool, i64 0, i64 189" [../src/matmul.cpp:94]   --->   Operation 3946 'getelementptr' 'out_pool_addr_188' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3947 [2/2] (1.35ns)   --->   "%out_pool_load_188 = load i11 %out_pool_addr_188" [../src/matmul.cpp:94]   --->   Operation 3947 'load' 'out_pool_load_188' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 387 <SV = 385> <Delay = 4.70>
ST_387 : Operation 3948 [1/2] (1.35ns)   --->   "%out_pool_load_188 = load i11 %out_pool_addr_188" [../src/matmul.cpp:94]   --->   Operation 3948 'load' 'out_pool_load_188' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_387 : Operation 3949 [1/1] (0.00ns)   --->   "%bitcast_ln94_189 = bitcast i32 %out_pool_load_188" [../src/matmul.cpp:94]   --->   Operation 3949 'bitcast' 'bitcast_ln94_189' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3950 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_189, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3950 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3951 [1/1] (0.00ns)   --->   "%trunc_ln94_189 = trunc i32 %bitcast_ln94_189" [../src/matmul.cpp:94]   --->   Operation 3951 'trunc' 'trunc_ln94_189' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3952 [1/1] (0.85ns)   --->   "%icmp_ln94_378 = icmp_ne  i8 %tmp_377, i8 255" [../src/matmul.cpp:94]   --->   Operation 3952 'icmp' 'icmp_ln94_378' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 3953 [1/1] (0.97ns)   --->   "%icmp_ln94_379 = icmp_eq  i23 %trunc_ln94_189, i23 0" [../src/matmul.cpp:94]   --->   Operation 3953 'icmp' 'icmp_ln94_379' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 3954 [2/2] (3.34ns)   --->   "%tmp_378 = fcmp_olt  i32 %out_pool_load_188, i32 0" [../src/matmul.cpp:94]   --->   Operation 3954 'fcmp' 'tmp_378' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 386> <Delay = 5.03>
ST_388 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_189)   --->   "%or_ln94_189 = or i1 %icmp_ln94_379, i1 %icmp_ln94_378" [../src/matmul.cpp:94]   --->   Operation 3955 'or' 'or_ln94_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 3956 [1/2] (3.34ns)   --->   "%tmp_378 = fcmp_olt  i32 %out_pool_load_188, i32 0" [../src/matmul.cpp:94]   --->   Operation 3956 'fcmp' 'tmp_378' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 3957 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_189 = and i1 %or_ln94_189, i1 %tmp_378" [../src/matmul.cpp:94]   --->   Operation 3957 'and' 'and_ln94_189' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 3958 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_189, void %._crit_edge333, void" [../src/matmul.cpp:94]   --->   Operation 3958 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3959 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_188" [../src/matmul.cpp:95]   --->   Operation 3959 'store' 'store_ln95' <Predicate = (and_ln94_189)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_388 : Operation 3960 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge333" [../src/matmul.cpp:95]   --->   Operation 3960 'br' 'br_ln95' <Predicate = (and_ln94_189)> <Delay = 0.00>
ST_388 : Operation 3961 [1/1] (0.00ns)   --->   "%out_pool_addr_189 = getelementptr i32 %out_pool, i64 0, i64 190" [../src/matmul.cpp:94]   --->   Operation 3961 'getelementptr' 'out_pool_addr_189' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3962 [2/2] (1.35ns)   --->   "%out_pool_load_189 = load i11 %out_pool_addr_189" [../src/matmul.cpp:94]   --->   Operation 3962 'load' 'out_pool_load_189' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 389 <SV = 387> <Delay = 4.70>
ST_389 : Operation 3963 [1/2] (1.35ns)   --->   "%out_pool_load_189 = load i11 %out_pool_addr_189" [../src/matmul.cpp:94]   --->   Operation 3963 'load' 'out_pool_load_189' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_389 : Operation 3964 [1/1] (0.00ns)   --->   "%bitcast_ln94_190 = bitcast i32 %out_pool_load_189" [../src/matmul.cpp:94]   --->   Operation 3964 'bitcast' 'bitcast_ln94_190' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3965 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_190, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3965 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3966 [1/1] (0.00ns)   --->   "%trunc_ln94_190 = trunc i32 %bitcast_ln94_190" [../src/matmul.cpp:94]   --->   Operation 3966 'trunc' 'trunc_ln94_190' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3967 [1/1] (0.85ns)   --->   "%icmp_ln94_380 = icmp_ne  i8 %tmp_379, i8 255" [../src/matmul.cpp:94]   --->   Operation 3967 'icmp' 'icmp_ln94_380' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3968 [1/1] (0.97ns)   --->   "%icmp_ln94_381 = icmp_eq  i23 %trunc_ln94_190, i23 0" [../src/matmul.cpp:94]   --->   Operation 3968 'icmp' 'icmp_ln94_381' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3969 [2/2] (3.34ns)   --->   "%tmp_380 = fcmp_olt  i32 %out_pool_load_189, i32 0" [../src/matmul.cpp:94]   --->   Operation 3969 'fcmp' 'tmp_380' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 388> <Delay = 5.03>
ST_390 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_190)   --->   "%or_ln94_190 = or i1 %icmp_ln94_381, i1 %icmp_ln94_380" [../src/matmul.cpp:94]   --->   Operation 3970 'or' 'or_ln94_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3971 [1/2] (3.34ns)   --->   "%tmp_380 = fcmp_olt  i32 %out_pool_load_189, i32 0" [../src/matmul.cpp:94]   --->   Operation 3971 'fcmp' 'tmp_380' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3972 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_190 = and i1 %or_ln94_190, i1 %tmp_380" [../src/matmul.cpp:94]   --->   Operation 3972 'and' 'and_ln94_190' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3973 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_190, void %._crit_edge334, void" [../src/matmul.cpp:94]   --->   Operation 3973 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3974 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_189" [../src/matmul.cpp:95]   --->   Operation 3974 'store' 'store_ln95' <Predicate = (and_ln94_190)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_390 : Operation 3975 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge334" [../src/matmul.cpp:95]   --->   Operation 3975 'br' 'br_ln95' <Predicate = (and_ln94_190)> <Delay = 0.00>
ST_390 : Operation 3976 [1/1] (0.00ns)   --->   "%out_pool_addr_190 = getelementptr i32 %out_pool, i64 0, i64 191" [../src/matmul.cpp:94]   --->   Operation 3976 'getelementptr' 'out_pool_addr_190' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3977 [2/2] (1.35ns)   --->   "%out_pool_load_190 = load i11 %out_pool_addr_190" [../src/matmul.cpp:94]   --->   Operation 3977 'load' 'out_pool_load_190' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 391 <SV = 389> <Delay = 4.70>
ST_391 : Operation 3978 [1/2] (1.35ns)   --->   "%out_pool_load_190 = load i11 %out_pool_addr_190" [../src/matmul.cpp:94]   --->   Operation 3978 'load' 'out_pool_load_190' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_391 : Operation 3979 [1/1] (0.00ns)   --->   "%bitcast_ln94_191 = bitcast i32 %out_pool_load_190" [../src/matmul.cpp:94]   --->   Operation 3979 'bitcast' 'bitcast_ln94_191' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3980 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_191, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3980 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3981 [1/1] (0.00ns)   --->   "%trunc_ln94_191 = trunc i32 %bitcast_ln94_191" [../src/matmul.cpp:94]   --->   Operation 3981 'trunc' 'trunc_ln94_191' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3982 [1/1] (0.85ns)   --->   "%icmp_ln94_382 = icmp_ne  i8 %tmp_381, i8 255" [../src/matmul.cpp:94]   --->   Operation 3982 'icmp' 'icmp_ln94_382' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3983 [1/1] (0.97ns)   --->   "%icmp_ln94_383 = icmp_eq  i23 %trunc_ln94_191, i23 0" [../src/matmul.cpp:94]   --->   Operation 3983 'icmp' 'icmp_ln94_383' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3984 [2/2] (3.34ns)   --->   "%tmp_382 = fcmp_olt  i32 %out_pool_load_190, i32 0" [../src/matmul.cpp:94]   --->   Operation 3984 'fcmp' 'tmp_382' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 390> <Delay = 5.03>
ST_392 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_191)   --->   "%or_ln94_191 = or i1 %icmp_ln94_383, i1 %icmp_ln94_382" [../src/matmul.cpp:94]   --->   Operation 3985 'or' 'or_ln94_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 3986 [1/2] (3.34ns)   --->   "%tmp_382 = fcmp_olt  i32 %out_pool_load_190, i32 0" [../src/matmul.cpp:94]   --->   Operation 3986 'fcmp' 'tmp_382' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 3987 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_191 = and i1 %or_ln94_191, i1 %tmp_382" [../src/matmul.cpp:94]   --->   Operation 3987 'and' 'and_ln94_191' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 3988 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_191, void %._crit_edge335, void" [../src/matmul.cpp:94]   --->   Operation 3988 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3989 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_190" [../src/matmul.cpp:95]   --->   Operation 3989 'store' 'store_ln95' <Predicate = (and_ln94_191)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_392 : Operation 3990 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge335" [../src/matmul.cpp:95]   --->   Operation 3990 'br' 'br_ln95' <Predicate = (and_ln94_191)> <Delay = 0.00>
ST_392 : Operation 3991 [1/1] (0.00ns)   --->   "%out_pool_addr_191 = getelementptr i32 %out_pool, i64 0, i64 192" [../src/matmul.cpp:94]   --->   Operation 3991 'getelementptr' 'out_pool_addr_191' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3992 [2/2] (1.35ns)   --->   "%out_pool_load_191 = load i11 %out_pool_addr_191" [../src/matmul.cpp:94]   --->   Operation 3992 'load' 'out_pool_load_191' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 393 <SV = 391> <Delay = 4.70>
ST_393 : Operation 3993 [1/2] (1.35ns)   --->   "%out_pool_load_191 = load i11 %out_pool_addr_191" [../src/matmul.cpp:94]   --->   Operation 3993 'load' 'out_pool_load_191' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_393 : Operation 3994 [1/1] (0.00ns)   --->   "%bitcast_ln94_192 = bitcast i32 %out_pool_load_191" [../src/matmul.cpp:94]   --->   Operation 3994 'bitcast' 'bitcast_ln94_192' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3995 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_192, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 3995 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3996 [1/1] (0.00ns)   --->   "%trunc_ln94_192 = trunc i32 %bitcast_ln94_192" [../src/matmul.cpp:94]   --->   Operation 3996 'trunc' 'trunc_ln94_192' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3997 [1/1] (0.85ns)   --->   "%icmp_ln94_384 = icmp_ne  i8 %tmp_383, i8 255" [../src/matmul.cpp:94]   --->   Operation 3997 'icmp' 'icmp_ln94_384' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3998 [1/1] (0.97ns)   --->   "%icmp_ln94_385 = icmp_eq  i23 %trunc_ln94_192, i23 0" [../src/matmul.cpp:94]   --->   Operation 3998 'icmp' 'icmp_ln94_385' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3999 [2/2] (3.34ns)   --->   "%tmp_384 = fcmp_olt  i32 %out_pool_load_191, i32 0" [../src/matmul.cpp:94]   --->   Operation 3999 'fcmp' 'tmp_384' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 392> <Delay = 5.03>
ST_394 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_192)   --->   "%or_ln94_192 = or i1 %icmp_ln94_385, i1 %icmp_ln94_384" [../src/matmul.cpp:94]   --->   Operation 4000 'or' 'or_ln94_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 4001 [1/2] (3.34ns)   --->   "%tmp_384 = fcmp_olt  i32 %out_pool_load_191, i32 0" [../src/matmul.cpp:94]   --->   Operation 4001 'fcmp' 'tmp_384' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 4002 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_192 = and i1 %or_ln94_192, i1 %tmp_384" [../src/matmul.cpp:94]   --->   Operation 4002 'and' 'and_ln94_192' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 4003 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_192, void %._crit_edge336, void" [../src/matmul.cpp:94]   --->   Operation 4003 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4004 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_191" [../src/matmul.cpp:95]   --->   Operation 4004 'store' 'store_ln95' <Predicate = (and_ln94_192)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_394 : Operation 4005 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge336" [../src/matmul.cpp:95]   --->   Operation 4005 'br' 'br_ln95' <Predicate = (and_ln94_192)> <Delay = 0.00>
ST_394 : Operation 4006 [1/1] (0.00ns)   --->   "%out_pool_addr_192 = getelementptr i32 %out_pool, i64 0, i64 193" [../src/matmul.cpp:94]   --->   Operation 4006 'getelementptr' 'out_pool_addr_192' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4007 [2/2] (1.35ns)   --->   "%out_pool_load_192 = load i11 %out_pool_addr_192" [../src/matmul.cpp:94]   --->   Operation 4007 'load' 'out_pool_load_192' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 395 <SV = 393> <Delay = 4.70>
ST_395 : Operation 4008 [1/2] (1.35ns)   --->   "%out_pool_load_192 = load i11 %out_pool_addr_192" [../src/matmul.cpp:94]   --->   Operation 4008 'load' 'out_pool_load_192' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_395 : Operation 4009 [1/1] (0.00ns)   --->   "%bitcast_ln94_193 = bitcast i32 %out_pool_load_192" [../src/matmul.cpp:94]   --->   Operation 4009 'bitcast' 'bitcast_ln94_193' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4010 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_193, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4010 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4011 [1/1] (0.00ns)   --->   "%trunc_ln94_193 = trunc i32 %bitcast_ln94_193" [../src/matmul.cpp:94]   --->   Operation 4011 'trunc' 'trunc_ln94_193' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4012 [1/1] (0.85ns)   --->   "%icmp_ln94_386 = icmp_ne  i8 %tmp_385, i8 255" [../src/matmul.cpp:94]   --->   Operation 4012 'icmp' 'icmp_ln94_386' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 4013 [1/1] (0.97ns)   --->   "%icmp_ln94_387 = icmp_eq  i23 %trunc_ln94_193, i23 0" [../src/matmul.cpp:94]   --->   Operation 4013 'icmp' 'icmp_ln94_387' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 4014 [2/2] (3.34ns)   --->   "%tmp_386 = fcmp_olt  i32 %out_pool_load_192, i32 0" [../src/matmul.cpp:94]   --->   Operation 4014 'fcmp' 'tmp_386' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 394> <Delay = 5.03>
ST_396 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_193)   --->   "%or_ln94_193 = or i1 %icmp_ln94_387, i1 %icmp_ln94_386" [../src/matmul.cpp:94]   --->   Operation 4015 'or' 'or_ln94_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 4016 [1/2] (3.34ns)   --->   "%tmp_386 = fcmp_olt  i32 %out_pool_load_192, i32 0" [../src/matmul.cpp:94]   --->   Operation 4016 'fcmp' 'tmp_386' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 4017 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_193 = and i1 %or_ln94_193, i1 %tmp_386" [../src/matmul.cpp:94]   --->   Operation 4017 'and' 'and_ln94_193' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 4018 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_193, void %._crit_edge337, void" [../src/matmul.cpp:94]   --->   Operation 4018 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4019 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_192" [../src/matmul.cpp:95]   --->   Operation 4019 'store' 'store_ln95' <Predicate = (and_ln94_193)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_396 : Operation 4020 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge337" [../src/matmul.cpp:95]   --->   Operation 4020 'br' 'br_ln95' <Predicate = (and_ln94_193)> <Delay = 0.00>
ST_396 : Operation 4021 [1/1] (0.00ns)   --->   "%out_pool_addr_193 = getelementptr i32 %out_pool, i64 0, i64 194" [../src/matmul.cpp:94]   --->   Operation 4021 'getelementptr' 'out_pool_addr_193' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4022 [2/2] (1.35ns)   --->   "%out_pool_load_193 = load i11 %out_pool_addr_193" [../src/matmul.cpp:94]   --->   Operation 4022 'load' 'out_pool_load_193' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 397 <SV = 395> <Delay = 4.70>
ST_397 : Operation 4023 [1/2] (1.35ns)   --->   "%out_pool_load_193 = load i11 %out_pool_addr_193" [../src/matmul.cpp:94]   --->   Operation 4023 'load' 'out_pool_load_193' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_397 : Operation 4024 [1/1] (0.00ns)   --->   "%bitcast_ln94_194 = bitcast i32 %out_pool_load_193" [../src/matmul.cpp:94]   --->   Operation 4024 'bitcast' 'bitcast_ln94_194' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_194, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4025 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4026 [1/1] (0.00ns)   --->   "%trunc_ln94_194 = trunc i32 %bitcast_ln94_194" [../src/matmul.cpp:94]   --->   Operation 4026 'trunc' 'trunc_ln94_194' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4027 [1/1] (0.85ns)   --->   "%icmp_ln94_388 = icmp_ne  i8 %tmp_387, i8 255" [../src/matmul.cpp:94]   --->   Operation 4027 'icmp' 'icmp_ln94_388' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 4028 [1/1] (0.97ns)   --->   "%icmp_ln94_389 = icmp_eq  i23 %trunc_ln94_194, i23 0" [../src/matmul.cpp:94]   --->   Operation 4028 'icmp' 'icmp_ln94_389' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 4029 [2/2] (3.34ns)   --->   "%tmp_388 = fcmp_olt  i32 %out_pool_load_193, i32 0" [../src/matmul.cpp:94]   --->   Operation 4029 'fcmp' 'tmp_388' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 396> <Delay = 5.03>
ST_398 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_194)   --->   "%or_ln94_194 = or i1 %icmp_ln94_389, i1 %icmp_ln94_388" [../src/matmul.cpp:94]   --->   Operation 4030 'or' 'or_ln94_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 4031 [1/2] (3.34ns)   --->   "%tmp_388 = fcmp_olt  i32 %out_pool_load_193, i32 0" [../src/matmul.cpp:94]   --->   Operation 4031 'fcmp' 'tmp_388' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 4032 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_194 = and i1 %or_ln94_194, i1 %tmp_388" [../src/matmul.cpp:94]   --->   Operation 4032 'and' 'and_ln94_194' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 4033 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_194, void %._crit_edge338, void" [../src/matmul.cpp:94]   --->   Operation 4033 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4034 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_193" [../src/matmul.cpp:95]   --->   Operation 4034 'store' 'store_ln95' <Predicate = (and_ln94_194)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_398 : Operation 4035 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge338" [../src/matmul.cpp:95]   --->   Operation 4035 'br' 'br_ln95' <Predicate = (and_ln94_194)> <Delay = 0.00>
ST_398 : Operation 4036 [1/1] (0.00ns)   --->   "%out_pool_addr_194 = getelementptr i32 %out_pool, i64 0, i64 195" [../src/matmul.cpp:94]   --->   Operation 4036 'getelementptr' 'out_pool_addr_194' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4037 [2/2] (1.35ns)   --->   "%out_pool_load_194 = load i11 %out_pool_addr_194" [../src/matmul.cpp:94]   --->   Operation 4037 'load' 'out_pool_load_194' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 399 <SV = 397> <Delay = 4.70>
ST_399 : Operation 4038 [1/2] (1.35ns)   --->   "%out_pool_load_194 = load i11 %out_pool_addr_194" [../src/matmul.cpp:94]   --->   Operation 4038 'load' 'out_pool_load_194' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_399 : Operation 4039 [1/1] (0.00ns)   --->   "%bitcast_ln94_195 = bitcast i32 %out_pool_load_194" [../src/matmul.cpp:94]   --->   Operation 4039 'bitcast' 'bitcast_ln94_195' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4040 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_195, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4040 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4041 [1/1] (0.00ns)   --->   "%trunc_ln94_195 = trunc i32 %bitcast_ln94_195" [../src/matmul.cpp:94]   --->   Operation 4041 'trunc' 'trunc_ln94_195' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4042 [1/1] (0.85ns)   --->   "%icmp_ln94_390 = icmp_ne  i8 %tmp_389, i8 255" [../src/matmul.cpp:94]   --->   Operation 4042 'icmp' 'icmp_ln94_390' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 4043 [1/1] (0.97ns)   --->   "%icmp_ln94_391 = icmp_eq  i23 %trunc_ln94_195, i23 0" [../src/matmul.cpp:94]   --->   Operation 4043 'icmp' 'icmp_ln94_391' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 4044 [2/2] (3.34ns)   --->   "%tmp_390 = fcmp_olt  i32 %out_pool_load_194, i32 0" [../src/matmul.cpp:94]   --->   Operation 4044 'fcmp' 'tmp_390' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 398> <Delay = 5.03>
ST_400 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_195)   --->   "%or_ln94_195 = or i1 %icmp_ln94_391, i1 %icmp_ln94_390" [../src/matmul.cpp:94]   --->   Operation 4045 'or' 'or_ln94_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4046 [1/2] (3.34ns)   --->   "%tmp_390 = fcmp_olt  i32 %out_pool_load_194, i32 0" [../src/matmul.cpp:94]   --->   Operation 4046 'fcmp' 'tmp_390' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4047 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_195 = and i1 %or_ln94_195, i1 %tmp_390" [../src/matmul.cpp:94]   --->   Operation 4047 'and' 'and_ln94_195' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4048 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_195, void %._crit_edge339, void" [../src/matmul.cpp:94]   --->   Operation 4048 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4049 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_194" [../src/matmul.cpp:95]   --->   Operation 4049 'store' 'store_ln95' <Predicate = (and_ln94_195)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_400 : Operation 4050 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge339" [../src/matmul.cpp:95]   --->   Operation 4050 'br' 'br_ln95' <Predicate = (and_ln94_195)> <Delay = 0.00>
ST_400 : Operation 4051 [1/1] (0.00ns)   --->   "%out_pool_addr_195 = getelementptr i32 %out_pool, i64 0, i64 196" [../src/matmul.cpp:94]   --->   Operation 4051 'getelementptr' 'out_pool_addr_195' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4052 [2/2] (1.35ns)   --->   "%out_pool_load_195 = load i11 %out_pool_addr_195" [../src/matmul.cpp:94]   --->   Operation 4052 'load' 'out_pool_load_195' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 401 <SV = 399> <Delay = 4.70>
ST_401 : Operation 4053 [1/2] (1.35ns)   --->   "%out_pool_load_195 = load i11 %out_pool_addr_195" [../src/matmul.cpp:94]   --->   Operation 4053 'load' 'out_pool_load_195' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_401 : Operation 4054 [1/1] (0.00ns)   --->   "%bitcast_ln94_196 = bitcast i32 %out_pool_load_195" [../src/matmul.cpp:94]   --->   Operation 4054 'bitcast' 'bitcast_ln94_196' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4055 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_196, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4055 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4056 [1/1] (0.00ns)   --->   "%trunc_ln94_196 = trunc i32 %bitcast_ln94_196" [../src/matmul.cpp:94]   --->   Operation 4056 'trunc' 'trunc_ln94_196' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4057 [1/1] (0.85ns)   --->   "%icmp_ln94_392 = icmp_ne  i8 %tmp_391, i8 255" [../src/matmul.cpp:94]   --->   Operation 4057 'icmp' 'icmp_ln94_392' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4058 [1/1] (0.97ns)   --->   "%icmp_ln94_393 = icmp_eq  i23 %trunc_ln94_196, i23 0" [../src/matmul.cpp:94]   --->   Operation 4058 'icmp' 'icmp_ln94_393' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4059 [2/2] (3.34ns)   --->   "%tmp_392 = fcmp_olt  i32 %out_pool_load_195, i32 0" [../src/matmul.cpp:94]   --->   Operation 4059 'fcmp' 'tmp_392' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 400> <Delay = 5.03>
ST_402 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_196)   --->   "%or_ln94_196 = or i1 %icmp_ln94_393, i1 %icmp_ln94_392" [../src/matmul.cpp:94]   --->   Operation 4060 'or' 'or_ln94_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4061 [1/2] (3.34ns)   --->   "%tmp_392 = fcmp_olt  i32 %out_pool_load_195, i32 0" [../src/matmul.cpp:94]   --->   Operation 4061 'fcmp' 'tmp_392' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4062 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_196 = and i1 %or_ln94_196, i1 %tmp_392" [../src/matmul.cpp:94]   --->   Operation 4062 'and' 'and_ln94_196' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4063 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_196, void %._crit_edge340, void" [../src/matmul.cpp:94]   --->   Operation 4063 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4064 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_195" [../src/matmul.cpp:95]   --->   Operation 4064 'store' 'store_ln95' <Predicate = (and_ln94_196)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_402 : Operation 4065 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge340" [../src/matmul.cpp:95]   --->   Operation 4065 'br' 'br_ln95' <Predicate = (and_ln94_196)> <Delay = 0.00>
ST_402 : Operation 4066 [1/1] (0.00ns)   --->   "%out_pool_addr_196 = getelementptr i32 %out_pool, i64 0, i64 197" [../src/matmul.cpp:94]   --->   Operation 4066 'getelementptr' 'out_pool_addr_196' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4067 [2/2] (1.35ns)   --->   "%out_pool_load_196 = load i11 %out_pool_addr_196" [../src/matmul.cpp:94]   --->   Operation 4067 'load' 'out_pool_load_196' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 403 <SV = 401> <Delay = 4.70>
ST_403 : Operation 4068 [1/2] (1.35ns)   --->   "%out_pool_load_196 = load i11 %out_pool_addr_196" [../src/matmul.cpp:94]   --->   Operation 4068 'load' 'out_pool_load_196' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_403 : Operation 4069 [1/1] (0.00ns)   --->   "%bitcast_ln94_197 = bitcast i32 %out_pool_load_196" [../src/matmul.cpp:94]   --->   Operation 4069 'bitcast' 'bitcast_ln94_197' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4070 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_197, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4070 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4071 [1/1] (0.00ns)   --->   "%trunc_ln94_197 = trunc i32 %bitcast_ln94_197" [../src/matmul.cpp:94]   --->   Operation 4071 'trunc' 'trunc_ln94_197' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4072 [1/1] (0.85ns)   --->   "%icmp_ln94_394 = icmp_ne  i8 %tmp_393, i8 255" [../src/matmul.cpp:94]   --->   Operation 4072 'icmp' 'icmp_ln94_394' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4073 [1/1] (0.97ns)   --->   "%icmp_ln94_395 = icmp_eq  i23 %trunc_ln94_197, i23 0" [../src/matmul.cpp:94]   --->   Operation 4073 'icmp' 'icmp_ln94_395' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4074 [2/2] (3.34ns)   --->   "%tmp_394 = fcmp_olt  i32 %out_pool_load_196, i32 0" [../src/matmul.cpp:94]   --->   Operation 4074 'fcmp' 'tmp_394' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 402> <Delay = 5.03>
ST_404 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_197)   --->   "%or_ln94_197 = or i1 %icmp_ln94_395, i1 %icmp_ln94_394" [../src/matmul.cpp:94]   --->   Operation 4075 'or' 'or_ln94_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 4076 [1/2] (3.34ns)   --->   "%tmp_394 = fcmp_olt  i32 %out_pool_load_196, i32 0" [../src/matmul.cpp:94]   --->   Operation 4076 'fcmp' 'tmp_394' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 4077 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_197 = and i1 %or_ln94_197, i1 %tmp_394" [../src/matmul.cpp:94]   --->   Operation 4077 'and' 'and_ln94_197' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 4078 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_197, void %._crit_edge341, void" [../src/matmul.cpp:94]   --->   Operation 4078 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4079 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_196" [../src/matmul.cpp:95]   --->   Operation 4079 'store' 'store_ln95' <Predicate = (and_ln94_197)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_404 : Operation 4080 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge341" [../src/matmul.cpp:95]   --->   Operation 4080 'br' 'br_ln95' <Predicate = (and_ln94_197)> <Delay = 0.00>
ST_404 : Operation 4081 [1/1] (0.00ns)   --->   "%out_pool_addr_197 = getelementptr i32 %out_pool, i64 0, i64 198" [../src/matmul.cpp:94]   --->   Operation 4081 'getelementptr' 'out_pool_addr_197' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4082 [2/2] (1.35ns)   --->   "%out_pool_load_197 = load i11 %out_pool_addr_197" [../src/matmul.cpp:94]   --->   Operation 4082 'load' 'out_pool_load_197' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 405 <SV = 403> <Delay = 4.70>
ST_405 : Operation 4083 [1/2] (1.35ns)   --->   "%out_pool_load_197 = load i11 %out_pool_addr_197" [../src/matmul.cpp:94]   --->   Operation 4083 'load' 'out_pool_load_197' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_405 : Operation 4084 [1/1] (0.00ns)   --->   "%bitcast_ln94_198 = bitcast i32 %out_pool_load_197" [../src/matmul.cpp:94]   --->   Operation 4084 'bitcast' 'bitcast_ln94_198' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4085 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_198, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4085 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4086 [1/1] (0.00ns)   --->   "%trunc_ln94_198 = trunc i32 %bitcast_ln94_198" [../src/matmul.cpp:94]   --->   Operation 4086 'trunc' 'trunc_ln94_198' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4087 [1/1] (0.85ns)   --->   "%icmp_ln94_396 = icmp_ne  i8 %tmp_395, i8 255" [../src/matmul.cpp:94]   --->   Operation 4087 'icmp' 'icmp_ln94_396' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 4088 [1/1] (0.97ns)   --->   "%icmp_ln94_397 = icmp_eq  i23 %trunc_ln94_198, i23 0" [../src/matmul.cpp:94]   --->   Operation 4088 'icmp' 'icmp_ln94_397' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 4089 [2/2] (3.34ns)   --->   "%tmp_396 = fcmp_olt  i32 %out_pool_load_197, i32 0" [../src/matmul.cpp:94]   --->   Operation 4089 'fcmp' 'tmp_396' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 404> <Delay = 5.03>
ST_406 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_198)   --->   "%or_ln94_198 = or i1 %icmp_ln94_397, i1 %icmp_ln94_396" [../src/matmul.cpp:94]   --->   Operation 4090 'or' 'or_ln94_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4091 [1/2] (3.34ns)   --->   "%tmp_396 = fcmp_olt  i32 %out_pool_load_197, i32 0" [../src/matmul.cpp:94]   --->   Operation 4091 'fcmp' 'tmp_396' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4092 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_198 = and i1 %or_ln94_198, i1 %tmp_396" [../src/matmul.cpp:94]   --->   Operation 4092 'and' 'and_ln94_198' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4093 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_198, void %._crit_edge342, void" [../src/matmul.cpp:94]   --->   Operation 4093 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4094 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_197" [../src/matmul.cpp:95]   --->   Operation 4094 'store' 'store_ln95' <Predicate = (and_ln94_198)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_406 : Operation 4095 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge342" [../src/matmul.cpp:95]   --->   Operation 4095 'br' 'br_ln95' <Predicate = (and_ln94_198)> <Delay = 0.00>
ST_406 : Operation 4096 [1/1] (0.00ns)   --->   "%out_pool_addr_198 = getelementptr i32 %out_pool, i64 0, i64 199" [../src/matmul.cpp:94]   --->   Operation 4096 'getelementptr' 'out_pool_addr_198' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4097 [2/2] (1.35ns)   --->   "%out_pool_load_198 = load i11 %out_pool_addr_198" [../src/matmul.cpp:94]   --->   Operation 4097 'load' 'out_pool_load_198' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 407 <SV = 405> <Delay = 4.70>
ST_407 : Operation 4098 [1/2] (1.35ns)   --->   "%out_pool_load_198 = load i11 %out_pool_addr_198" [../src/matmul.cpp:94]   --->   Operation 4098 'load' 'out_pool_load_198' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_407 : Operation 4099 [1/1] (0.00ns)   --->   "%bitcast_ln94_199 = bitcast i32 %out_pool_load_198" [../src/matmul.cpp:94]   --->   Operation 4099 'bitcast' 'bitcast_ln94_199' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4100 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_199, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4100 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4101 [1/1] (0.00ns)   --->   "%trunc_ln94_199 = trunc i32 %bitcast_ln94_199" [../src/matmul.cpp:94]   --->   Operation 4101 'trunc' 'trunc_ln94_199' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4102 [1/1] (0.85ns)   --->   "%icmp_ln94_398 = icmp_ne  i8 %tmp_397, i8 255" [../src/matmul.cpp:94]   --->   Operation 4102 'icmp' 'icmp_ln94_398' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4103 [1/1] (0.97ns)   --->   "%icmp_ln94_399 = icmp_eq  i23 %trunc_ln94_199, i23 0" [../src/matmul.cpp:94]   --->   Operation 4103 'icmp' 'icmp_ln94_399' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4104 [2/2] (3.34ns)   --->   "%tmp_398 = fcmp_olt  i32 %out_pool_load_198, i32 0" [../src/matmul.cpp:94]   --->   Operation 4104 'fcmp' 'tmp_398' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 406> <Delay = 5.03>
ST_408 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_199)   --->   "%or_ln94_199 = or i1 %icmp_ln94_399, i1 %icmp_ln94_398" [../src/matmul.cpp:94]   --->   Operation 4105 'or' 'or_ln94_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 4106 [1/2] (3.34ns)   --->   "%tmp_398 = fcmp_olt  i32 %out_pool_load_198, i32 0" [../src/matmul.cpp:94]   --->   Operation 4106 'fcmp' 'tmp_398' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 4107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_199 = and i1 %or_ln94_199, i1 %tmp_398" [../src/matmul.cpp:94]   --->   Operation 4107 'and' 'and_ln94_199' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 4108 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_199, void %._crit_edge343, void" [../src/matmul.cpp:94]   --->   Operation 4108 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4109 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_198" [../src/matmul.cpp:95]   --->   Operation 4109 'store' 'store_ln95' <Predicate = (and_ln94_199)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_408 : Operation 4110 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge343" [../src/matmul.cpp:95]   --->   Operation 4110 'br' 'br_ln95' <Predicate = (and_ln94_199)> <Delay = 0.00>
ST_408 : Operation 4111 [1/1] (0.00ns)   --->   "%out_pool_addr_199 = getelementptr i32 %out_pool, i64 0, i64 200" [../src/matmul.cpp:94]   --->   Operation 4111 'getelementptr' 'out_pool_addr_199' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4112 [2/2] (1.35ns)   --->   "%out_pool_load_199 = load i11 %out_pool_addr_199" [../src/matmul.cpp:94]   --->   Operation 4112 'load' 'out_pool_load_199' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 409 <SV = 407> <Delay = 4.70>
ST_409 : Operation 4113 [1/2] (1.35ns)   --->   "%out_pool_load_199 = load i11 %out_pool_addr_199" [../src/matmul.cpp:94]   --->   Operation 4113 'load' 'out_pool_load_199' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_409 : Operation 4114 [1/1] (0.00ns)   --->   "%bitcast_ln94_200 = bitcast i32 %out_pool_load_199" [../src/matmul.cpp:94]   --->   Operation 4114 'bitcast' 'bitcast_ln94_200' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4115 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_200, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4115 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4116 [1/1] (0.00ns)   --->   "%trunc_ln94_200 = trunc i32 %bitcast_ln94_200" [../src/matmul.cpp:94]   --->   Operation 4116 'trunc' 'trunc_ln94_200' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4117 [1/1] (0.85ns)   --->   "%icmp_ln94_400 = icmp_ne  i8 %tmp_399, i8 255" [../src/matmul.cpp:94]   --->   Operation 4117 'icmp' 'icmp_ln94_400' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 4118 [1/1] (0.97ns)   --->   "%icmp_ln94_401 = icmp_eq  i23 %trunc_ln94_200, i23 0" [../src/matmul.cpp:94]   --->   Operation 4118 'icmp' 'icmp_ln94_401' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 4119 [2/2] (3.34ns)   --->   "%tmp_400 = fcmp_olt  i32 %out_pool_load_199, i32 0" [../src/matmul.cpp:94]   --->   Operation 4119 'fcmp' 'tmp_400' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 408> <Delay = 5.03>
ST_410 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_200)   --->   "%or_ln94_200 = or i1 %icmp_ln94_401, i1 %icmp_ln94_400" [../src/matmul.cpp:94]   --->   Operation 4120 'or' 'or_ln94_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4121 [1/2] (3.34ns)   --->   "%tmp_400 = fcmp_olt  i32 %out_pool_load_199, i32 0" [../src/matmul.cpp:94]   --->   Operation 4121 'fcmp' 'tmp_400' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_200 = and i1 %or_ln94_200, i1 %tmp_400" [../src/matmul.cpp:94]   --->   Operation 4122 'and' 'and_ln94_200' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4123 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_200, void %._crit_edge344, void" [../src/matmul.cpp:94]   --->   Operation 4123 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4124 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_199" [../src/matmul.cpp:95]   --->   Operation 4124 'store' 'store_ln95' <Predicate = (and_ln94_200)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_410 : Operation 4125 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge344" [../src/matmul.cpp:95]   --->   Operation 4125 'br' 'br_ln95' <Predicate = (and_ln94_200)> <Delay = 0.00>
ST_410 : Operation 4126 [1/1] (0.00ns)   --->   "%out_pool_addr_200 = getelementptr i32 %out_pool, i64 0, i64 201" [../src/matmul.cpp:94]   --->   Operation 4126 'getelementptr' 'out_pool_addr_200' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4127 [2/2] (1.35ns)   --->   "%out_pool_load_200 = load i11 %out_pool_addr_200" [../src/matmul.cpp:94]   --->   Operation 4127 'load' 'out_pool_load_200' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 411 <SV = 409> <Delay = 4.70>
ST_411 : Operation 4128 [1/2] (1.35ns)   --->   "%out_pool_load_200 = load i11 %out_pool_addr_200" [../src/matmul.cpp:94]   --->   Operation 4128 'load' 'out_pool_load_200' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_411 : Operation 4129 [1/1] (0.00ns)   --->   "%bitcast_ln94_201 = bitcast i32 %out_pool_load_200" [../src/matmul.cpp:94]   --->   Operation 4129 'bitcast' 'bitcast_ln94_201' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4130 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_201, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4130 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4131 [1/1] (0.00ns)   --->   "%trunc_ln94_201 = trunc i32 %bitcast_ln94_201" [../src/matmul.cpp:94]   --->   Operation 4131 'trunc' 'trunc_ln94_201' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4132 [1/1] (0.85ns)   --->   "%icmp_ln94_402 = icmp_ne  i8 %tmp_401, i8 255" [../src/matmul.cpp:94]   --->   Operation 4132 'icmp' 'icmp_ln94_402' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 4133 [1/1] (0.97ns)   --->   "%icmp_ln94_403 = icmp_eq  i23 %trunc_ln94_201, i23 0" [../src/matmul.cpp:94]   --->   Operation 4133 'icmp' 'icmp_ln94_403' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 4134 [2/2] (3.34ns)   --->   "%tmp_402 = fcmp_olt  i32 %out_pool_load_200, i32 0" [../src/matmul.cpp:94]   --->   Operation 4134 'fcmp' 'tmp_402' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 410> <Delay = 5.03>
ST_412 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_201)   --->   "%or_ln94_201 = or i1 %icmp_ln94_403, i1 %icmp_ln94_402" [../src/matmul.cpp:94]   --->   Operation 4135 'or' 'or_ln94_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 4136 [1/2] (3.34ns)   --->   "%tmp_402 = fcmp_olt  i32 %out_pool_load_200, i32 0" [../src/matmul.cpp:94]   --->   Operation 4136 'fcmp' 'tmp_402' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 4137 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_201 = and i1 %or_ln94_201, i1 %tmp_402" [../src/matmul.cpp:94]   --->   Operation 4137 'and' 'and_ln94_201' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 4138 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_201, void %._crit_edge345, void" [../src/matmul.cpp:94]   --->   Operation 4138 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4139 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_200" [../src/matmul.cpp:95]   --->   Operation 4139 'store' 'store_ln95' <Predicate = (and_ln94_201)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_412 : Operation 4140 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge345" [../src/matmul.cpp:95]   --->   Operation 4140 'br' 'br_ln95' <Predicate = (and_ln94_201)> <Delay = 0.00>
ST_412 : Operation 4141 [1/1] (0.00ns)   --->   "%out_pool_addr_201 = getelementptr i32 %out_pool, i64 0, i64 202" [../src/matmul.cpp:94]   --->   Operation 4141 'getelementptr' 'out_pool_addr_201' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4142 [2/2] (1.35ns)   --->   "%out_pool_load_201 = load i11 %out_pool_addr_201" [../src/matmul.cpp:94]   --->   Operation 4142 'load' 'out_pool_load_201' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 413 <SV = 411> <Delay = 4.70>
ST_413 : Operation 4143 [1/2] (1.35ns)   --->   "%out_pool_load_201 = load i11 %out_pool_addr_201" [../src/matmul.cpp:94]   --->   Operation 4143 'load' 'out_pool_load_201' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_413 : Operation 4144 [1/1] (0.00ns)   --->   "%bitcast_ln94_202 = bitcast i32 %out_pool_load_201" [../src/matmul.cpp:94]   --->   Operation 4144 'bitcast' 'bitcast_ln94_202' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4145 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_202, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4145 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4146 [1/1] (0.00ns)   --->   "%trunc_ln94_202 = trunc i32 %bitcast_ln94_202" [../src/matmul.cpp:94]   --->   Operation 4146 'trunc' 'trunc_ln94_202' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4147 [1/1] (0.85ns)   --->   "%icmp_ln94_404 = icmp_ne  i8 %tmp_403, i8 255" [../src/matmul.cpp:94]   --->   Operation 4147 'icmp' 'icmp_ln94_404' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 4148 [1/1] (0.97ns)   --->   "%icmp_ln94_405 = icmp_eq  i23 %trunc_ln94_202, i23 0" [../src/matmul.cpp:94]   --->   Operation 4148 'icmp' 'icmp_ln94_405' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 4149 [2/2] (3.34ns)   --->   "%tmp_404 = fcmp_olt  i32 %out_pool_load_201, i32 0" [../src/matmul.cpp:94]   --->   Operation 4149 'fcmp' 'tmp_404' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 412> <Delay = 5.03>
ST_414 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_202)   --->   "%or_ln94_202 = or i1 %icmp_ln94_405, i1 %icmp_ln94_404" [../src/matmul.cpp:94]   --->   Operation 4150 'or' 'or_ln94_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4151 [1/2] (3.34ns)   --->   "%tmp_404 = fcmp_olt  i32 %out_pool_load_201, i32 0" [../src/matmul.cpp:94]   --->   Operation 4151 'fcmp' 'tmp_404' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_202 = and i1 %or_ln94_202, i1 %tmp_404" [../src/matmul.cpp:94]   --->   Operation 4152 'and' 'and_ln94_202' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4153 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_202, void %._crit_edge346, void" [../src/matmul.cpp:94]   --->   Operation 4153 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4154 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_201" [../src/matmul.cpp:95]   --->   Operation 4154 'store' 'store_ln95' <Predicate = (and_ln94_202)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_414 : Operation 4155 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge346" [../src/matmul.cpp:95]   --->   Operation 4155 'br' 'br_ln95' <Predicate = (and_ln94_202)> <Delay = 0.00>
ST_414 : Operation 4156 [1/1] (0.00ns)   --->   "%out_pool_addr_202 = getelementptr i32 %out_pool, i64 0, i64 203" [../src/matmul.cpp:94]   --->   Operation 4156 'getelementptr' 'out_pool_addr_202' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4157 [2/2] (1.35ns)   --->   "%out_pool_load_202 = load i11 %out_pool_addr_202" [../src/matmul.cpp:94]   --->   Operation 4157 'load' 'out_pool_load_202' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 415 <SV = 413> <Delay = 4.70>
ST_415 : Operation 4158 [1/2] (1.35ns)   --->   "%out_pool_load_202 = load i11 %out_pool_addr_202" [../src/matmul.cpp:94]   --->   Operation 4158 'load' 'out_pool_load_202' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_415 : Operation 4159 [1/1] (0.00ns)   --->   "%bitcast_ln94_203 = bitcast i32 %out_pool_load_202" [../src/matmul.cpp:94]   --->   Operation 4159 'bitcast' 'bitcast_ln94_203' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_203, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4160 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4161 [1/1] (0.00ns)   --->   "%trunc_ln94_203 = trunc i32 %bitcast_ln94_203" [../src/matmul.cpp:94]   --->   Operation 4161 'trunc' 'trunc_ln94_203' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4162 [1/1] (0.85ns)   --->   "%icmp_ln94_406 = icmp_ne  i8 %tmp_405, i8 255" [../src/matmul.cpp:94]   --->   Operation 4162 'icmp' 'icmp_ln94_406' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4163 [1/1] (0.97ns)   --->   "%icmp_ln94_407 = icmp_eq  i23 %trunc_ln94_203, i23 0" [../src/matmul.cpp:94]   --->   Operation 4163 'icmp' 'icmp_ln94_407' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4164 [2/2] (3.34ns)   --->   "%tmp_406 = fcmp_olt  i32 %out_pool_load_202, i32 0" [../src/matmul.cpp:94]   --->   Operation 4164 'fcmp' 'tmp_406' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 414> <Delay = 5.03>
ST_416 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_203)   --->   "%or_ln94_203 = or i1 %icmp_ln94_407, i1 %icmp_ln94_406" [../src/matmul.cpp:94]   --->   Operation 4165 'or' 'or_ln94_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 4166 [1/2] (3.34ns)   --->   "%tmp_406 = fcmp_olt  i32 %out_pool_load_202, i32 0" [../src/matmul.cpp:94]   --->   Operation 4166 'fcmp' 'tmp_406' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 4167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_203 = and i1 %or_ln94_203, i1 %tmp_406" [../src/matmul.cpp:94]   --->   Operation 4167 'and' 'and_ln94_203' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 4168 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_203, void %._crit_edge347, void" [../src/matmul.cpp:94]   --->   Operation 4168 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4169 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_202" [../src/matmul.cpp:95]   --->   Operation 4169 'store' 'store_ln95' <Predicate = (and_ln94_203)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_416 : Operation 4170 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge347" [../src/matmul.cpp:95]   --->   Operation 4170 'br' 'br_ln95' <Predicate = (and_ln94_203)> <Delay = 0.00>
ST_416 : Operation 4171 [1/1] (0.00ns)   --->   "%out_pool_addr_203 = getelementptr i32 %out_pool, i64 0, i64 204" [../src/matmul.cpp:94]   --->   Operation 4171 'getelementptr' 'out_pool_addr_203' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4172 [2/2] (1.35ns)   --->   "%out_pool_load_203 = load i11 %out_pool_addr_203" [../src/matmul.cpp:94]   --->   Operation 4172 'load' 'out_pool_load_203' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 417 <SV = 415> <Delay = 4.70>
ST_417 : Operation 4173 [1/2] (1.35ns)   --->   "%out_pool_load_203 = load i11 %out_pool_addr_203" [../src/matmul.cpp:94]   --->   Operation 4173 'load' 'out_pool_load_203' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_417 : Operation 4174 [1/1] (0.00ns)   --->   "%bitcast_ln94_204 = bitcast i32 %out_pool_load_203" [../src/matmul.cpp:94]   --->   Operation 4174 'bitcast' 'bitcast_ln94_204' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_204, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4175 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4176 [1/1] (0.00ns)   --->   "%trunc_ln94_204 = trunc i32 %bitcast_ln94_204" [../src/matmul.cpp:94]   --->   Operation 4176 'trunc' 'trunc_ln94_204' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4177 [1/1] (0.85ns)   --->   "%icmp_ln94_408 = icmp_ne  i8 %tmp_407, i8 255" [../src/matmul.cpp:94]   --->   Operation 4177 'icmp' 'icmp_ln94_408' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 4178 [1/1] (0.97ns)   --->   "%icmp_ln94_409 = icmp_eq  i23 %trunc_ln94_204, i23 0" [../src/matmul.cpp:94]   --->   Operation 4178 'icmp' 'icmp_ln94_409' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 4179 [2/2] (3.34ns)   --->   "%tmp_408 = fcmp_olt  i32 %out_pool_load_203, i32 0" [../src/matmul.cpp:94]   --->   Operation 4179 'fcmp' 'tmp_408' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 416> <Delay = 5.03>
ST_418 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_204)   --->   "%or_ln94_204 = or i1 %icmp_ln94_409, i1 %icmp_ln94_408" [../src/matmul.cpp:94]   --->   Operation 4180 'or' 'or_ln94_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4181 [1/2] (3.34ns)   --->   "%tmp_408 = fcmp_olt  i32 %out_pool_load_203, i32 0" [../src/matmul.cpp:94]   --->   Operation 4181 'fcmp' 'tmp_408' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_204 = and i1 %or_ln94_204, i1 %tmp_408" [../src/matmul.cpp:94]   --->   Operation 4182 'and' 'and_ln94_204' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4183 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_204, void %._crit_edge348, void" [../src/matmul.cpp:94]   --->   Operation 4183 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4184 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_203" [../src/matmul.cpp:95]   --->   Operation 4184 'store' 'store_ln95' <Predicate = (and_ln94_204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_418 : Operation 4185 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge348" [../src/matmul.cpp:95]   --->   Operation 4185 'br' 'br_ln95' <Predicate = (and_ln94_204)> <Delay = 0.00>
ST_418 : Operation 4186 [1/1] (0.00ns)   --->   "%out_pool_addr_204 = getelementptr i32 %out_pool, i64 0, i64 205" [../src/matmul.cpp:94]   --->   Operation 4186 'getelementptr' 'out_pool_addr_204' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4187 [2/2] (1.35ns)   --->   "%out_pool_load_204 = load i11 %out_pool_addr_204" [../src/matmul.cpp:94]   --->   Operation 4187 'load' 'out_pool_load_204' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 419 <SV = 417> <Delay = 4.70>
ST_419 : Operation 4188 [1/2] (1.35ns)   --->   "%out_pool_load_204 = load i11 %out_pool_addr_204" [../src/matmul.cpp:94]   --->   Operation 4188 'load' 'out_pool_load_204' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_419 : Operation 4189 [1/1] (0.00ns)   --->   "%bitcast_ln94_205 = bitcast i32 %out_pool_load_204" [../src/matmul.cpp:94]   --->   Operation 4189 'bitcast' 'bitcast_ln94_205' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4190 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_205, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4190 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln94_205 = trunc i32 %bitcast_ln94_205" [../src/matmul.cpp:94]   --->   Operation 4191 'trunc' 'trunc_ln94_205' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4192 [1/1] (0.85ns)   --->   "%icmp_ln94_410 = icmp_ne  i8 %tmp_409, i8 255" [../src/matmul.cpp:94]   --->   Operation 4192 'icmp' 'icmp_ln94_410' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 4193 [1/1] (0.97ns)   --->   "%icmp_ln94_411 = icmp_eq  i23 %trunc_ln94_205, i23 0" [../src/matmul.cpp:94]   --->   Operation 4193 'icmp' 'icmp_ln94_411' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 4194 [2/2] (3.34ns)   --->   "%tmp_410 = fcmp_olt  i32 %out_pool_load_204, i32 0" [../src/matmul.cpp:94]   --->   Operation 4194 'fcmp' 'tmp_410' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 418> <Delay = 5.03>
ST_420 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_205)   --->   "%or_ln94_205 = or i1 %icmp_ln94_411, i1 %icmp_ln94_410" [../src/matmul.cpp:94]   --->   Operation 4195 'or' 'or_ln94_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 4196 [1/2] (3.34ns)   --->   "%tmp_410 = fcmp_olt  i32 %out_pool_load_204, i32 0" [../src/matmul.cpp:94]   --->   Operation 4196 'fcmp' 'tmp_410' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 4197 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_205 = and i1 %or_ln94_205, i1 %tmp_410" [../src/matmul.cpp:94]   --->   Operation 4197 'and' 'and_ln94_205' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 4198 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_205, void %._crit_edge349, void" [../src/matmul.cpp:94]   --->   Operation 4198 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4199 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_204" [../src/matmul.cpp:95]   --->   Operation 4199 'store' 'store_ln95' <Predicate = (and_ln94_205)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_420 : Operation 4200 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge349" [../src/matmul.cpp:95]   --->   Operation 4200 'br' 'br_ln95' <Predicate = (and_ln94_205)> <Delay = 0.00>
ST_420 : Operation 4201 [1/1] (0.00ns)   --->   "%out_pool_addr_205 = getelementptr i32 %out_pool, i64 0, i64 206" [../src/matmul.cpp:94]   --->   Operation 4201 'getelementptr' 'out_pool_addr_205' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4202 [2/2] (1.35ns)   --->   "%out_pool_load_205 = load i11 %out_pool_addr_205" [../src/matmul.cpp:94]   --->   Operation 4202 'load' 'out_pool_load_205' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 421 <SV = 419> <Delay = 4.70>
ST_421 : Operation 4203 [1/2] (1.35ns)   --->   "%out_pool_load_205 = load i11 %out_pool_addr_205" [../src/matmul.cpp:94]   --->   Operation 4203 'load' 'out_pool_load_205' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_421 : Operation 4204 [1/1] (0.00ns)   --->   "%bitcast_ln94_206 = bitcast i32 %out_pool_load_205" [../src/matmul.cpp:94]   --->   Operation 4204 'bitcast' 'bitcast_ln94_206' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4205 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_206, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4205 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln94_206 = trunc i32 %bitcast_ln94_206" [../src/matmul.cpp:94]   --->   Operation 4206 'trunc' 'trunc_ln94_206' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4207 [1/1] (0.85ns)   --->   "%icmp_ln94_412 = icmp_ne  i8 %tmp_411, i8 255" [../src/matmul.cpp:94]   --->   Operation 4207 'icmp' 'icmp_ln94_412' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 4208 [1/1] (0.97ns)   --->   "%icmp_ln94_413 = icmp_eq  i23 %trunc_ln94_206, i23 0" [../src/matmul.cpp:94]   --->   Operation 4208 'icmp' 'icmp_ln94_413' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 4209 [2/2] (3.34ns)   --->   "%tmp_412 = fcmp_olt  i32 %out_pool_load_205, i32 0" [../src/matmul.cpp:94]   --->   Operation 4209 'fcmp' 'tmp_412' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 420> <Delay = 5.03>
ST_422 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_206)   --->   "%or_ln94_206 = or i1 %icmp_ln94_413, i1 %icmp_ln94_412" [../src/matmul.cpp:94]   --->   Operation 4210 'or' 'or_ln94_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4211 [1/2] (3.34ns)   --->   "%tmp_412 = fcmp_olt  i32 %out_pool_load_205, i32 0" [../src/matmul.cpp:94]   --->   Operation 4211 'fcmp' 'tmp_412' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4212 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_206 = and i1 %or_ln94_206, i1 %tmp_412" [../src/matmul.cpp:94]   --->   Operation 4212 'and' 'and_ln94_206' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4213 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_206, void %._crit_edge350, void" [../src/matmul.cpp:94]   --->   Operation 4213 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4214 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_205" [../src/matmul.cpp:95]   --->   Operation 4214 'store' 'store_ln95' <Predicate = (and_ln94_206)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_422 : Operation 4215 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge350" [../src/matmul.cpp:95]   --->   Operation 4215 'br' 'br_ln95' <Predicate = (and_ln94_206)> <Delay = 0.00>
ST_422 : Operation 4216 [1/1] (0.00ns)   --->   "%out_pool_addr_206 = getelementptr i32 %out_pool, i64 0, i64 207" [../src/matmul.cpp:94]   --->   Operation 4216 'getelementptr' 'out_pool_addr_206' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4217 [2/2] (1.35ns)   --->   "%out_pool_load_206 = load i11 %out_pool_addr_206" [../src/matmul.cpp:94]   --->   Operation 4217 'load' 'out_pool_load_206' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 423 <SV = 421> <Delay = 4.70>
ST_423 : Operation 4218 [1/2] (1.35ns)   --->   "%out_pool_load_206 = load i11 %out_pool_addr_206" [../src/matmul.cpp:94]   --->   Operation 4218 'load' 'out_pool_load_206' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_423 : Operation 4219 [1/1] (0.00ns)   --->   "%bitcast_ln94_207 = bitcast i32 %out_pool_load_206" [../src/matmul.cpp:94]   --->   Operation 4219 'bitcast' 'bitcast_ln94_207' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4220 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_207, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4220 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4221 [1/1] (0.00ns)   --->   "%trunc_ln94_207 = trunc i32 %bitcast_ln94_207" [../src/matmul.cpp:94]   --->   Operation 4221 'trunc' 'trunc_ln94_207' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4222 [1/1] (0.85ns)   --->   "%icmp_ln94_414 = icmp_ne  i8 %tmp_413, i8 255" [../src/matmul.cpp:94]   --->   Operation 4222 'icmp' 'icmp_ln94_414' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4223 [1/1] (0.97ns)   --->   "%icmp_ln94_415 = icmp_eq  i23 %trunc_ln94_207, i23 0" [../src/matmul.cpp:94]   --->   Operation 4223 'icmp' 'icmp_ln94_415' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4224 [2/2] (3.34ns)   --->   "%tmp_414 = fcmp_olt  i32 %out_pool_load_206, i32 0" [../src/matmul.cpp:94]   --->   Operation 4224 'fcmp' 'tmp_414' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 422> <Delay = 5.03>
ST_424 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_207)   --->   "%or_ln94_207 = or i1 %icmp_ln94_415, i1 %icmp_ln94_414" [../src/matmul.cpp:94]   --->   Operation 4225 'or' 'or_ln94_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 4226 [1/2] (3.34ns)   --->   "%tmp_414 = fcmp_olt  i32 %out_pool_load_206, i32 0" [../src/matmul.cpp:94]   --->   Operation 4226 'fcmp' 'tmp_414' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 4227 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_207 = and i1 %or_ln94_207, i1 %tmp_414" [../src/matmul.cpp:94]   --->   Operation 4227 'and' 'and_ln94_207' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 4228 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_207, void %._crit_edge351, void" [../src/matmul.cpp:94]   --->   Operation 4228 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4229 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_206" [../src/matmul.cpp:95]   --->   Operation 4229 'store' 'store_ln95' <Predicate = (and_ln94_207)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_424 : Operation 4230 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge351" [../src/matmul.cpp:95]   --->   Operation 4230 'br' 'br_ln95' <Predicate = (and_ln94_207)> <Delay = 0.00>
ST_424 : Operation 4231 [1/1] (0.00ns)   --->   "%out_pool_addr_207 = getelementptr i32 %out_pool, i64 0, i64 208" [../src/matmul.cpp:94]   --->   Operation 4231 'getelementptr' 'out_pool_addr_207' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4232 [2/2] (1.35ns)   --->   "%out_pool_load_207 = load i11 %out_pool_addr_207" [../src/matmul.cpp:94]   --->   Operation 4232 'load' 'out_pool_load_207' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 425 <SV = 423> <Delay = 4.70>
ST_425 : Operation 4233 [1/2] (1.35ns)   --->   "%out_pool_load_207 = load i11 %out_pool_addr_207" [../src/matmul.cpp:94]   --->   Operation 4233 'load' 'out_pool_load_207' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_425 : Operation 4234 [1/1] (0.00ns)   --->   "%bitcast_ln94_208 = bitcast i32 %out_pool_load_207" [../src/matmul.cpp:94]   --->   Operation 4234 'bitcast' 'bitcast_ln94_208' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4235 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_208, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4235 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4236 [1/1] (0.00ns)   --->   "%trunc_ln94_208 = trunc i32 %bitcast_ln94_208" [../src/matmul.cpp:94]   --->   Operation 4236 'trunc' 'trunc_ln94_208' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4237 [1/1] (0.85ns)   --->   "%icmp_ln94_416 = icmp_ne  i8 %tmp_415, i8 255" [../src/matmul.cpp:94]   --->   Operation 4237 'icmp' 'icmp_ln94_416' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 4238 [1/1] (0.97ns)   --->   "%icmp_ln94_417 = icmp_eq  i23 %trunc_ln94_208, i23 0" [../src/matmul.cpp:94]   --->   Operation 4238 'icmp' 'icmp_ln94_417' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 4239 [2/2] (3.34ns)   --->   "%tmp_416 = fcmp_olt  i32 %out_pool_load_207, i32 0" [../src/matmul.cpp:94]   --->   Operation 4239 'fcmp' 'tmp_416' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 424> <Delay = 5.03>
ST_426 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_208)   --->   "%or_ln94_208 = or i1 %icmp_ln94_417, i1 %icmp_ln94_416" [../src/matmul.cpp:94]   --->   Operation 4240 'or' 'or_ln94_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4241 [1/2] (3.34ns)   --->   "%tmp_416 = fcmp_olt  i32 %out_pool_load_207, i32 0" [../src/matmul.cpp:94]   --->   Operation 4241 'fcmp' 'tmp_416' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4242 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_208 = and i1 %or_ln94_208, i1 %tmp_416" [../src/matmul.cpp:94]   --->   Operation 4242 'and' 'and_ln94_208' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4243 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_208, void %._crit_edge352, void" [../src/matmul.cpp:94]   --->   Operation 4243 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4244 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_207" [../src/matmul.cpp:95]   --->   Operation 4244 'store' 'store_ln95' <Predicate = (and_ln94_208)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_426 : Operation 4245 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge352" [../src/matmul.cpp:95]   --->   Operation 4245 'br' 'br_ln95' <Predicate = (and_ln94_208)> <Delay = 0.00>
ST_426 : Operation 4246 [1/1] (0.00ns)   --->   "%out_pool_addr_208 = getelementptr i32 %out_pool, i64 0, i64 209" [../src/matmul.cpp:94]   --->   Operation 4246 'getelementptr' 'out_pool_addr_208' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4247 [2/2] (1.35ns)   --->   "%out_pool_load_208 = load i11 %out_pool_addr_208" [../src/matmul.cpp:94]   --->   Operation 4247 'load' 'out_pool_load_208' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 427 <SV = 425> <Delay = 4.70>
ST_427 : Operation 4248 [1/2] (1.35ns)   --->   "%out_pool_load_208 = load i11 %out_pool_addr_208" [../src/matmul.cpp:94]   --->   Operation 4248 'load' 'out_pool_load_208' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_427 : Operation 4249 [1/1] (0.00ns)   --->   "%bitcast_ln94_209 = bitcast i32 %out_pool_load_208" [../src/matmul.cpp:94]   --->   Operation 4249 'bitcast' 'bitcast_ln94_209' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4250 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_209, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4250 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4251 [1/1] (0.00ns)   --->   "%trunc_ln94_209 = trunc i32 %bitcast_ln94_209" [../src/matmul.cpp:94]   --->   Operation 4251 'trunc' 'trunc_ln94_209' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4252 [1/1] (0.85ns)   --->   "%icmp_ln94_418 = icmp_ne  i8 %tmp_417, i8 255" [../src/matmul.cpp:94]   --->   Operation 4252 'icmp' 'icmp_ln94_418' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4253 [1/1] (0.97ns)   --->   "%icmp_ln94_419 = icmp_eq  i23 %trunc_ln94_209, i23 0" [../src/matmul.cpp:94]   --->   Operation 4253 'icmp' 'icmp_ln94_419' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4254 [2/2] (3.34ns)   --->   "%tmp_418 = fcmp_olt  i32 %out_pool_load_208, i32 0" [../src/matmul.cpp:94]   --->   Operation 4254 'fcmp' 'tmp_418' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 426> <Delay = 5.03>
ST_428 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_209)   --->   "%or_ln94_209 = or i1 %icmp_ln94_419, i1 %icmp_ln94_418" [../src/matmul.cpp:94]   --->   Operation 4255 'or' 'or_ln94_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 4256 [1/2] (3.34ns)   --->   "%tmp_418 = fcmp_olt  i32 %out_pool_load_208, i32 0" [../src/matmul.cpp:94]   --->   Operation 4256 'fcmp' 'tmp_418' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 4257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_209 = and i1 %or_ln94_209, i1 %tmp_418" [../src/matmul.cpp:94]   --->   Operation 4257 'and' 'and_ln94_209' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 4258 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_209, void %._crit_edge353, void" [../src/matmul.cpp:94]   --->   Operation 4258 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4259 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_208" [../src/matmul.cpp:95]   --->   Operation 4259 'store' 'store_ln95' <Predicate = (and_ln94_209)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_428 : Operation 4260 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge353" [../src/matmul.cpp:95]   --->   Operation 4260 'br' 'br_ln95' <Predicate = (and_ln94_209)> <Delay = 0.00>
ST_428 : Operation 4261 [1/1] (0.00ns)   --->   "%out_pool_addr_209 = getelementptr i32 %out_pool, i64 0, i64 210" [../src/matmul.cpp:94]   --->   Operation 4261 'getelementptr' 'out_pool_addr_209' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4262 [2/2] (1.35ns)   --->   "%out_pool_load_209 = load i11 %out_pool_addr_209" [../src/matmul.cpp:94]   --->   Operation 4262 'load' 'out_pool_load_209' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 429 <SV = 427> <Delay = 4.70>
ST_429 : Operation 4263 [1/2] (1.35ns)   --->   "%out_pool_load_209 = load i11 %out_pool_addr_209" [../src/matmul.cpp:94]   --->   Operation 4263 'load' 'out_pool_load_209' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_429 : Operation 4264 [1/1] (0.00ns)   --->   "%bitcast_ln94_210 = bitcast i32 %out_pool_load_209" [../src/matmul.cpp:94]   --->   Operation 4264 'bitcast' 'bitcast_ln94_210' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4265 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_210, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4265 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4266 [1/1] (0.00ns)   --->   "%trunc_ln94_210 = trunc i32 %bitcast_ln94_210" [../src/matmul.cpp:94]   --->   Operation 4266 'trunc' 'trunc_ln94_210' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4267 [1/1] (0.85ns)   --->   "%icmp_ln94_420 = icmp_ne  i8 %tmp_419, i8 255" [../src/matmul.cpp:94]   --->   Operation 4267 'icmp' 'icmp_ln94_420' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 4268 [1/1] (0.97ns)   --->   "%icmp_ln94_421 = icmp_eq  i23 %trunc_ln94_210, i23 0" [../src/matmul.cpp:94]   --->   Operation 4268 'icmp' 'icmp_ln94_421' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 4269 [2/2] (3.34ns)   --->   "%tmp_420 = fcmp_olt  i32 %out_pool_load_209, i32 0" [../src/matmul.cpp:94]   --->   Operation 4269 'fcmp' 'tmp_420' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 428> <Delay = 5.03>
ST_430 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_210)   --->   "%or_ln94_210 = or i1 %icmp_ln94_421, i1 %icmp_ln94_420" [../src/matmul.cpp:94]   --->   Operation 4270 'or' 'or_ln94_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 4271 [1/2] (3.34ns)   --->   "%tmp_420 = fcmp_olt  i32 %out_pool_load_209, i32 0" [../src/matmul.cpp:94]   --->   Operation 4271 'fcmp' 'tmp_420' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 4272 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_210 = and i1 %or_ln94_210, i1 %tmp_420" [../src/matmul.cpp:94]   --->   Operation 4272 'and' 'and_ln94_210' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 4273 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_210, void %._crit_edge354, void" [../src/matmul.cpp:94]   --->   Operation 4273 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4274 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_209" [../src/matmul.cpp:95]   --->   Operation 4274 'store' 'store_ln95' <Predicate = (and_ln94_210)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_430 : Operation 4275 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge354" [../src/matmul.cpp:95]   --->   Operation 4275 'br' 'br_ln95' <Predicate = (and_ln94_210)> <Delay = 0.00>
ST_430 : Operation 4276 [1/1] (0.00ns)   --->   "%out_pool_addr_210 = getelementptr i32 %out_pool, i64 0, i64 211" [../src/matmul.cpp:94]   --->   Operation 4276 'getelementptr' 'out_pool_addr_210' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4277 [2/2] (1.35ns)   --->   "%out_pool_load_210 = load i11 %out_pool_addr_210" [../src/matmul.cpp:94]   --->   Operation 4277 'load' 'out_pool_load_210' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 431 <SV = 429> <Delay = 4.70>
ST_431 : Operation 4278 [1/2] (1.35ns)   --->   "%out_pool_load_210 = load i11 %out_pool_addr_210" [../src/matmul.cpp:94]   --->   Operation 4278 'load' 'out_pool_load_210' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_431 : Operation 4279 [1/1] (0.00ns)   --->   "%bitcast_ln94_211 = bitcast i32 %out_pool_load_210" [../src/matmul.cpp:94]   --->   Operation 4279 'bitcast' 'bitcast_ln94_211' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4280 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_211, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4280 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln94_211 = trunc i32 %bitcast_ln94_211" [../src/matmul.cpp:94]   --->   Operation 4281 'trunc' 'trunc_ln94_211' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4282 [1/1] (0.85ns)   --->   "%icmp_ln94_422 = icmp_ne  i8 %tmp_421, i8 255" [../src/matmul.cpp:94]   --->   Operation 4282 'icmp' 'icmp_ln94_422' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 4283 [1/1] (0.97ns)   --->   "%icmp_ln94_423 = icmp_eq  i23 %trunc_ln94_211, i23 0" [../src/matmul.cpp:94]   --->   Operation 4283 'icmp' 'icmp_ln94_423' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 4284 [2/2] (3.34ns)   --->   "%tmp_422 = fcmp_olt  i32 %out_pool_load_210, i32 0" [../src/matmul.cpp:94]   --->   Operation 4284 'fcmp' 'tmp_422' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 430> <Delay = 5.03>
ST_432 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_211)   --->   "%or_ln94_211 = or i1 %icmp_ln94_423, i1 %icmp_ln94_422" [../src/matmul.cpp:94]   --->   Operation 4285 'or' 'or_ln94_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 4286 [1/2] (3.34ns)   --->   "%tmp_422 = fcmp_olt  i32 %out_pool_load_210, i32 0" [../src/matmul.cpp:94]   --->   Operation 4286 'fcmp' 'tmp_422' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 4287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_211 = and i1 %or_ln94_211, i1 %tmp_422" [../src/matmul.cpp:94]   --->   Operation 4287 'and' 'and_ln94_211' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 4288 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_211, void %._crit_edge355, void" [../src/matmul.cpp:94]   --->   Operation 4288 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4289 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_210" [../src/matmul.cpp:95]   --->   Operation 4289 'store' 'store_ln95' <Predicate = (and_ln94_211)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_432 : Operation 4290 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge355" [../src/matmul.cpp:95]   --->   Operation 4290 'br' 'br_ln95' <Predicate = (and_ln94_211)> <Delay = 0.00>
ST_432 : Operation 4291 [1/1] (0.00ns)   --->   "%out_pool_addr_211 = getelementptr i32 %out_pool, i64 0, i64 212" [../src/matmul.cpp:94]   --->   Operation 4291 'getelementptr' 'out_pool_addr_211' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4292 [2/2] (1.35ns)   --->   "%out_pool_load_211 = load i11 %out_pool_addr_211" [../src/matmul.cpp:94]   --->   Operation 4292 'load' 'out_pool_load_211' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 433 <SV = 431> <Delay = 4.70>
ST_433 : Operation 4293 [1/2] (1.35ns)   --->   "%out_pool_load_211 = load i11 %out_pool_addr_211" [../src/matmul.cpp:94]   --->   Operation 4293 'load' 'out_pool_load_211' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_433 : Operation 4294 [1/1] (0.00ns)   --->   "%bitcast_ln94_212 = bitcast i32 %out_pool_load_211" [../src/matmul.cpp:94]   --->   Operation 4294 'bitcast' 'bitcast_ln94_212' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4295 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_212, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4295 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4296 [1/1] (0.00ns)   --->   "%trunc_ln94_212 = trunc i32 %bitcast_ln94_212" [../src/matmul.cpp:94]   --->   Operation 4296 'trunc' 'trunc_ln94_212' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4297 [1/1] (0.85ns)   --->   "%icmp_ln94_424 = icmp_ne  i8 %tmp_423, i8 255" [../src/matmul.cpp:94]   --->   Operation 4297 'icmp' 'icmp_ln94_424' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4298 [1/1] (0.97ns)   --->   "%icmp_ln94_425 = icmp_eq  i23 %trunc_ln94_212, i23 0" [../src/matmul.cpp:94]   --->   Operation 4298 'icmp' 'icmp_ln94_425' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4299 [2/2] (3.34ns)   --->   "%tmp_424 = fcmp_olt  i32 %out_pool_load_211, i32 0" [../src/matmul.cpp:94]   --->   Operation 4299 'fcmp' 'tmp_424' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 432> <Delay = 5.03>
ST_434 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_212)   --->   "%or_ln94_212 = or i1 %icmp_ln94_425, i1 %icmp_ln94_424" [../src/matmul.cpp:94]   --->   Operation 4300 'or' 'or_ln94_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 4301 [1/2] (3.34ns)   --->   "%tmp_424 = fcmp_olt  i32 %out_pool_load_211, i32 0" [../src/matmul.cpp:94]   --->   Operation 4301 'fcmp' 'tmp_424' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 4302 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_212 = and i1 %or_ln94_212, i1 %tmp_424" [../src/matmul.cpp:94]   --->   Operation 4302 'and' 'and_ln94_212' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 4303 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_212, void %._crit_edge356, void" [../src/matmul.cpp:94]   --->   Operation 4303 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 4304 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_211" [../src/matmul.cpp:95]   --->   Operation 4304 'store' 'store_ln95' <Predicate = (and_ln94_212)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_434 : Operation 4305 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge356" [../src/matmul.cpp:95]   --->   Operation 4305 'br' 'br_ln95' <Predicate = (and_ln94_212)> <Delay = 0.00>
ST_434 : Operation 4306 [1/1] (0.00ns)   --->   "%out_pool_addr_212 = getelementptr i32 %out_pool, i64 0, i64 213" [../src/matmul.cpp:94]   --->   Operation 4306 'getelementptr' 'out_pool_addr_212' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 4307 [2/2] (1.35ns)   --->   "%out_pool_load_212 = load i11 %out_pool_addr_212" [../src/matmul.cpp:94]   --->   Operation 4307 'load' 'out_pool_load_212' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 435 <SV = 433> <Delay = 4.70>
ST_435 : Operation 4308 [1/2] (1.35ns)   --->   "%out_pool_load_212 = load i11 %out_pool_addr_212" [../src/matmul.cpp:94]   --->   Operation 4308 'load' 'out_pool_load_212' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_435 : Operation 4309 [1/1] (0.00ns)   --->   "%bitcast_ln94_213 = bitcast i32 %out_pool_load_212" [../src/matmul.cpp:94]   --->   Operation 4309 'bitcast' 'bitcast_ln94_213' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 4310 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_213, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4310 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 4311 [1/1] (0.00ns)   --->   "%trunc_ln94_213 = trunc i32 %bitcast_ln94_213" [../src/matmul.cpp:94]   --->   Operation 4311 'trunc' 'trunc_ln94_213' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 4312 [1/1] (0.85ns)   --->   "%icmp_ln94_426 = icmp_ne  i8 %tmp_425, i8 255" [../src/matmul.cpp:94]   --->   Operation 4312 'icmp' 'icmp_ln94_426' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 4313 [1/1] (0.97ns)   --->   "%icmp_ln94_427 = icmp_eq  i23 %trunc_ln94_213, i23 0" [../src/matmul.cpp:94]   --->   Operation 4313 'icmp' 'icmp_ln94_427' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 4314 [2/2] (3.34ns)   --->   "%tmp_426 = fcmp_olt  i32 %out_pool_load_212, i32 0" [../src/matmul.cpp:94]   --->   Operation 4314 'fcmp' 'tmp_426' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 434> <Delay = 5.03>
ST_436 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_213)   --->   "%or_ln94_213 = or i1 %icmp_ln94_427, i1 %icmp_ln94_426" [../src/matmul.cpp:94]   --->   Operation 4315 'or' 'or_ln94_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 4316 [1/2] (3.34ns)   --->   "%tmp_426 = fcmp_olt  i32 %out_pool_load_212, i32 0" [../src/matmul.cpp:94]   --->   Operation 4316 'fcmp' 'tmp_426' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 4317 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_213 = and i1 %or_ln94_213, i1 %tmp_426" [../src/matmul.cpp:94]   --->   Operation 4317 'and' 'and_ln94_213' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 4318 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_213, void %._crit_edge357, void" [../src/matmul.cpp:94]   --->   Operation 4318 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 4319 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_212" [../src/matmul.cpp:95]   --->   Operation 4319 'store' 'store_ln95' <Predicate = (and_ln94_213)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_436 : Operation 4320 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge357" [../src/matmul.cpp:95]   --->   Operation 4320 'br' 'br_ln95' <Predicate = (and_ln94_213)> <Delay = 0.00>
ST_436 : Operation 4321 [1/1] (0.00ns)   --->   "%out_pool_addr_213 = getelementptr i32 %out_pool, i64 0, i64 214" [../src/matmul.cpp:94]   --->   Operation 4321 'getelementptr' 'out_pool_addr_213' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 4322 [2/2] (1.35ns)   --->   "%out_pool_load_213 = load i11 %out_pool_addr_213" [../src/matmul.cpp:94]   --->   Operation 4322 'load' 'out_pool_load_213' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 437 <SV = 435> <Delay = 4.70>
ST_437 : Operation 4323 [1/2] (1.35ns)   --->   "%out_pool_load_213 = load i11 %out_pool_addr_213" [../src/matmul.cpp:94]   --->   Operation 4323 'load' 'out_pool_load_213' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_437 : Operation 4324 [1/1] (0.00ns)   --->   "%bitcast_ln94_214 = bitcast i32 %out_pool_load_213" [../src/matmul.cpp:94]   --->   Operation 4324 'bitcast' 'bitcast_ln94_214' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_214, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4325 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln94_214 = trunc i32 %bitcast_ln94_214" [../src/matmul.cpp:94]   --->   Operation 4326 'trunc' 'trunc_ln94_214' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 4327 [1/1] (0.85ns)   --->   "%icmp_ln94_428 = icmp_ne  i8 %tmp_427, i8 255" [../src/matmul.cpp:94]   --->   Operation 4327 'icmp' 'icmp_ln94_428' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 4328 [1/1] (0.97ns)   --->   "%icmp_ln94_429 = icmp_eq  i23 %trunc_ln94_214, i23 0" [../src/matmul.cpp:94]   --->   Operation 4328 'icmp' 'icmp_ln94_429' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 4329 [2/2] (3.34ns)   --->   "%tmp_428 = fcmp_olt  i32 %out_pool_load_213, i32 0" [../src/matmul.cpp:94]   --->   Operation 4329 'fcmp' 'tmp_428' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 436> <Delay = 5.03>
ST_438 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_214)   --->   "%or_ln94_214 = or i1 %icmp_ln94_429, i1 %icmp_ln94_428" [../src/matmul.cpp:94]   --->   Operation 4330 'or' 'or_ln94_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 4331 [1/2] (3.34ns)   --->   "%tmp_428 = fcmp_olt  i32 %out_pool_load_213, i32 0" [../src/matmul.cpp:94]   --->   Operation 4331 'fcmp' 'tmp_428' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 4332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_214 = and i1 %or_ln94_214, i1 %tmp_428" [../src/matmul.cpp:94]   --->   Operation 4332 'and' 'and_ln94_214' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 4333 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_214, void %._crit_edge358, void" [../src/matmul.cpp:94]   --->   Operation 4333 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 4334 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_213" [../src/matmul.cpp:95]   --->   Operation 4334 'store' 'store_ln95' <Predicate = (and_ln94_214)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_438 : Operation 4335 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge358" [../src/matmul.cpp:95]   --->   Operation 4335 'br' 'br_ln95' <Predicate = (and_ln94_214)> <Delay = 0.00>
ST_438 : Operation 4336 [1/1] (0.00ns)   --->   "%out_pool_addr_214 = getelementptr i32 %out_pool, i64 0, i64 215" [../src/matmul.cpp:94]   --->   Operation 4336 'getelementptr' 'out_pool_addr_214' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 4337 [2/2] (1.35ns)   --->   "%out_pool_load_214 = load i11 %out_pool_addr_214" [../src/matmul.cpp:94]   --->   Operation 4337 'load' 'out_pool_load_214' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 439 <SV = 437> <Delay = 4.70>
ST_439 : Operation 4338 [1/2] (1.35ns)   --->   "%out_pool_load_214 = load i11 %out_pool_addr_214" [../src/matmul.cpp:94]   --->   Operation 4338 'load' 'out_pool_load_214' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_439 : Operation 4339 [1/1] (0.00ns)   --->   "%bitcast_ln94_215 = bitcast i32 %out_pool_load_214" [../src/matmul.cpp:94]   --->   Operation 4339 'bitcast' 'bitcast_ln94_215' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 4340 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_215, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4340 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 4341 [1/1] (0.00ns)   --->   "%trunc_ln94_215 = trunc i32 %bitcast_ln94_215" [../src/matmul.cpp:94]   --->   Operation 4341 'trunc' 'trunc_ln94_215' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 4342 [1/1] (0.85ns)   --->   "%icmp_ln94_430 = icmp_ne  i8 %tmp_429, i8 255" [../src/matmul.cpp:94]   --->   Operation 4342 'icmp' 'icmp_ln94_430' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 4343 [1/1] (0.97ns)   --->   "%icmp_ln94_431 = icmp_eq  i23 %trunc_ln94_215, i23 0" [../src/matmul.cpp:94]   --->   Operation 4343 'icmp' 'icmp_ln94_431' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 4344 [2/2] (3.34ns)   --->   "%tmp_430 = fcmp_olt  i32 %out_pool_load_214, i32 0" [../src/matmul.cpp:94]   --->   Operation 4344 'fcmp' 'tmp_430' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 438> <Delay = 5.03>
ST_440 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_215)   --->   "%or_ln94_215 = or i1 %icmp_ln94_431, i1 %icmp_ln94_430" [../src/matmul.cpp:94]   --->   Operation 4345 'or' 'or_ln94_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 4346 [1/2] (3.34ns)   --->   "%tmp_430 = fcmp_olt  i32 %out_pool_load_214, i32 0" [../src/matmul.cpp:94]   --->   Operation 4346 'fcmp' 'tmp_430' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 4347 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_215 = and i1 %or_ln94_215, i1 %tmp_430" [../src/matmul.cpp:94]   --->   Operation 4347 'and' 'and_ln94_215' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 4348 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_215, void %._crit_edge359, void" [../src/matmul.cpp:94]   --->   Operation 4348 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 4349 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_214" [../src/matmul.cpp:95]   --->   Operation 4349 'store' 'store_ln95' <Predicate = (and_ln94_215)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_440 : Operation 4350 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge359" [../src/matmul.cpp:95]   --->   Operation 4350 'br' 'br_ln95' <Predicate = (and_ln94_215)> <Delay = 0.00>
ST_440 : Operation 4351 [1/1] (0.00ns)   --->   "%out_pool_addr_215 = getelementptr i32 %out_pool, i64 0, i64 216" [../src/matmul.cpp:94]   --->   Operation 4351 'getelementptr' 'out_pool_addr_215' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 4352 [2/2] (1.35ns)   --->   "%out_pool_load_215 = load i11 %out_pool_addr_215" [../src/matmul.cpp:94]   --->   Operation 4352 'load' 'out_pool_load_215' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 441 <SV = 439> <Delay = 4.70>
ST_441 : Operation 4353 [1/2] (1.35ns)   --->   "%out_pool_load_215 = load i11 %out_pool_addr_215" [../src/matmul.cpp:94]   --->   Operation 4353 'load' 'out_pool_load_215' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_441 : Operation 4354 [1/1] (0.00ns)   --->   "%bitcast_ln94_216 = bitcast i32 %out_pool_load_215" [../src/matmul.cpp:94]   --->   Operation 4354 'bitcast' 'bitcast_ln94_216' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 4355 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_216, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4355 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 4356 [1/1] (0.00ns)   --->   "%trunc_ln94_216 = trunc i32 %bitcast_ln94_216" [../src/matmul.cpp:94]   --->   Operation 4356 'trunc' 'trunc_ln94_216' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 4357 [1/1] (0.85ns)   --->   "%icmp_ln94_432 = icmp_ne  i8 %tmp_431, i8 255" [../src/matmul.cpp:94]   --->   Operation 4357 'icmp' 'icmp_ln94_432' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 4358 [1/1] (0.97ns)   --->   "%icmp_ln94_433 = icmp_eq  i23 %trunc_ln94_216, i23 0" [../src/matmul.cpp:94]   --->   Operation 4358 'icmp' 'icmp_ln94_433' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 4359 [2/2] (3.34ns)   --->   "%tmp_432 = fcmp_olt  i32 %out_pool_load_215, i32 0" [../src/matmul.cpp:94]   --->   Operation 4359 'fcmp' 'tmp_432' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 440> <Delay = 5.03>
ST_442 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_216)   --->   "%or_ln94_216 = or i1 %icmp_ln94_433, i1 %icmp_ln94_432" [../src/matmul.cpp:94]   --->   Operation 4360 'or' 'or_ln94_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 4361 [1/2] (3.34ns)   --->   "%tmp_432 = fcmp_olt  i32 %out_pool_load_215, i32 0" [../src/matmul.cpp:94]   --->   Operation 4361 'fcmp' 'tmp_432' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 4362 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_216 = and i1 %or_ln94_216, i1 %tmp_432" [../src/matmul.cpp:94]   --->   Operation 4362 'and' 'and_ln94_216' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 4363 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_216, void %._crit_edge360, void" [../src/matmul.cpp:94]   --->   Operation 4363 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 4364 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_215" [../src/matmul.cpp:95]   --->   Operation 4364 'store' 'store_ln95' <Predicate = (and_ln94_216)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_442 : Operation 4365 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge360" [../src/matmul.cpp:95]   --->   Operation 4365 'br' 'br_ln95' <Predicate = (and_ln94_216)> <Delay = 0.00>
ST_442 : Operation 4366 [1/1] (0.00ns)   --->   "%out_pool_addr_216 = getelementptr i32 %out_pool, i64 0, i64 217" [../src/matmul.cpp:94]   --->   Operation 4366 'getelementptr' 'out_pool_addr_216' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 4367 [2/2] (1.35ns)   --->   "%out_pool_load_216 = load i11 %out_pool_addr_216" [../src/matmul.cpp:94]   --->   Operation 4367 'load' 'out_pool_load_216' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 443 <SV = 441> <Delay = 4.70>
ST_443 : Operation 4368 [1/2] (1.35ns)   --->   "%out_pool_load_216 = load i11 %out_pool_addr_216" [../src/matmul.cpp:94]   --->   Operation 4368 'load' 'out_pool_load_216' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_443 : Operation 4369 [1/1] (0.00ns)   --->   "%bitcast_ln94_217 = bitcast i32 %out_pool_load_216" [../src/matmul.cpp:94]   --->   Operation 4369 'bitcast' 'bitcast_ln94_217' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 4370 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_217, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4370 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 4371 [1/1] (0.00ns)   --->   "%trunc_ln94_217 = trunc i32 %bitcast_ln94_217" [../src/matmul.cpp:94]   --->   Operation 4371 'trunc' 'trunc_ln94_217' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 4372 [1/1] (0.85ns)   --->   "%icmp_ln94_434 = icmp_ne  i8 %tmp_433, i8 255" [../src/matmul.cpp:94]   --->   Operation 4372 'icmp' 'icmp_ln94_434' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 4373 [1/1] (0.97ns)   --->   "%icmp_ln94_435 = icmp_eq  i23 %trunc_ln94_217, i23 0" [../src/matmul.cpp:94]   --->   Operation 4373 'icmp' 'icmp_ln94_435' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 4374 [2/2] (3.34ns)   --->   "%tmp_434 = fcmp_olt  i32 %out_pool_load_216, i32 0" [../src/matmul.cpp:94]   --->   Operation 4374 'fcmp' 'tmp_434' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 442> <Delay = 5.03>
ST_444 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_217)   --->   "%or_ln94_217 = or i1 %icmp_ln94_435, i1 %icmp_ln94_434" [../src/matmul.cpp:94]   --->   Operation 4375 'or' 'or_ln94_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 4376 [1/2] (3.34ns)   --->   "%tmp_434 = fcmp_olt  i32 %out_pool_load_216, i32 0" [../src/matmul.cpp:94]   --->   Operation 4376 'fcmp' 'tmp_434' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 4377 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_217 = and i1 %or_ln94_217, i1 %tmp_434" [../src/matmul.cpp:94]   --->   Operation 4377 'and' 'and_ln94_217' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 4378 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_217, void %._crit_edge361, void" [../src/matmul.cpp:94]   --->   Operation 4378 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 4379 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_216" [../src/matmul.cpp:95]   --->   Operation 4379 'store' 'store_ln95' <Predicate = (and_ln94_217)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_444 : Operation 4380 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge361" [../src/matmul.cpp:95]   --->   Operation 4380 'br' 'br_ln95' <Predicate = (and_ln94_217)> <Delay = 0.00>
ST_444 : Operation 4381 [1/1] (0.00ns)   --->   "%out_pool_addr_217 = getelementptr i32 %out_pool, i64 0, i64 218" [../src/matmul.cpp:94]   --->   Operation 4381 'getelementptr' 'out_pool_addr_217' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 4382 [2/2] (1.35ns)   --->   "%out_pool_load_217 = load i11 %out_pool_addr_217" [../src/matmul.cpp:94]   --->   Operation 4382 'load' 'out_pool_load_217' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 445 <SV = 443> <Delay = 4.70>
ST_445 : Operation 4383 [1/2] (1.35ns)   --->   "%out_pool_load_217 = load i11 %out_pool_addr_217" [../src/matmul.cpp:94]   --->   Operation 4383 'load' 'out_pool_load_217' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_445 : Operation 4384 [1/1] (0.00ns)   --->   "%bitcast_ln94_218 = bitcast i32 %out_pool_load_217" [../src/matmul.cpp:94]   --->   Operation 4384 'bitcast' 'bitcast_ln94_218' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 4385 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_218, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4385 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 4386 [1/1] (0.00ns)   --->   "%trunc_ln94_218 = trunc i32 %bitcast_ln94_218" [../src/matmul.cpp:94]   --->   Operation 4386 'trunc' 'trunc_ln94_218' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 4387 [1/1] (0.85ns)   --->   "%icmp_ln94_436 = icmp_ne  i8 %tmp_435, i8 255" [../src/matmul.cpp:94]   --->   Operation 4387 'icmp' 'icmp_ln94_436' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_445 : Operation 4388 [1/1] (0.97ns)   --->   "%icmp_ln94_437 = icmp_eq  i23 %trunc_ln94_218, i23 0" [../src/matmul.cpp:94]   --->   Operation 4388 'icmp' 'icmp_ln94_437' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_445 : Operation 4389 [2/2] (3.34ns)   --->   "%tmp_436 = fcmp_olt  i32 %out_pool_load_217, i32 0" [../src/matmul.cpp:94]   --->   Operation 4389 'fcmp' 'tmp_436' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 444> <Delay = 5.03>
ST_446 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_218)   --->   "%or_ln94_218 = or i1 %icmp_ln94_437, i1 %icmp_ln94_436" [../src/matmul.cpp:94]   --->   Operation 4390 'or' 'or_ln94_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4391 [1/2] (3.34ns)   --->   "%tmp_436 = fcmp_olt  i32 %out_pool_load_217, i32 0" [../src/matmul.cpp:94]   --->   Operation 4391 'fcmp' 'tmp_436' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4392 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_218 = and i1 %or_ln94_218, i1 %tmp_436" [../src/matmul.cpp:94]   --->   Operation 4392 'and' 'and_ln94_218' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4393 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_218, void %._crit_edge362, void" [../src/matmul.cpp:94]   --->   Operation 4393 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4394 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_217" [../src/matmul.cpp:95]   --->   Operation 4394 'store' 'store_ln95' <Predicate = (and_ln94_218)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_446 : Operation 4395 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge362" [../src/matmul.cpp:95]   --->   Operation 4395 'br' 'br_ln95' <Predicate = (and_ln94_218)> <Delay = 0.00>
ST_446 : Operation 4396 [1/1] (0.00ns)   --->   "%out_pool_addr_218 = getelementptr i32 %out_pool, i64 0, i64 219" [../src/matmul.cpp:94]   --->   Operation 4396 'getelementptr' 'out_pool_addr_218' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4397 [2/2] (1.35ns)   --->   "%out_pool_load_218 = load i11 %out_pool_addr_218" [../src/matmul.cpp:94]   --->   Operation 4397 'load' 'out_pool_load_218' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 447 <SV = 445> <Delay = 4.70>
ST_447 : Operation 4398 [1/2] (1.35ns)   --->   "%out_pool_load_218 = load i11 %out_pool_addr_218" [../src/matmul.cpp:94]   --->   Operation 4398 'load' 'out_pool_load_218' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_447 : Operation 4399 [1/1] (0.00ns)   --->   "%bitcast_ln94_219 = bitcast i32 %out_pool_load_218" [../src/matmul.cpp:94]   --->   Operation 4399 'bitcast' 'bitcast_ln94_219' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4400 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_219, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4400 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4401 [1/1] (0.00ns)   --->   "%trunc_ln94_219 = trunc i32 %bitcast_ln94_219" [../src/matmul.cpp:94]   --->   Operation 4401 'trunc' 'trunc_ln94_219' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4402 [1/1] (0.85ns)   --->   "%icmp_ln94_438 = icmp_ne  i8 %tmp_437, i8 255" [../src/matmul.cpp:94]   --->   Operation 4402 'icmp' 'icmp_ln94_438' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4403 [1/1] (0.97ns)   --->   "%icmp_ln94_439 = icmp_eq  i23 %trunc_ln94_219, i23 0" [../src/matmul.cpp:94]   --->   Operation 4403 'icmp' 'icmp_ln94_439' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4404 [2/2] (3.34ns)   --->   "%tmp_438 = fcmp_olt  i32 %out_pool_load_218, i32 0" [../src/matmul.cpp:94]   --->   Operation 4404 'fcmp' 'tmp_438' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 446> <Delay = 5.03>
ST_448 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_219)   --->   "%or_ln94_219 = or i1 %icmp_ln94_439, i1 %icmp_ln94_438" [../src/matmul.cpp:94]   --->   Operation 4405 'or' 'or_ln94_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4406 [1/2] (3.34ns)   --->   "%tmp_438 = fcmp_olt  i32 %out_pool_load_218, i32 0" [../src/matmul.cpp:94]   --->   Operation 4406 'fcmp' 'tmp_438' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4407 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_219 = and i1 %or_ln94_219, i1 %tmp_438" [../src/matmul.cpp:94]   --->   Operation 4407 'and' 'and_ln94_219' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4408 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_219, void %._crit_edge363, void" [../src/matmul.cpp:94]   --->   Operation 4408 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4409 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_218" [../src/matmul.cpp:95]   --->   Operation 4409 'store' 'store_ln95' <Predicate = (and_ln94_219)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_448 : Operation 4410 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge363" [../src/matmul.cpp:95]   --->   Operation 4410 'br' 'br_ln95' <Predicate = (and_ln94_219)> <Delay = 0.00>
ST_448 : Operation 4411 [1/1] (0.00ns)   --->   "%out_pool_addr_219 = getelementptr i32 %out_pool, i64 0, i64 220" [../src/matmul.cpp:94]   --->   Operation 4411 'getelementptr' 'out_pool_addr_219' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4412 [2/2] (1.35ns)   --->   "%out_pool_load_219 = load i11 %out_pool_addr_219" [../src/matmul.cpp:94]   --->   Operation 4412 'load' 'out_pool_load_219' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 449 <SV = 447> <Delay = 4.70>
ST_449 : Operation 4413 [1/2] (1.35ns)   --->   "%out_pool_load_219 = load i11 %out_pool_addr_219" [../src/matmul.cpp:94]   --->   Operation 4413 'load' 'out_pool_load_219' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_449 : Operation 4414 [1/1] (0.00ns)   --->   "%bitcast_ln94_220 = bitcast i32 %out_pool_load_219" [../src/matmul.cpp:94]   --->   Operation 4414 'bitcast' 'bitcast_ln94_220' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4415 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_220, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4415 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4416 [1/1] (0.00ns)   --->   "%trunc_ln94_220 = trunc i32 %bitcast_ln94_220" [../src/matmul.cpp:94]   --->   Operation 4416 'trunc' 'trunc_ln94_220' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4417 [1/1] (0.85ns)   --->   "%icmp_ln94_440 = icmp_ne  i8 %tmp_439, i8 255" [../src/matmul.cpp:94]   --->   Operation 4417 'icmp' 'icmp_ln94_440' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4418 [1/1] (0.97ns)   --->   "%icmp_ln94_441 = icmp_eq  i23 %trunc_ln94_220, i23 0" [../src/matmul.cpp:94]   --->   Operation 4418 'icmp' 'icmp_ln94_441' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4419 [2/2] (3.34ns)   --->   "%tmp_440 = fcmp_olt  i32 %out_pool_load_219, i32 0" [../src/matmul.cpp:94]   --->   Operation 4419 'fcmp' 'tmp_440' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 448> <Delay = 5.03>
ST_450 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_220)   --->   "%or_ln94_220 = or i1 %icmp_ln94_441, i1 %icmp_ln94_440" [../src/matmul.cpp:94]   --->   Operation 4420 'or' 'or_ln94_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4421 [1/2] (3.34ns)   --->   "%tmp_440 = fcmp_olt  i32 %out_pool_load_219, i32 0" [../src/matmul.cpp:94]   --->   Operation 4421 'fcmp' 'tmp_440' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4422 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_220 = and i1 %or_ln94_220, i1 %tmp_440" [../src/matmul.cpp:94]   --->   Operation 4422 'and' 'and_ln94_220' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4423 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_220, void %._crit_edge364, void" [../src/matmul.cpp:94]   --->   Operation 4423 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4424 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_219" [../src/matmul.cpp:95]   --->   Operation 4424 'store' 'store_ln95' <Predicate = (and_ln94_220)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_450 : Operation 4425 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge364" [../src/matmul.cpp:95]   --->   Operation 4425 'br' 'br_ln95' <Predicate = (and_ln94_220)> <Delay = 0.00>
ST_450 : Operation 4426 [1/1] (0.00ns)   --->   "%out_pool_addr_220 = getelementptr i32 %out_pool, i64 0, i64 221" [../src/matmul.cpp:94]   --->   Operation 4426 'getelementptr' 'out_pool_addr_220' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4427 [2/2] (1.35ns)   --->   "%out_pool_load_220 = load i11 %out_pool_addr_220" [../src/matmul.cpp:94]   --->   Operation 4427 'load' 'out_pool_load_220' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 451 <SV = 449> <Delay = 4.70>
ST_451 : Operation 4428 [1/2] (1.35ns)   --->   "%out_pool_load_220 = load i11 %out_pool_addr_220" [../src/matmul.cpp:94]   --->   Operation 4428 'load' 'out_pool_load_220' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_451 : Operation 4429 [1/1] (0.00ns)   --->   "%bitcast_ln94_221 = bitcast i32 %out_pool_load_220" [../src/matmul.cpp:94]   --->   Operation 4429 'bitcast' 'bitcast_ln94_221' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4430 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_221, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4430 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4431 [1/1] (0.00ns)   --->   "%trunc_ln94_221 = trunc i32 %bitcast_ln94_221" [../src/matmul.cpp:94]   --->   Operation 4431 'trunc' 'trunc_ln94_221' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4432 [1/1] (0.85ns)   --->   "%icmp_ln94_442 = icmp_ne  i8 %tmp_441, i8 255" [../src/matmul.cpp:94]   --->   Operation 4432 'icmp' 'icmp_ln94_442' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4433 [1/1] (0.97ns)   --->   "%icmp_ln94_443 = icmp_eq  i23 %trunc_ln94_221, i23 0" [../src/matmul.cpp:94]   --->   Operation 4433 'icmp' 'icmp_ln94_443' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4434 [2/2] (3.34ns)   --->   "%tmp_442 = fcmp_olt  i32 %out_pool_load_220, i32 0" [../src/matmul.cpp:94]   --->   Operation 4434 'fcmp' 'tmp_442' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 450> <Delay = 5.03>
ST_452 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_221)   --->   "%or_ln94_221 = or i1 %icmp_ln94_443, i1 %icmp_ln94_442" [../src/matmul.cpp:94]   --->   Operation 4435 'or' 'or_ln94_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4436 [1/2] (3.34ns)   --->   "%tmp_442 = fcmp_olt  i32 %out_pool_load_220, i32 0" [../src/matmul.cpp:94]   --->   Operation 4436 'fcmp' 'tmp_442' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4437 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_221 = and i1 %or_ln94_221, i1 %tmp_442" [../src/matmul.cpp:94]   --->   Operation 4437 'and' 'and_ln94_221' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4438 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_221, void %._crit_edge365, void" [../src/matmul.cpp:94]   --->   Operation 4438 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 4439 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_220" [../src/matmul.cpp:95]   --->   Operation 4439 'store' 'store_ln95' <Predicate = (and_ln94_221)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_452 : Operation 4440 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge365" [../src/matmul.cpp:95]   --->   Operation 4440 'br' 'br_ln95' <Predicate = (and_ln94_221)> <Delay = 0.00>
ST_452 : Operation 4441 [1/1] (0.00ns)   --->   "%out_pool_addr_221 = getelementptr i32 %out_pool, i64 0, i64 222" [../src/matmul.cpp:94]   --->   Operation 4441 'getelementptr' 'out_pool_addr_221' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 4442 [2/2] (1.35ns)   --->   "%out_pool_load_221 = load i11 %out_pool_addr_221" [../src/matmul.cpp:94]   --->   Operation 4442 'load' 'out_pool_load_221' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 453 <SV = 451> <Delay = 4.70>
ST_453 : Operation 4443 [1/2] (1.35ns)   --->   "%out_pool_load_221 = load i11 %out_pool_addr_221" [../src/matmul.cpp:94]   --->   Operation 4443 'load' 'out_pool_load_221' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_453 : Operation 4444 [1/1] (0.00ns)   --->   "%bitcast_ln94_222 = bitcast i32 %out_pool_load_221" [../src/matmul.cpp:94]   --->   Operation 4444 'bitcast' 'bitcast_ln94_222' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 4445 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_222, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4445 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 4446 [1/1] (0.00ns)   --->   "%trunc_ln94_222 = trunc i32 %bitcast_ln94_222" [../src/matmul.cpp:94]   --->   Operation 4446 'trunc' 'trunc_ln94_222' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 4447 [1/1] (0.85ns)   --->   "%icmp_ln94_444 = icmp_ne  i8 %tmp_443, i8 255" [../src/matmul.cpp:94]   --->   Operation 4447 'icmp' 'icmp_ln94_444' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 4448 [1/1] (0.97ns)   --->   "%icmp_ln94_445 = icmp_eq  i23 %trunc_ln94_222, i23 0" [../src/matmul.cpp:94]   --->   Operation 4448 'icmp' 'icmp_ln94_445' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 4449 [2/2] (3.34ns)   --->   "%tmp_444 = fcmp_olt  i32 %out_pool_load_221, i32 0" [../src/matmul.cpp:94]   --->   Operation 4449 'fcmp' 'tmp_444' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 452> <Delay = 5.03>
ST_454 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_222)   --->   "%or_ln94_222 = or i1 %icmp_ln94_445, i1 %icmp_ln94_444" [../src/matmul.cpp:94]   --->   Operation 4450 'or' 'or_ln94_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 4451 [1/2] (3.34ns)   --->   "%tmp_444 = fcmp_olt  i32 %out_pool_load_221, i32 0" [../src/matmul.cpp:94]   --->   Operation 4451 'fcmp' 'tmp_444' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 4452 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_222 = and i1 %or_ln94_222, i1 %tmp_444" [../src/matmul.cpp:94]   --->   Operation 4452 'and' 'and_ln94_222' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 4453 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_222, void %._crit_edge366, void" [../src/matmul.cpp:94]   --->   Operation 4453 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 4454 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_221" [../src/matmul.cpp:95]   --->   Operation 4454 'store' 'store_ln95' <Predicate = (and_ln94_222)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_454 : Operation 4455 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge366" [../src/matmul.cpp:95]   --->   Operation 4455 'br' 'br_ln95' <Predicate = (and_ln94_222)> <Delay = 0.00>
ST_454 : Operation 4456 [1/1] (0.00ns)   --->   "%out_pool_addr_222 = getelementptr i32 %out_pool, i64 0, i64 223" [../src/matmul.cpp:94]   --->   Operation 4456 'getelementptr' 'out_pool_addr_222' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 4457 [2/2] (1.35ns)   --->   "%out_pool_load_222 = load i11 %out_pool_addr_222" [../src/matmul.cpp:94]   --->   Operation 4457 'load' 'out_pool_load_222' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 455 <SV = 453> <Delay = 4.70>
ST_455 : Operation 4458 [1/2] (1.35ns)   --->   "%out_pool_load_222 = load i11 %out_pool_addr_222" [../src/matmul.cpp:94]   --->   Operation 4458 'load' 'out_pool_load_222' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_455 : Operation 4459 [1/1] (0.00ns)   --->   "%bitcast_ln94_223 = bitcast i32 %out_pool_load_222" [../src/matmul.cpp:94]   --->   Operation 4459 'bitcast' 'bitcast_ln94_223' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4460 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_223, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4460 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4461 [1/1] (0.00ns)   --->   "%trunc_ln94_223 = trunc i32 %bitcast_ln94_223" [../src/matmul.cpp:94]   --->   Operation 4461 'trunc' 'trunc_ln94_223' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4462 [1/1] (0.85ns)   --->   "%icmp_ln94_446 = icmp_ne  i8 %tmp_445, i8 255" [../src/matmul.cpp:94]   --->   Operation 4462 'icmp' 'icmp_ln94_446' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4463 [1/1] (0.97ns)   --->   "%icmp_ln94_447 = icmp_eq  i23 %trunc_ln94_223, i23 0" [../src/matmul.cpp:94]   --->   Operation 4463 'icmp' 'icmp_ln94_447' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4464 [2/2] (3.34ns)   --->   "%tmp_446 = fcmp_olt  i32 %out_pool_load_222, i32 0" [../src/matmul.cpp:94]   --->   Operation 4464 'fcmp' 'tmp_446' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 454> <Delay = 5.03>
ST_456 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_223)   --->   "%or_ln94_223 = or i1 %icmp_ln94_447, i1 %icmp_ln94_446" [../src/matmul.cpp:94]   --->   Operation 4465 'or' 'or_ln94_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4466 [1/2] (3.34ns)   --->   "%tmp_446 = fcmp_olt  i32 %out_pool_load_222, i32 0" [../src/matmul.cpp:94]   --->   Operation 4466 'fcmp' 'tmp_446' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_223 = and i1 %or_ln94_223, i1 %tmp_446" [../src/matmul.cpp:94]   --->   Operation 4467 'and' 'and_ln94_223' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4468 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_223, void %._crit_edge367, void" [../src/matmul.cpp:94]   --->   Operation 4468 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 4469 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_222" [../src/matmul.cpp:95]   --->   Operation 4469 'store' 'store_ln95' <Predicate = (and_ln94_223)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_456 : Operation 4470 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge367" [../src/matmul.cpp:95]   --->   Operation 4470 'br' 'br_ln95' <Predicate = (and_ln94_223)> <Delay = 0.00>
ST_456 : Operation 4471 [1/1] (0.00ns)   --->   "%out_pool_addr_223 = getelementptr i32 %out_pool, i64 0, i64 224" [../src/matmul.cpp:94]   --->   Operation 4471 'getelementptr' 'out_pool_addr_223' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 4472 [2/2] (1.35ns)   --->   "%out_pool_load_223 = load i11 %out_pool_addr_223" [../src/matmul.cpp:94]   --->   Operation 4472 'load' 'out_pool_load_223' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 457 <SV = 455> <Delay = 4.70>
ST_457 : Operation 4473 [1/2] (1.35ns)   --->   "%out_pool_load_223 = load i11 %out_pool_addr_223" [../src/matmul.cpp:94]   --->   Operation 4473 'load' 'out_pool_load_223' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_457 : Operation 4474 [1/1] (0.00ns)   --->   "%bitcast_ln94_224 = bitcast i32 %out_pool_load_223" [../src/matmul.cpp:94]   --->   Operation 4474 'bitcast' 'bitcast_ln94_224' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 4475 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_224, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4475 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 4476 [1/1] (0.00ns)   --->   "%trunc_ln94_224 = trunc i32 %bitcast_ln94_224" [../src/matmul.cpp:94]   --->   Operation 4476 'trunc' 'trunc_ln94_224' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 4477 [1/1] (0.85ns)   --->   "%icmp_ln94_448 = icmp_ne  i8 %tmp_447, i8 255" [../src/matmul.cpp:94]   --->   Operation 4477 'icmp' 'icmp_ln94_448' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 4478 [1/1] (0.97ns)   --->   "%icmp_ln94_449 = icmp_eq  i23 %trunc_ln94_224, i23 0" [../src/matmul.cpp:94]   --->   Operation 4478 'icmp' 'icmp_ln94_449' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 4479 [2/2] (3.34ns)   --->   "%tmp_448 = fcmp_olt  i32 %out_pool_load_223, i32 0" [../src/matmul.cpp:94]   --->   Operation 4479 'fcmp' 'tmp_448' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 456> <Delay = 5.03>
ST_458 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_224)   --->   "%or_ln94_224 = or i1 %icmp_ln94_449, i1 %icmp_ln94_448" [../src/matmul.cpp:94]   --->   Operation 4480 'or' 'or_ln94_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 4481 [1/2] (3.34ns)   --->   "%tmp_448 = fcmp_olt  i32 %out_pool_load_223, i32 0" [../src/matmul.cpp:94]   --->   Operation 4481 'fcmp' 'tmp_448' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 4482 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_224 = and i1 %or_ln94_224, i1 %tmp_448" [../src/matmul.cpp:94]   --->   Operation 4482 'and' 'and_ln94_224' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 4483 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_224, void %._crit_edge368, void" [../src/matmul.cpp:94]   --->   Operation 4483 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 4484 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_223" [../src/matmul.cpp:95]   --->   Operation 4484 'store' 'store_ln95' <Predicate = (and_ln94_224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_458 : Operation 4485 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge368" [../src/matmul.cpp:95]   --->   Operation 4485 'br' 'br_ln95' <Predicate = (and_ln94_224)> <Delay = 0.00>
ST_458 : Operation 4486 [1/1] (0.00ns)   --->   "%out_pool_addr_224 = getelementptr i32 %out_pool, i64 0, i64 225" [../src/matmul.cpp:94]   --->   Operation 4486 'getelementptr' 'out_pool_addr_224' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 4487 [2/2] (1.35ns)   --->   "%out_pool_load_224 = load i11 %out_pool_addr_224" [../src/matmul.cpp:94]   --->   Operation 4487 'load' 'out_pool_load_224' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 459 <SV = 457> <Delay = 4.70>
ST_459 : Operation 4488 [1/2] (1.35ns)   --->   "%out_pool_load_224 = load i11 %out_pool_addr_224" [../src/matmul.cpp:94]   --->   Operation 4488 'load' 'out_pool_load_224' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_459 : Operation 4489 [1/1] (0.00ns)   --->   "%bitcast_ln94_225 = bitcast i32 %out_pool_load_224" [../src/matmul.cpp:94]   --->   Operation 4489 'bitcast' 'bitcast_ln94_225' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4490 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_225, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4490 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4491 [1/1] (0.00ns)   --->   "%trunc_ln94_225 = trunc i32 %bitcast_ln94_225" [../src/matmul.cpp:94]   --->   Operation 4491 'trunc' 'trunc_ln94_225' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4492 [1/1] (0.85ns)   --->   "%icmp_ln94_450 = icmp_ne  i8 %tmp_449, i8 255" [../src/matmul.cpp:94]   --->   Operation 4492 'icmp' 'icmp_ln94_450' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4493 [1/1] (0.97ns)   --->   "%icmp_ln94_451 = icmp_eq  i23 %trunc_ln94_225, i23 0" [../src/matmul.cpp:94]   --->   Operation 4493 'icmp' 'icmp_ln94_451' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4494 [2/2] (3.34ns)   --->   "%tmp_450 = fcmp_olt  i32 %out_pool_load_224, i32 0" [../src/matmul.cpp:94]   --->   Operation 4494 'fcmp' 'tmp_450' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 458> <Delay = 5.03>
ST_460 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_225)   --->   "%or_ln94_225 = or i1 %icmp_ln94_451, i1 %icmp_ln94_450" [../src/matmul.cpp:94]   --->   Operation 4495 'or' 'or_ln94_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4496 [1/2] (3.34ns)   --->   "%tmp_450 = fcmp_olt  i32 %out_pool_load_224, i32 0" [../src/matmul.cpp:94]   --->   Operation 4496 'fcmp' 'tmp_450' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4497 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_225 = and i1 %or_ln94_225, i1 %tmp_450" [../src/matmul.cpp:94]   --->   Operation 4497 'and' 'and_ln94_225' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4498 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_225, void %._crit_edge369, void" [../src/matmul.cpp:94]   --->   Operation 4498 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 4499 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_224" [../src/matmul.cpp:95]   --->   Operation 4499 'store' 'store_ln95' <Predicate = (and_ln94_225)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_460 : Operation 4500 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge369" [../src/matmul.cpp:95]   --->   Operation 4500 'br' 'br_ln95' <Predicate = (and_ln94_225)> <Delay = 0.00>
ST_460 : Operation 4501 [1/1] (0.00ns)   --->   "%out_pool_addr_225 = getelementptr i32 %out_pool, i64 0, i64 226" [../src/matmul.cpp:94]   --->   Operation 4501 'getelementptr' 'out_pool_addr_225' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 4502 [2/2] (1.35ns)   --->   "%out_pool_load_225 = load i11 %out_pool_addr_225" [../src/matmul.cpp:94]   --->   Operation 4502 'load' 'out_pool_load_225' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 461 <SV = 459> <Delay = 4.70>
ST_461 : Operation 4503 [1/2] (1.35ns)   --->   "%out_pool_load_225 = load i11 %out_pool_addr_225" [../src/matmul.cpp:94]   --->   Operation 4503 'load' 'out_pool_load_225' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_461 : Operation 4504 [1/1] (0.00ns)   --->   "%bitcast_ln94_226 = bitcast i32 %out_pool_load_225" [../src/matmul.cpp:94]   --->   Operation 4504 'bitcast' 'bitcast_ln94_226' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_226, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4505 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln94_226 = trunc i32 %bitcast_ln94_226" [../src/matmul.cpp:94]   --->   Operation 4506 'trunc' 'trunc_ln94_226' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 4507 [1/1] (0.85ns)   --->   "%icmp_ln94_452 = icmp_ne  i8 %tmp_451, i8 255" [../src/matmul.cpp:94]   --->   Operation 4507 'icmp' 'icmp_ln94_452' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_461 : Operation 4508 [1/1] (0.97ns)   --->   "%icmp_ln94_453 = icmp_eq  i23 %trunc_ln94_226, i23 0" [../src/matmul.cpp:94]   --->   Operation 4508 'icmp' 'icmp_ln94_453' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_461 : Operation 4509 [2/2] (3.34ns)   --->   "%tmp_452 = fcmp_olt  i32 %out_pool_load_225, i32 0" [../src/matmul.cpp:94]   --->   Operation 4509 'fcmp' 'tmp_452' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 460> <Delay = 5.03>
ST_462 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_226)   --->   "%or_ln94_226 = or i1 %icmp_ln94_453, i1 %icmp_ln94_452" [../src/matmul.cpp:94]   --->   Operation 4510 'or' 'or_ln94_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 4511 [1/2] (3.34ns)   --->   "%tmp_452 = fcmp_olt  i32 %out_pool_load_225, i32 0" [../src/matmul.cpp:94]   --->   Operation 4511 'fcmp' 'tmp_452' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 4512 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_226 = and i1 %or_ln94_226, i1 %tmp_452" [../src/matmul.cpp:94]   --->   Operation 4512 'and' 'and_ln94_226' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 4513 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_226, void %._crit_edge370, void" [../src/matmul.cpp:94]   --->   Operation 4513 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 4514 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_225" [../src/matmul.cpp:95]   --->   Operation 4514 'store' 'store_ln95' <Predicate = (and_ln94_226)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_462 : Operation 4515 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge370" [../src/matmul.cpp:95]   --->   Operation 4515 'br' 'br_ln95' <Predicate = (and_ln94_226)> <Delay = 0.00>
ST_462 : Operation 4516 [1/1] (0.00ns)   --->   "%out_pool_addr_226 = getelementptr i32 %out_pool, i64 0, i64 227" [../src/matmul.cpp:94]   --->   Operation 4516 'getelementptr' 'out_pool_addr_226' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 4517 [2/2] (1.35ns)   --->   "%out_pool_load_226 = load i11 %out_pool_addr_226" [../src/matmul.cpp:94]   --->   Operation 4517 'load' 'out_pool_load_226' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 463 <SV = 461> <Delay = 4.70>
ST_463 : Operation 4518 [1/2] (1.35ns)   --->   "%out_pool_load_226 = load i11 %out_pool_addr_226" [../src/matmul.cpp:94]   --->   Operation 4518 'load' 'out_pool_load_226' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_463 : Operation 4519 [1/1] (0.00ns)   --->   "%bitcast_ln94_227 = bitcast i32 %out_pool_load_226" [../src/matmul.cpp:94]   --->   Operation 4519 'bitcast' 'bitcast_ln94_227' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4520 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_227, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4520 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4521 [1/1] (0.00ns)   --->   "%trunc_ln94_227 = trunc i32 %bitcast_ln94_227" [../src/matmul.cpp:94]   --->   Operation 4521 'trunc' 'trunc_ln94_227' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4522 [1/1] (0.85ns)   --->   "%icmp_ln94_454 = icmp_ne  i8 %tmp_453, i8 255" [../src/matmul.cpp:94]   --->   Operation 4522 'icmp' 'icmp_ln94_454' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4523 [1/1] (0.97ns)   --->   "%icmp_ln94_455 = icmp_eq  i23 %trunc_ln94_227, i23 0" [../src/matmul.cpp:94]   --->   Operation 4523 'icmp' 'icmp_ln94_455' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4524 [2/2] (3.34ns)   --->   "%tmp_454 = fcmp_olt  i32 %out_pool_load_226, i32 0" [../src/matmul.cpp:94]   --->   Operation 4524 'fcmp' 'tmp_454' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 462> <Delay = 5.03>
ST_464 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_227)   --->   "%or_ln94_227 = or i1 %icmp_ln94_455, i1 %icmp_ln94_454" [../src/matmul.cpp:94]   --->   Operation 4525 'or' 'or_ln94_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4526 [1/2] (3.34ns)   --->   "%tmp_454 = fcmp_olt  i32 %out_pool_load_226, i32 0" [../src/matmul.cpp:94]   --->   Operation 4526 'fcmp' 'tmp_454' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4527 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_227 = and i1 %or_ln94_227, i1 %tmp_454" [../src/matmul.cpp:94]   --->   Operation 4527 'and' 'and_ln94_227' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4528 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_227, void %._crit_edge371, void" [../src/matmul.cpp:94]   --->   Operation 4528 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 4529 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_226" [../src/matmul.cpp:95]   --->   Operation 4529 'store' 'store_ln95' <Predicate = (and_ln94_227)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_464 : Operation 4530 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge371" [../src/matmul.cpp:95]   --->   Operation 4530 'br' 'br_ln95' <Predicate = (and_ln94_227)> <Delay = 0.00>
ST_464 : Operation 4531 [1/1] (0.00ns)   --->   "%out_pool_addr_227 = getelementptr i32 %out_pool, i64 0, i64 228" [../src/matmul.cpp:94]   --->   Operation 4531 'getelementptr' 'out_pool_addr_227' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 4532 [2/2] (1.35ns)   --->   "%out_pool_load_227 = load i11 %out_pool_addr_227" [../src/matmul.cpp:94]   --->   Operation 4532 'load' 'out_pool_load_227' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 465 <SV = 463> <Delay = 4.70>
ST_465 : Operation 4533 [1/2] (1.35ns)   --->   "%out_pool_load_227 = load i11 %out_pool_addr_227" [../src/matmul.cpp:94]   --->   Operation 4533 'load' 'out_pool_load_227' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_465 : Operation 4534 [1/1] (0.00ns)   --->   "%bitcast_ln94_228 = bitcast i32 %out_pool_load_227" [../src/matmul.cpp:94]   --->   Operation 4534 'bitcast' 'bitcast_ln94_228' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 4535 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_228, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4535 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 4536 [1/1] (0.00ns)   --->   "%trunc_ln94_228 = trunc i32 %bitcast_ln94_228" [../src/matmul.cpp:94]   --->   Operation 4536 'trunc' 'trunc_ln94_228' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 4537 [1/1] (0.85ns)   --->   "%icmp_ln94_456 = icmp_ne  i8 %tmp_455, i8 255" [../src/matmul.cpp:94]   --->   Operation 4537 'icmp' 'icmp_ln94_456' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 4538 [1/1] (0.97ns)   --->   "%icmp_ln94_457 = icmp_eq  i23 %trunc_ln94_228, i23 0" [../src/matmul.cpp:94]   --->   Operation 4538 'icmp' 'icmp_ln94_457' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 4539 [2/2] (3.34ns)   --->   "%tmp_456 = fcmp_olt  i32 %out_pool_load_227, i32 0" [../src/matmul.cpp:94]   --->   Operation 4539 'fcmp' 'tmp_456' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 464> <Delay = 5.03>
ST_466 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_228)   --->   "%or_ln94_228 = or i1 %icmp_ln94_457, i1 %icmp_ln94_456" [../src/matmul.cpp:94]   --->   Operation 4540 'or' 'or_ln94_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 4541 [1/2] (3.34ns)   --->   "%tmp_456 = fcmp_olt  i32 %out_pool_load_227, i32 0" [../src/matmul.cpp:94]   --->   Operation 4541 'fcmp' 'tmp_456' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 4542 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_228 = and i1 %or_ln94_228, i1 %tmp_456" [../src/matmul.cpp:94]   --->   Operation 4542 'and' 'and_ln94_228' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 4543 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_228, void %._crit_edge372, void" [../src/matmul.cpp:94]   --->   Operation 4543 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 4544 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_227" [../src/matmul.cpp:95]   --->   Operation 4544 'store' 'store_ln95' <Predicate = (and_ln94_228)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_466 : Operation 4545 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge372" [../src/matmul.cpp:95]   --->   Operation 4545 'br' 'br_ln95' <Predicate = (and_ln94_228)> <Delay = 0.00>
ST_466 : Operation 4546 [1/1] (0.00ns)   --->   "%out_pool_addr_228 = getelementptr i32 %out_pool, i64 0, i64 229" [../src/matmul.cpp:94]   --->   Operation 4546 'getelementptr' 'out_pool_addr_228' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 4547 [2/2] (1.35ns)   --->   "%out_pool_load_228 = load i11 %out_pool_addr_228" [../src/matmul.cpp:94]   --->   Operation 4547 'load' 'out_pool_load_228' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 467 <SV = 465> <Delay = 4.70>
ST_467 : Operation 4548 [1/2] (1.35ns)   --->   "%out_pool_load_228 = load i11 %out_pool_addr_228" [../src/matmul.cpp:94]   --->   Operation 4548 'load' 'out_pool_load_228' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_467 : Operation 4549 [1/1] (0.00ns)   --->   "%bitcast_ln94_229 = bitcast i32 %out_pool_load_228" [../src/matmul.cpp:94]   --->   Operation 4549 'bitcast' 'bitcast_ln94_229' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4550 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_229, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4550 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4551 [1/1] (0.00ns)   --->   "%trunc_ln94_229 = trunc i32 %bitcast_ln94_229" [../src/matmul.cpp:94]   --->   Operation 4551 'trunc' 'trunc_ln94_229' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4552 [1/1] (0.85ns)   --->   "%icmp_ln94_458 = icmp_ne  i8 %tmp_457, i8 255" [../src/matmul.cpp:94]   --->   Operation 4552 'icmp' 'icmp_ln94_458' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4553 [1/1] (0.97ns)   --->   "%icmp_ln94_459 = icmp_eq  i23 %trunc_ln94_229, i23 0" [../src/matmul.cpp:94]   --->   Operation 4553 'icmp' 'icmp_ln94_459' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4554 [2/2] (3.34ns)   --->   "%tmp_458 = fcmp_olt  i32 %out_pool_load_228, i32 0" [../src/matmul.cpp:94]   --->   Operation 4554 'fcmp' 'tmp_458' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 466> <Delay = 5.03>
ST_468 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_229)   --->   "%or_ln94_229 = or i1 %icmp_ln94_459, i1 %icmp_ln94_458" [../src/matmul.cpp:94]   --->   Operation 4555 'or' 'or_ln94_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4556 [1/2] (3.34ns)   --->   "%tmp_458 = fcmp_olt  i32 %out_pool_load_228, i32 0" [../src/matmul.cpp:94]   --->   Operation 4556 'fcmp' 'tmp_458' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4557 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_229 = and i1 %or_ln94_229, i1 %tmp_458" [../src/matmul.cpp:94]   --->   Operation 4557 'and' 'and_ln94_229' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4558 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_229, void %._crit_edge373, void" [../src/matmul.cpp:94]   --->   Operation 4558 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 4559 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_228" [../src/matmul.cpp:95]   --->   Operation 4559 'store' 'store_ln95' <Predicate = (and_ln94_229)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_468 : Operation 4560 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge373" [../src/matmul.cpp:95]   --->   Operation 4560 'br' 'br_ln95' <Predicate = (and_ln94_229)> <Delay = 0.00>
ST_468 : Operation 4561 [1/1] (0.00ns)   --->   "%out_pool_addr_229 = getelementptr i32 %out_pool, i64 0, i64 230" [../src/matmul.cpp:94]   --->   Operation 4561 'getelementptr' 'out_pool_addr_229' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 4562 [2/2] (1.35ns)   --->   "%out_pool_load_229 = load i11 %out_pool_addr_229" [../src/matmul.cpp:94]   --->   Operation 4562 'load' 'out_pool_load_229' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 469 <SV = 467> <Delay = 4.70>
ST_469 : Operation 4563 [1/2] (1.35ns)   --->   "%out_pool_load_229 = load i11 %out_pool_addr_229" [../src/matmul.cpp:94]   --->   Operation 4563 'load' 'out_pool_load_229' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_469 : Operation 4564 [1/1] (0.00ns)   --->   "%bitcast_ln94_230 = bitcast i32 %out_pool_load_229" [../src/matmul.cpp:94]   --->   Operation 4564 'bitcast' 'bitcast_ln94_230' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_230, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4565 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 4566 [1/1] (0.00ns)   --->   "%trunc_ln94_230 = trunc i32 %bitcast_ln94_230" [../src/matmul.cpp:94]   --->   Operation 4566 'trunc' 'trunc_ln94_230' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 4567 [1/1] (0.85ns)   --->   "%icmp_ln94_460 = icmp_ne  i8 %tmp_459, i8 255" [../src/matmul.cpp:94]   --->   Operation 4567 'icmp' 'icmp_ln94_460' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 4568 [1/1] (0.97ns)   --->   "%icmp_ln94_461 = icmp_eq  i23 %trunc_ln94_230, i23 0" [../src/matmul.cpp:94]   --->   Operation 4568 'icmp' 'icmp_ln94_461' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 4569 [2/2] (3.34ns)   --->   "%tmp_460 = fcmp_olt  i32 %out_pool_load_229, i32 0" [../src/matmul.cpp:94]   --->   Operation 4569 'fcmp' 'tmp_460' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 468> <Delay = 5.03>
ST_470 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_230)   --->   "%or_ln94_230 = or i1 %icmp_ln94_461, i1 %icmp_ln94_460" [../src/matmul.cpp:94]   --->   Operation 4570 'or' 'or_ln94_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 4571 [1/2] (3.34ns)   --->   "%tmp_460 = fcmp_olt  i32 %out_pool_load_229, i32 0" [../src/matmul.cpp:94]   --->   Operation 4571 'fcmp' 'tmp_460' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 4572 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_230 = and i1 %or_ln94_230, i1 %tmp_460" [../src/matmul.cpp:94]   --->   Operation 4572 'and' 'and_ln94_230' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 4573 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_230, void %._crit_edge374, void" [../src/matmul.cpp:94]   --->   Operation 4573 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 4574 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_229" [../src/matmul.cpp:95]   --->   Operation 4574 'store' 'store_ln95' <Predicate = (and_ln94_230)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_470 : Operation 4575 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge374" [../src/matmul.cpp:95]   --->   Operation 4575 'br' 'br_ln95' <Predicate = (and_ln94_230)> <Delay = 0.00>
ST_470 : Operation 4576 [1/1] (0.00ns)   --->   "%out_pool_addr_230 = getelementptr i32 %out_pool, i64 0, i64 231" [../src/matmul.cpp:94]   --->   Operation 4576 'getelementptr' 'out_pool_addr_230' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 4577 [2/2] (1.35ns)   --->   "%out_pool_load_230 = load i11 %out_pool_addr_230" [../src/matmul.cpp:94]   --->   Operation 4577 'load' 'out_pool_load_230' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 471 <SV = 469> <Delay = 4.70>
ST_471 : Operation 4578 [1/2] (1.35ns)   --->   "%out_pool_load_230 = load i11 %out_pool_addr_230" [../src/matmul.cpp:94]   --->   Operation 4578 'load' 'out_pool_load_230' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_471 : Operation 4579 [1/1] (0.00ns)   --->   "%bitcast_ln94_231 = bitcast i32 %out_pool_load_230" [../src/matmul.cpp:94]   --->   Operation 4579 'bitcast' 'bitcast_ln94_231' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4580 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_231, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4580 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4581 [1/1] (0.00ns)   --->   "%trunc_ln94_231 = trunc i32 %bitcast_ln94_231" [../src/matmul.cpp:94]   --->   Operation 4581 'trunc' 'trunc_ln94_231' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4582 [1/1] (0.85ns)   --->   "%icmp_ln94_462 = icmp_ne  i8 %tmp_461, i8 255" [../src/matmul.cpp:94]   --->   Operation 4582 'icmp' 'icmp_ln94_462' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4583 [1/1] (0.97ns)   --->   "%icmp_ln94_463 = icmp_eq  i23 %trunc_ln94_231, i23 0" [../src/matmul.cpp:94]   --->   Operation 4583 'icmp' 'icmp_ln94_463' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4584 [2/2] (3.34ns)   --->   "%tmp_462 = fcmp_olt  i32 %out_pool_load_230, i32 0" [../src/matmul.cpp:94]   --->   Operation 4584 'fcmp' 'tmp_462' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 470> <Delay = 5.03>
ST_472 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_231)   --->   "%or_ln94_231 = or i1 %icmp_ln94_463, i1 %icmp_ln94_462" [../src/matmul.cpp:94]   --->   Operation 4585 'or' 'or_ln94_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4586 [1/2] (3.34ns)   --->   "%tmp_462 = fcmp_olt  i32 %out_pool_load_230, i32 0" [../src/matmul.cpp:94]   --->   Operation 4586 'fcmp' 'tmp_462' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4587 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_231 = and i1 %or_ln94_231, i1 %tmp_462" [../src/matmul.cpp:94]   --->   Operation 4587 'and' 'and_ln94_231' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4588 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_231, void %._crit_edge375, void" [../src/matmul.cpp:94]   --->   Operation 4588 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 4589 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_230" [../src/matmul.cpp:95]   --->   Operation 4589 'store' 'store_ln95' <Predicate = (and_ln94_231)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_472 : Operation 4590 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge375" [../src/matmul.cpp:95]   --->   Operation 4590 'br' 'br_ln95' <Predicate = (and_ln94_231)> <Delay = 0.00>
ST_472 : Operation 4591 [1/1] (0.00ns)   --->   "%out_pool_addr_231 = getelementptr i32 %out_pool, i64 0, i64 232" [../src/matmul.cpp:94]   --->   Operation 4591 'getelementptr' 'out_pool_addr_231' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 4592 [2/2] (1.35ns)   --->   "%out_pool_load_231 = load i11 %out_pool_addr_231" [../src/matmul.cpp:94]   --->   Operation 4592 'load' 'out_pool_load_231' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 473 <SV = 471> <Delay = 4.70>
ST_473 : Operation 4593 [1/2] (1.35ns)   --->   "%out_pool_load_231 = load i11 %out_pool_addr_231" [../src/matmul.cpp:94]   --->   Operation 4593 'load' 'out_pool_load_231' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_473 : Operation 4594 [1/1] (0.00ns)   --->   "%bitcast_ln94_232 = bitcast i32 %out_pool_load_231" [../src/matmul.cpp:94]   --->   Operation 4594 'bitcast' 'bitcast_ln94_232' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 4595 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_232, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4595 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 4596 [1/1] (0.00ns)   --->   "%trunc_ln94_232 = trunc i32 %bitcast_ln94_232" [../src/matmul.cpp:94]   --->   Operation 4596 'trunc' 'trunc_ln94_232' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 4597 [1/1] (0.85ns)   --->   "%icmp_ln94_464 = icmp_ne  i8 %tmp_463, i8 255" [../src/matmul.cpp:94]   --->   Operation 4597 'icmp' 'icmp_ln94_464' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 4598 [1/1] (0.97ns)   --->   "%icmp_ln94_465 = icmp_eq  i23 %trunc_ln94_232, i23 0" [../src/matmul.cpp:94]   --->   Operation 4598 'icmp' 'icmp_ln94_465' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 4599 [2/2] (3.34ns)   --->   "%tmp_464 = fcmp_olt  i32 %out_pool_load_231, i32 0" [../src/matmul.cpp:94]   --->   Operation 4599 'fcmp' 'tmp_464' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 472> <Delay = 5.03>
ST_474 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_232)   --->   "%or_ln94_232 = or i1 %icmp_ln94_465, i1 %icmp_ln94_464" [../src/matmul.cpp:94]   --->   Operation 4600 'or' 'or_ln94_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 4601 [1/2] (3.34ns)   --->   "%tmp_464 = fcmp_olt  i32 %out_pool_load_231, i32 0" [../src/matmul.cpp:94]   --->   Operation 4601 'fcmp' 'tmp_464' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 4602 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_232 = and i1 %or_ln94_232, i1 %tmp_464" [../src/matmul.cpp:94]   --->   Operation 4602 'and' 'and_ln94_232' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 4603 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_232, void %._crit_edge376, void" [../src/matmul.cpp:94]   --->   Operation 4603 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 4604 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_231" [../src/matmul.cpp:95]   --->   Operation 4604 'store' 'store_ln95' <Predicate = (and_ln94_232)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_474 : Operation 4605 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge376" [../src/matmul.cpp:95]   --->   Operation 4605 'br' 'br_ln95' <Predicate = (and_ln94_232)> <Delay = 0.00>
ST_474 : Operation 4606 [1/1] (0.00ns)   --->   "%out_pool_addr_232 = getelementptr i32 %out_pool, i64 0, i64 233" [../src/matmul.cpp:94]   --->   Operation 4606 'getelementptr' 'out_pool_addr_232' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 4607 [2/2] (1.35ns)   --->   "%out_pool_load_232 = load i11 %out_pool_addr_232" [../src/matmul.cpp:94]   --->   Operation 4607 'load' 'out_pool_load_232' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 475 <SV = 473> <Delay = 4.70>
ST_475 : Operation 4608 [1/2] (1.35ns)   --->   "%out_pool_load_232 = load i11 %out_pool_addr_232" [../src/matmul.cpp:94]   --->   Operation 4608 'load' 'out_pool_load_232' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_475 : Operation 4609 [1/1] (0.00ns)   --->   "%bitcast_ln94_233 = bitcast i32 %out_pool_load_232" [../src/matmul.cpp:94]   --->   Operation 4609 'bitcast' 'bitcast_ln94_233' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4610 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_233, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4610 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4611 [1/1] (0.00ns)   --->   "%trunc_ln94_233 = trunc i32 %bitcast_ln94_233" [../src/matmul.cpp:94]   --->   Operation 4611 'trunc' 'trunc_ln94_233' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4612 [1/1] (0.85ns)   --->   "%icmp_ln94_466 = icmp_ne  i8 %tmp_465, i8 255" [../src/matmul.cpp:94]   --->   Operation 4612 'icmp' 'icmp_ln94_466' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4613 [1/1] (0.97ns)   --->   "%icmp_ln94_467 = icmp_eq  i23 %trunc_ln94_233, i23 0" [../src/matmul.cpp:94]   --->   Operation 4613 'icmp' 'icmp_ln94_467' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4614 [2/2] (3.34ns)   --->   "%tmp_466 = fcmp_olt  i32 %out_pool_load_232, i32 0" [../src/matmul.cpp:94]   --->   Operation 4614 'fcmp' 'tmp_466' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 474> <Delay = 5.03>
ST_476 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_233)   --->   "%or_ln94_233 = or i1 %icmp_ln94_467, i1 %icmp_ln94_466" [../src/matmul.cpp:94]   --->   Operation 4615 'or' 'or_ln94_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4616 [1/2] (3.34ns)   --->   "%tmp_466 = fcmp_olt  i32 %out_pool_load_232, i32 0" [../src/matmul.cpp:94]   --->   Operation 4616 'fcmp' 'tmp_466' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4617 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_233 = and i1 %or_ln94_233, i1 %tmp_466" [../src/matmul.cpp:94]   --->   Operation 4617 'and' 'and_ln94_233' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4618 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_233, void %._crit_edge377, void" [../src/matmul.cpp:94]   --->   Operation 4618 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 4619 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_232" [../src/matmul.cpp:95]   --->   Operation 4619 'store' 'store_ln95' <Predicate = (and_ln94_233)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_476 : Operation 4620 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge377" [../src/matmul.cpp:95]   --->   Operation 4620 'br' 'br_ln95' <Predicate = (and_ln94_233)> <Delay = 0.00>
ST_476 : Operation 4621 [1/1] (0.00ns)   --->   "%out_pool_addr_233 = getelementptr i32 %out_pool, i64 0, i64 234" [../src/matmul.cpp:94]   --->   Operation 4621 'getelementptr' 'out_pool_addr_233' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 4622 [2/2] (1.35ns)   --->   "%out_pool_load_233 = load i11 %out_pool_addr_233" [../src/matmul.cpp:94]   --->   Operation 4622 'load' 'out_pool_load_233' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 477 <SV = 475> <Delay = 4.70>
ST_477 : Operation 4623 [1/2] (1.35ns)   --->   "%out_pool_load_233 = load i11 %out_pool_addr_233" [../src/matmul.cpp:94]   --->   Operation 4623 'load' 'out_pool_load_233' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_477 : Operation 4624 [1/1] (0.00ns)   --->   "%bitcast_ln94_234 = bitcast i32 %out_pool_load_233" [../src/matmul.cpp:94]   --->   Operation 4624 'bitcast' 'bitcast_ln94_234' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 4625 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_234, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4625 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 4626 [1/1] (0.00ns)   --->   "%trunc_ln94_234 = trunc i32 %bitcast_ln94_234" [../src/matmul.cpp:94]   --->   Operation 4626 'trunc' 'trunc_ln94_234' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 4627 [1/1] (0.85ns)   --->   "%icmp_ln94_468 = icmp_ne  i8 %tmp_467, i8 255" [../src/matmul.cpp:94]   --->   Operation 4627 'icmp' 'icmp_ln94_468' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 4628 [1/1] (0.97ns)   --->   "%icmp_ln94_469 = icmp_eq  i23 %trunc_ln94_234, i23 0" [../src/matmul.cpp:94]   --->   Operation 4628 'icmp' 'icmp_ln94_469' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 4629 [2/2] (3.34ns)   --->   "%tmp_468 = fcmp_olt  i32 %out_pool_load_233, i32 0" [../src/matmul.cpp:94]   --->   Operation 4629 'fcmp' 'tmp_468' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 476> <Delay = 5.03>
ST_478 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_234)   --->   "%or_ln94_234 = or i1 %icmp_ln94_469, i1 %icmp_ln94_468" [../src/matmul.cpp:94]   --->   Operation 4630 'or' 'or_ln94_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 4631 [1/2] (3.34ns)   --->   "%tmp_468 = fcmp_olt  i32 %out_pool_load_233, i32 0" [../src/matmul.cpp:94]   --->   Operation 4631 'fcmp' 'tmp_468' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 4632 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_234 = and i1 %or_ln94_234, i1 %tmp_468" [../src/matmul.cpp:94]   --->   Operation 4632 'and' 'and_ln94_234' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 4633 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_234, void %._crit_edge378, void" [../src/matmul.cpp:94]   --->   Operation 4633 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 4634 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_233" [../src/matmul.cpp:95]   --->   Operation 4634 'store' 'store_ln95' <Predicate = (and_ln94_234)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_478 : Operation 4635 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge378" [../src/matmul.cpp:95]   --->   Operation 4635 'br' 'br_ln95' <Predicate = (and_ln94_234)> <Delay = 0.00>
ST_478 : Operation 4636 [1/1] (0.00ns)   --->   "%out_pool_addr_234 = getelementptr i32 %out_pool, i64 0, i64 235" [../src/matmul.cpp:94]   --->   Operation 4636 'getelementptr' 'out_pool_addr_234' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 4637 [2/2] (1.35ns)   --->   "%out_pool_load_234 = load i11 %out_pool_addr_234" [../src/matmul.cpp:94]   --->   Operation 4637 'load' 'out_pool_load_234' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 479 <SV = 477> <Delay = 4.70>
ST_479 : Operation 4638 [1/2] (1.35ns)   --->   "%out_pool_load_234 = load i11 %out_pool_addr_234" [../src/matmul.cpp:94]   --->   Operation 4638 'load' 'out_pool_load_234' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_479 : Operation 4639 [1/1] (0.00ns)   --->   "%bitcast_ln94_235 = bitcast i32 %out_pool_load_234" [../src/matmul.cpp:94]   --->   Operation 4639 'bitcast' 'bitcast_ln94_235' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_235, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4640 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 4641 [1/1] (0.00ns)   --->   "%trunc_ln94_235 = trunc i32 %bitcast_ln94_235" [../src/matmul.cpp:94]   --->   Operation 4641 'trunc' 'trunc_ln94_235' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 4642 [1/1] (0.85ns)   --->   "%icmp_ln94_470 = icmp_ne  i8 %tmp_469, i8 255" [../src/matmul.cpp:94]   --->   Operation 4642 'icmp' 'icmp_ln94_470' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 4643 [1/1] (0.97ns)   --->   "%icmp_ln94_471 = icmp_eq  i23 %trunc_ln94_235, i23 0" [../src/matmul.cpp:94]   --->   Operation 4643 'icmp' 'icmp_ln94_471' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 4644 [2/2] (3.34ns)   --->   "%tmp_470 = fcmp_olt  i32 %out_pool_load_234, i32 0" [../src/matmul.cpp:94]   --->   Operation 4644 'fcmp' 'tmp_470' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 478> <Delay = 5.03>
ST_480 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_235)   --->   "%or_ln94_235 = or i1 %icmp_ln94_471, i1 %icmp_ln94_470" [../src/matmul.cpp:94]   --->   Operation 4645 'or' 'or_ln94_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 4646 [1/2] (3.34ns)   --->   "%tmp_470 = fcmp_olt  i32 %out_pool_load_234, i32 0" [../src/matmul.cpp:94]   --->   Operation 4646 'fcmp' 'tmp_470' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 4647 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_235 = and i1 %or_ln94_235, i1 %tmp_470" [../src/matmul.cpp:94]   --->   Operation 4647 'and' 'and_ln94_235' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 4648 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_235, void %._crit_edge379, void" [../src/matmul.cpp:94]   --->   Operation 4648 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 4649 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_234" [../src/matmul.cpp:95]   --->   Operation 4649 'store' 'store_ln95' <Predicate = (and_ln94_235)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_480 : Operation 4650 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge379" [../src/matmul.cpp:95]   --->   Operation 4650 'br' 'br_ln95' <Predicate = (and_ln94_235)> <Delay = 0.00>
ST_480 : Operation 4651 [1/1] (0.00ns)   --->   "%out_pool_addr_235 = getelementptr i32 %out_pool, i64 0, i64 236" [../src/matmul.cpp:94]   --->   Operation 4651 'getelementptr' 'out_pool_addr_235' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 4652 [2/2] (1.35ns)   --->   "%out_pool_load_235 = load i11 %out_pool_addr_235" [../src/matmul.cpp:94]   --->   Operation 4652 'load' 'out_pool_load_235' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 481 <SV = 479> <Delay = 4.70>
ST_481 : Operation 4653 [1/2] (1.35ns)   --->   "%out_pool_load_235 = load i11 %out_pool_addr_235" [../src/matmul.cpp:94]   --->   Operation 4653 'load' 'out_pool_load_235' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_481 : Operation 4654 [1/1] (0.00ns)   --->   "%bitcast_ln94_236 = bitcast i32 %out_pool_load_235" [../src/matmul.cpp:94]   --->   Operation 4654 'bitcast' 'bitcast_ln94_236' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 4655 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_236, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4655 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 4656 [1/1] (0.00ns)   --->   "%trunc_ln94_236 = trunc i32 %bitcast_ln94_236" [../src/matmul.cpp:94]   --->   Operation 4656 'trunc' 'trunc_ln94_236' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 4657 [1/1] (0.85ns)   --->   "%icmp_ln94_472 = icmp_ne  i8 %tmp_471, i8 255" [../src/matmul.cpp:94]   --->   Operation 4657 'icmp' 'icmp_ln94_472' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 4658 [1/1] (0.97ns)   --->   "%icmp_ln94_473 = icmp_eq  i23 %trunc_ln94_236, i23 0" [../src/matmul.cpp:94]   --->   Operation 4658 'icmp' 'icmp_ln94_473' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 4659 [2/2] (3.34ns)   --->   "%tmp_472 = fcmp_olt  i32 %out_pool_load_235, i32 0" [../src/matmul.cpp:94]   --->   Operation 4659 'fcmp' 'tmp_472' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 480> <Delay = 5.03>
ST_482 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_236)   --->   "%or_ln94_236 = or i1 %icmp_ln94_473, i1 %icmp_ln94_472" [../src/matmul.cpp:94]   --->   Operation 4660 'or' 'or_ln94_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 4661 [1/2] (3.34ns)   --->   "%tmp_472 = fcmp_olt  i32 %out_pool_load_235, i32 0" [../src/matmul.cpp:94]   --->   Operation 4661 'fcmp' 'tmp_472' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 4662 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_236 = and i1 %or_ln94_236, i1 %tmp_472" [../src/matmul.cpp:94]   --->   Operation 4662 'and' 'and_ln94_236' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 4663 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_236, void %._crit_edge380, void" [../src/matmul.cpp:94]   --->   Operation 4663 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 4664 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_235" [../src/matmul.cpp:95]   --->   Operation 4664 'store' 'store_ln95' <Predicate = (and_ln94_236)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_482 : Operation 4665 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge380" [../src/matmul.cpp:95]   --->   Operation 4665 'br' 'br_ln95' <Predicate = (and_ln94_236)> <Delay = 0.00>
ST_482 : Operation 4666 [1/1] (0.00ns)   --->   "%out_pool_addr_236 = getelementptr i32 %out_pool, i64 0, i64 237" [../src/matmul.cpp:94]   --->   Operation 4666 'getelementptr' 'out_pool_addr_236' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 4667 [2/2] (1.35ns)   --->   "%out_pool_load_236 = load i11 %out_pool_addr_236" [../src/matmul.cpp:94]   --->   Operation 4667 'load' 'out_pool_load_236' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 483 <SV = 481> <Delay = 4.70>
ST_483 : Operation 4668 [1/2] (1.35ns)   --->   "%out_pool_load_236 = load i11 %out_pool_addr_236" [../src/matmul.cpp:94]   --->   Operation 4668 'load' 'out_pool_load_236' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_483 : Operation 4669 [1/1] (0.00ns)   --->   "%bitcast_ln94_237 = bitcast i32 %out_pool_load_236" [../src/matmul.cpp:94]   --->   Operation 4669 'bitcast' 'bitcast_ln94_237' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 4670 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_237, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4670 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 4671 [1/1] (0.00ns)   --->   "%trunc_ln94_237 = trunc i32 %bitcast_ln94_237" [../src/matmul.cpp:94]   --->   Operation 4671 'trunc' 'trunc_ln94_237' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 4672 [1/1] (0.85ns)   --->   "%icmp_ln94_474 = icmp_ne  i8 %tmp_473, i8 255" [../src/matmul.cpp:94]   --->   Operation 4672 'icmp' 'icmp_ln94_474' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 4673 [1/1] (0.97ns)   --->   "%icmp_ln94_475 = icmp_eq  i23 %trunc_ln94_237, i23 0" [../src/matmul.cpp:94]   --->   Operation 4673 'icmp' 'icmp_ln94_475' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 4674 [2/2] (3.34ns)   --->   "%tmp_474 = fcmp_olt  i32 %out_pool_load_236, i32 0" [../src/matmul.cpp:94]   --->   Operation 4674 'fcmp' 'tmp_474' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 482> <Delay = 5.03>
ST_484 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_237)   --->   "%or_ln94_237 = or i1 %icmp_ln94_475, i1 %icmp_ln94_474" [../src/matmul.cpp:94]   --->   Operation 4675 'or' 'or_ln94_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 4676 [1/2] (3.34ns)   --->   "%tmp_474 = fcmp_olt  i32 %out_pool_load_236, i32 0" [../src/matmul.cpp:94]   --->   Operation 4676 'fcmp' 'tmp_474' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 4677 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_237 = and i1 %or_ln94_237, i1 %tmp_474" [../src/matmul.cpp:94]   --->   Operation 4677 'and' 'and_ln94_237' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 4678 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_237, void %._crit_edge381, void" [../src/matmul.cpp:94]   --->   Operation 4678 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 4679 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_236" [../src/matmul.cpp:95]   --->   Operation 4679 'store' 'store_ln95' <Predicate = (and_ln94_237)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_484 : Operation 4680 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge381" [../src/matmul.cpp:95]   --->   Operation 4680 'br' 'br_ln95' <Predicate = (and_ln94_237)> <Delay = 0.00>
ST_484 : Operation 4681 [1/1] (0.00ns)   --->   "%out_pool_addr_237 = getelementptr i32 %out_pool, i64 0, i64 238" [../src/matmul.cpp:94]   --->   Operation 4681 'getelementptr' 'out_pool_addr_237' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 4682 [2/2] (1.35ns)   --->   "%out_pool_load_237 = load i11 %out_pool_addr_237" [../src/matmul.cpp:94]   --->   Operation 4682 'load' 'out_pool_load_237' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 485 <SV = 483> <Delay = 4.70>
ST_485 : Operation 4683 [1/2] (1.35ns)   --->   "%out_pool_load_237 = load i11 %out_pool_addr_237" [../src/matmul.cpp:94]   --->   Operation 4683 'load' 'out_pool_load_237' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_485 : Operation 4684 [1/1] (0.00ns)   --->   "%bitcast_ln94_238 = bitcast i32 %out_pool_load_237" [../src/matmul.cpp:94]   --->   Operation 4684 'bitcast' 'bitcast_ln94_238' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 4685 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_238, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4685 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 4686 [1/1] (0.00ns)   --->   "%trunc_ln94_238 = trunc i32 %bitcast_ln94_238" [../src/matmul.cpp:94]   --->   Operation 4686 'trunc' 'trunc_ln94_238' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 4687 [1/1] (0.85ns)   --->   "%icmp_ln94_476 = icmp_ne  i8 %tmp_475, i8 255" [../src/matmul.cpp:94]   --->   Operation 4687 'icmp' 'icmp_ln94_476' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 4688 [1/1] (0.97ns)   --->   "%icmp_ln94_477 = icmp_eq  i23 %trunc_ln94_238, i23 0" [../src/matmul.cpp:94]   --->   Operation 4688 'icmp' 'icmp_ln94_477' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 4689 [2/2] (3.34ns)   --->   "%tmp_476 = fcmp_olt  i32 %out_pool_load_237, i32 0" [../src/matmul.cpp:94]   --->   Operation 4689 'fcmp' 'tmp_476' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 484> <Delay = 5.03>
ST_486 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_238)   --->   "%or_ln94_238 = or i1 %icmp_ln94_477, i1 %icmp_ln94_476" [../src/matmul.cpp:94]   --->   Operation 4690 'or' 'or_ln94_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 4691 [1/2] (3.34ns)   --->   "%tmp_476 = fcmp_olt  i32 %out_pool_load_237, i32 0" [../src/matmul.cpp:94]   --->   Operation 4691 'fcmp' 'tmp_476' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 4692 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_238 = and i1 %or_ln94_238, i1 %tmp_476" [../src/matmul.cpp:94]   --->   Operation 4692 'and' 'and_ln94_238' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 4693 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_238, void %._crit_edge382, void" [../src/matmul.cpp:94]   --->   Operation 4693 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 4694 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_237" [../src/matmul.cpp:95]   --->   Operation 4694 'store' 'store_ln95' <Predicate = (and_ln94_238)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_486 : Operation 4695 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge382" [../src/matmul.cpp:95]   --->   Operation 4695 'br' 'br_ln95' <Predicate = (and_ln94_238)> <Delay = 0.00>
ST_486 : Operation 4696 [1/1] (0.00ns)   --->   "%out_pool_addr_238 = getelementptr i32 %out_pool, i64 0, i64 239" [../src/matmul.cpp:94]   --->   Operation 4696 'getelementptr' 'out_pool_addr_238' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 4697 [2/2] (1.35ns)   --->   "%out_pool_load_238 = load i11 %out_pool_addr_238" [../src/matmul.cpp:94]   --->   Operation 4697 'load' 'out_pool_load_238' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 487 <SV = 485> <Delay = 4.70>
ST_487 : Operation 4698 [1/2] (1.35ns)   --->   "%out_pool_load_238 = load i11 %out_pool_addr_238" [../src/matmul.cpp:94]   --->   Operation 4698 'load' 'out_pool_load_238' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_487 : Operation 4699 [1/1] (0.00ns)   --->   "%bitcast_ln94_239 = bitcast i32 %out_pool_load_238" [../src/matmul.cpp:94]   --->   Operation 4699 'bitcast' 'bitcast_ln94_239' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_239, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4700 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 4701 [1/1] (0.00ns)   --->   "%trunc_ln94_239 = trunc i32 %bitcast_ln94_239" [../src/matmul.cpp:94]   --->   Operation 4701 'trunc' 'trunc_ln94_239' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 4702 [1/1] (0.85ns)   --->   "%icmp_ln94_478 = icmp_ne  i8 %tmp_477, i8 255" [../src/matmul.cpp:94]   --->   Operation 4702 'icmp' 'icmp_ln94_478' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 4703 [1/1] (0.97ns)   --->   "%icmp_ln94_479 = icmp_eq  i23 %trunc_ln94_239, i23 0" [../src/matmul.cpp:94]   --->   Operation 4703 'icmp' 'icmp_ln94_479' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 4704 [2/2] (3.34ns)   --->   "%tmp_478 = fcmp_olt  i32 %out_pool_load_238, i32 0" [../src/matmul.cpp:94]   --->   Operation 4704 'fcmp' 'tmp_478' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 486> <Delay = 5.03>
ST_488 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_239)   --->   "%or_ln94_239 = or i1 %icmp_ln94_479, i1 %icmp_ln94_478" [../src/matmul.cpp:94]   --->   Operation 4705 'or' 'or_ln94_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 4706 [1/2] (3.34ns)   --->   "%tmp_478 = fcmp_olt  i32 %out_pool_load_238, i32 0" [../src/matmul.cpp:94]   --->   Operation 4706 'fcmp' 'tmp_478' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 4707 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_239 = and i1 %or_ln94_239, i1 %tmp_478" [../src/matmul.cpp:94]   --->   Operation 4707 'and' 'and_ln94_239' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 4708 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_239, void %._crit_edge383, void" [../src/matmul.cpp:94]   --->   Operation 4708 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 4709 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_238" [../src/matmul.cpp:95]   --->   Operation 4709 'store' 'store_ln95' <Predicate = (and_ln94_239)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_488 : Operation 4710 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge383" [../src/matmul.cpp:95]   --->   Operation 4710 'br' 'br_ln95' <Predicate = (and_ln94_239)> <Delay = 0.00>
ST_488 : Operation 4711 [1/1] (0.00ns)   --->   "%out_pool_addr_239 = getelementptr i32 %out_pool, i64 0, i64 240" [../src/matmul.cpp:94]   --->   Operation 4711 'getelementptr' 'out_pool_addr_239' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 4712 [2/2] (1.35ns)   --->   "%out_pool_load_239 = load i11 %out_pool_addr_239" [../src/matmul.cpp:94]   --->   Operation 4712 'load' 'out_pool_load_239' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 489 <SV = 487> <Delay = 4.70>
ST_489 : Operation 4713 [1/2] (1.35ns)   --->   "%out_pool_load_239 = load i11 %out_pool_addr_239" [../src/matmul.cpp:94]   --->   Operation 4713 'load' 'out_pool_load_239' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_489 : Operation 4714 [1/1] (0.00ns)   --->   "%bitcast_ln94_240 = bitcast i32 %out_pool_load_239" [../src/matmul.cpp:94]   --->   Operation 4714 'bitcast' 'bitcast_ln94_240' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 4715 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_240, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4715 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 4716 [1/1] (0.00ns)   --->   "%trunc_ln94_240 = trunc i32 %bitcast_ln94_240" [../src/matmul.cpp:94]   --->   Operation 4716 'trunc' 'trunc_ln94_240' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 4717 [1/1] (0.85ns)   --->   "%icmp_ln94_480 = icmp_ne  i8 %tmp_479, i8 255" [../src/matmul.cpp:94]   --->   Operation 4717 'icmp' 'icmp_ln94_480' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 4718 [1/1] (0.97ns)   --->   "%icmp_ln94_481 = icmp_eq  i23 %trunc_ln94_240, i23 0" [../src/matmul.cpp:94]   --->   Operation 4718 'icmp' 'icmp_ln94_481' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 4719 [2/2] (3.34ns)   --->   "%tmp_480 = fcmp_olt  i32 %out_pool_load_239, i32 0" [../src/matmul.cpp:94]   --->   Operation 4719 'fcmp' 'tmp_480' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 488> <Delay = 5.03>
ST_490 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_240)   --->   "%or_ln94_240 = or i1 %icmp_ln94_481, i1 %icmp_ln94_480" [../src/matmul.cpp:94]   --->   Operation 4720 'or' 'or_ln94_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 4721 [1/2] (3.34ns)   --->   "%tmp_480 = fcmp_olt  i32 %out_pool_load_239, i32 0" [../src/matmul.cpp:94]   --->   Operation 4721 'fcmp' 'tmp_480' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 4722 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_240 = and i1 %or_ln94_240, i1 %tmp_480" [../src/matmul.cpp:94]   --->   Operation 4722 'and' 'and_ln94_240' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 4723 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_240, void %._crit_edge384, void" [../src/matmul.cpp:94]   --->   Operation 4723 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 4724 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_239" [../src/matmul.cpp:95]   --->   Operation 4724 'store' 'store_ln95' <Predicate = (and_ln94_240)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_490 : Operation 4725 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge384" [../src/matmul.cpp:95]   --->   Operation 4725 'br' 'br_ln95' <Predicate = (and_ln94_240)> <Delay = 0.00>
ST_490 : Operation 4726 [1/1] (0.00ns)   --->   "%out_pool_addr_240 = getelementptr i32 %out_pool, i64 0, i64 241" [../src/matmul.cpp:94]   --->   Operation 4726 'getelementptr' 'out_pool_addr_240' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 4727 [2/2] (1.35ns)   --->   "%out_pool_load_240 = load i11 %out_pool_addr_240" [../src/matmul.cpp:94]   --->   Operation 4727 'load' 'out_pool_load_240' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 491 <SV = 489> <Delay = 4.70>
ST_491 : Operation 4728 [1/2] (1.35ns)   --->   "%out_pool_load_240 = load i11 %out_pool_addr_240" [../src/matmul.cpp:94]   --->   Operation 4728 'load' 'out_pool_load_240' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_491 : Operation 4729 [1/1] (0.00ns)   --->   "%bitcast_ln94_241 = bitcast i32 %out_pool_load_240" [../src/matmul.cpp:94]   --->   Operation 4729 'bitcast' 'bitcast_ln94_241' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 4730 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_241, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4730 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 4731 [1/1] (0.00ns)   --->   "%trunc_ln94_241 = trunc i32 %bitcast_ln94_241" [../src/matmul.cpp:94]   --->   Operation 4731 'trunc' 'trunc_ln94_241' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 4732 [1/1] (0.85ns)   --->   "%icmp_ln94_482 = icmp_ne  i8 %tmp_481, i8 255" [../src/matmul.cpp:94]   --->   Operation 4732 'icmp' 'icmp_ln94_482' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 4733 [1/1] (0.97ns)   --->   "%icmp_ln94_483 = icmp_eq  i23 %trunc_ln94_241, i23 0" [../src/matmul.cpp:94]   --->   Operation 4733 'icmp' 'icmp_ln94_483' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 4734 [2/2] (3.34ns)   --->   "%tmp_482 = fcmp_olt  i32 %out_pool_load_240, i32 0" [../src/matmul.cpp:94]   --->   Operation 4734 'fcmp' 'tmp_482' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 490> <Delay = 5.03>
ST_492 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_241)   --->   "%or_ln94_241 = or i1 %icmp_ln94_483, i1 %icmp_ln94_482" [../src/matmul.cpp:94]   --->   Operation 4735 'or' 'or_ln94_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 4736 [1/2] (3.34ns)   --->   "%tmp_482 = fcmp_olt  i32 %out_pool_load_240, i32 0" [../src/matmul.cpp:94]   --->   Operation 4736 'fcmp' 'tmp_482' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 4737 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_241 = and i1 %or_ln94_241, i1 %tmp_482" [../src/matmul.cpp:94]   --->   Operation 4737 'and' 'and_ln94_241' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 4738 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_241, void %._crit_edge385, void" [../src/matmul.cpp:94]   --->   Operation 4738 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 4739 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_240" [../src/matmul.cpp:95]   --->   Operation 4739 'store' 'store_ln95' <Predicate = (and_ln94_241)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_492 : Operation 4740 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge385" [../src/matmul.cpp:95]   --->   Operation 4740 'br' 'br_ln95' <Predicate = (and_ln94_241)> <Delay = 0.00>
ST_492 : Operation 4741 [1/1] (0.00ns)   --->   "%out_pool_addr_241 = getelementptr i32 %out_pool, i64 0, i64 242" [../src/matmul.cpp:94]   --->   Operation 4741 'getelementptr' 'out_pool_addr_241' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 4742 [2/2] (1.35ns)   --->   "%out_pool_load_241 = load i11 %out_pool_addr_241" [../src/matmul.cpp:94]   --->   Operation 4742 'load' 'out_pool_load_241' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 493 <SV = 491> <Delay = 4.70>
ST_493 : Operation 4743 [1/2] (1.35ns)   --->   "%out_pool_load_241 = load i11 %out_pool_addr_241" [../src/matmul.cpp:94]   --->   Operation 4743 'load' 'out_pool_load_241' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_493 : Operation 4744 [1/1] (0.00ns)   --->   "%bitcast_ln94_242 = bitcast i32 %out_pool_load_241" [../src/matmul.cpp:94]   --->   Operation 4744 'bitcast' 'bitcast_ln94_242' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 4745 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_242, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4745 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 4746 [1/1] (0.00ns)   --->   "%trunc_ln94_242 = trunc i32 %bitcast_ln94_242" [../src/matmul.cpp:94]   --->   Operation 4746 'trunc' 'trunc_ln94_242' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 4747 [1/1] (0.85ns)   --->   "%icmp_ln94_484 = icmp_ne  i8 %tmp_483, i8 255" [../src/matmul.cpp:94]   --->   Operation 4747 'icmp' 'icmp_ln94_484' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 4748 [1/1] (0.97ns)   --->   "%icmp_ln94_485 = icmp_eq  i23 %trunc_ln94_242, i23 0" [../src/matmul.cpp:94]   --->   Operation 4748 'icmp' 'icmp_ln94_485' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 4749 [2/2] (3.34ns)   --->   "%tmp_484 = fcmp_olt  i32 %out_pool_load_241, i32 0" [../src/matmul.cpp:94]   --->   Operation 4749 'fcmp' 'tmp_484' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 492> <Delay = 5.03>
ST_494 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_242)   --->   "%or_ln94_242 = or i1 %icmp_ln94_485, i1 %icmp_ln94_484" [../src/matmul.cpp:94]   --->   Operation 4750 'or' 'or_ln94_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 4751 [1/2] (3.34ns)   --->   "%tmp_484 = fcmp_olt  i32 %out_pool_load_241, i32 0" [../src/matmul.cpp:94]   --->   Operation 4751 'fcmp' 'tmp_484' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 4752 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_242 = and i1 %or_ln94_242, i1 %tmp_484" [../src/matmul.cpp:94]   --->   Operation 4752 'and' 'and_ln94_242' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 4753 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_242, void %._crit_edge386, void" [../src/matmul.cpp:94]   --->   Operation 4753 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 4754 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_241" [../src/matmul.cpp:95]   --->   Operation 4754 'store' 'store_ln95' <Predicate = (and_ln94_242)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_494 : Operation 4755 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge386" [../src/matmul.cpp:95]   --->   Operation 4755 'br' 'br_ln95' <Predicate = (and_ln94_242)> <Delay = 0.00>
ST_494 : Operation 4756 [1/1] (0.00ns)   --->   "%out_pool_addr_242 = getelementptr i32 %out_pool, i64 0, i64 243" [../src/matmul.cpp:94]   --->   Operation 4756 'getelementptr' 'out_pool_addr_242' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 4757 [2/2] (1.35ns)   --->   "%out_pool_load_242 = load i11 %out_pool_addr_242" [../src/matmul.cpp:94]   --->   Operation 4757 'load' 'out_pool_load_242' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 495 <SV = 493> <Delay = 4.70>
ST_495 : Operation 4758 [1/2] (1.35ns)   --->   "%out_pool_load_242 = load i11 %out_pool_addr_242" [../src/matmul.cpp:94]   --->   Operation 4758 'load' 'out_pool_load_242' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_495 : Operation 4759 [1/1] (0.00ns)   --->   "%bitcast_ln94_243 = bitcast i32 %out_pool_load_242" [../src/matmul.cpp:94]   --->   Operation 4759 'bitcast' 'bitcast_ln94_243' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4760 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_243, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4760 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4761 [1/1] (0.00ns)   --->   "%trunc_ln94_243 = trunc i32 %bitcast_ln94_243" [../src/matmul.cpp:94]   --->   Operation 4761 'trunc' 'trunc_ln94_243' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4762 [1/1] (0.85ns)   --->   "%icmp_ln94_486 = icmp_ne  i8 %tmp_485, i8 255" [../src/matmul.cpp:94]   --->   Operation 4762 'icmp' 'icmp_ln94_486' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4763 [1/1] (0.97ns)   --->   "%icmp_ln94_487 = icmp_eq  i23 %trunc_ln94_243, i23 0" [../src/matmul.cpp:94]   --->   Operation 4763 'icmp' 'icmp_ln94_487' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4764 [2/2] (3.34ns)   --->   "%tmp_486 = fcmp_olt  i32 %out_pool_load_242, i32 0" [../src/matmul.cpp:94]   --->   Operation 4764 'fcmp' 'tmp_486' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 494> <Delay = 5.03>
ST_496 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_243)   --->   "%or_ln94_243 = or i1 %icmp_ln94_487, i1 %icmp_ln94_486" [../src/matmul.cpp:94]   --->   Operation 4765 'or' 'or_ln94_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4766 [1/2] (3.34ns)   --->   "%tmp_486 = fcmp_olt  i32 %out_pool_load_242, i32 0" [../src/matmul.cpp:94]   --->   Operation 4766 'fcmp' 'tmp_486' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4767 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_243 = and i1 %or_ln94_243, i1 %tmp_486" [../src/matmul.cpp:94]   --->   Operation 4767 'and' 'and_ln94_243' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4768 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_243, void %._crit_edge387, void" [../src/matmul.cpp:94]   --->   Operation 4768 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4769 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_242" [../src/matmul.cpp:95]   --->   Operation 4769 'store' 'store_ln95' <Predicate = (and_ln94_243)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_496 : Operation 4770 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge387" [../src/matmul.cpp:95]   --->   Operation 4770 'br' 'br_ln95' <Predicate = (and_ln94_243)> <Delay = 0.00>
ST_496 : Operation 4771 [1/1] (0.00ns)   --->   "%out_pool_addr_243 = getelementptr i32 %out_pool, i64 0, i64 244" [../src/matmul.cpp:94]   --->   Operation 4771 'getelementptr' 'out_pool_addr_243' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4772 [2/2] (1.35ns)   --->   "%out_pool_load_243 = load i11 %out_pool_addr_243" [../src/matmul.cpp:94]   --->   Operation 4772 'load' 'out_pool_load_243' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 497 <SV = 495> <Delay = 4.70>
ST_497 : Operation 4773 [1/2] (1.35ns)   --->   "%out_pool_load_243 = load i11 %out_pool_addr_243" [../src/matmul.cpp:94]   --->   Operation 4773 'load' 'out_pool_load_243' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_497 : Operation 4774 [1/1] (0.00ns)   --->   "%bitcast_ln94_244 = bitcast i32 %out_pool_load_243" [../src/matmul.cpp:94]   --->   Operation 4774 'bitcast' 'bitcast_ln94_244' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4775 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_244, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4775 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4776 [1/1] (0.00ns)   --->   "%trunc_ln94_244 = trunc i32 %bitcast_ln94_244" [../src/matmul.cpp:94]   --->   Operation 4776 'trunc' 'trunc_ln94_244' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4777 [1/1] (0.85ns)   --->   "%icmp_ln94_488 = icmp_ne  i8 %tmp_487, i8 255" [../src/matmul.cpp:94]   --->   Operation 4777 'icmp' 'icmp_ln94_488' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4778 [1/1] (0.97ns)   --->   "%icmp_ln94_489 = icmp_eq  i23 %trunc_ln94_244, i23 0" [../src/matmul.cpp:94]   --->   Operation 4778 'icmp' 'icmp_ln94_489' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4779 [2/2] (3.34ns)   --->   "%tmp_488 = fcmp_olt  i32 %out_pool_load_243, i32 0" [../src/matmul.cpp:94]   --->   Operation 4779 'fcmp' 'tmp_488' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 496> <Delay = 5.03>
ST_498 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_244)   --->   "%or_ln94_244 = or i1 %icmp_ln94_489, i1 %icmp_ln94_488" [../src/matmul.cpp:94]   --->   Operation 4780 'or' 'or_ln94_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4781 [1/2] (3.34ns)   --->   "%tmp_488 = fcmp_olt  i32 %out_pool_load_243, i32 0" [../src/matmul.cpp:94]   --->   Operation 4781 'fcmp' 'tmp_488' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4782 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_244 = and i1 %or_ln94_244, i1 %tmp_488" [../src/matmul.cpp:94]   --->   Operation 4782 'and' 'and_ln94_244' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4783 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_244, void %._crit_edge388, void" [../src/matmul.cpp:94]   --->   Operation 4783 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4784 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_243" [../src/matmul.cpp:95]   --->   Operation 4784 'store' 'store_ln95' <Predicate = (and_ln94_244)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_498 : Operation 4785 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge388" [../src/matmul.cpp:95]   --->   Operation 4785 'br' 'br_ln95' <Predicate = (and_ln94_244)> <Delay = 0.00>
ST_498 : Operation 4786 [1/1] (0.00ns)   --->   "%out_pool_addr_244 = getelementptr i32 %out_pool, i64 0, i64 245" [../src/matmul.cpp:94]   --->   Operation 4786 'getelementptr' 'out_pool_addr_244' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4787 [2/2] (1.35ns)   --->   "%out_pool_load_244 = load i11 %out_pool_addr_244" [../src/matmul.cpp:94]   --->   Operation 4787 'load' 'out_pool_load_244' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 499 <SV = 497> <Delay = 4.70>
ST_499 : Operation 4788 [1/2] (1.35ns)   --->   "%out_pool_load_244 = load i11 %out_pool_addr_244" [../src/matmul.cpp:94]   --->   Operation 4788 'load' 'out_pool_load_244' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_499 : Operation 4789 [1/1] (0.00ns)   --->   "%bitcast_ln94_245 = bitcast i32 %out_pool_load_244" [../src/matmul.cpp:94]   --->   Operation 4789 'bitcast' 'bitcast_ln94_245' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_245, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4790 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4791 [1/1] (0.00ns)   --->   "%trunc_ln94_245 = trunc i32 %bitcast_ln94_245" [../src/matmul.cpp:94]   --->   Operation 4791 'trunc' 'trunc_ln94_245' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4792 [1/1] (0.85ns)   --->   "%icmp_ln94_490 = icmp_ne  i8 %tmp_489, i8 255" [../src/matmul.cpp:94]   --->   Operation 4792 'icmp' 'icmp_ln94_490' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4793 [1/1] (0.97ns)   --->   "%icmp_ln94_491 = icmp_eq  i23 %trunc_ln94_245, i23 0" [../src/matmul.cpp:94]   --->   Operation 4793 'icmp' 'icmp_ln94_491' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4794 [2/2] (3.34ns)   --->   "%tmp_490 = fcmp_olt  i32 %out_pool_load_244, i32 0" [../src/matmul.cpp:94]   --->   Operation 4794 'fcmp' 'tmp_490' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 498> <Delay = 5.03>
ST_500 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_245)   --->   "%or_ln94_245 = or i1 %icmp_ln94_491, i1 %icmp_ln94_490" [../src/matmul.cpp:94]   --->   Operation 4795 'or' 'or_ln94_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4796 [1/2] (3.34ns)   --->   "%tmp_490 = fcmp_olt  i32 %out_pool_load_244, i32 0" [../src/matmul.cpp:94]   --->   Operation 4796 'fcmp' 'tmp_490' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4797 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_245 = and i1 %or_ln94_245, i1 %tmp_490" [../src/matmul.cpp:94]   --->   Operation 4797 'and' 'and_ln94_245' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4798 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_245, void %._crit_edge389, void" [../src/matmul.cpp:94]   --->   Operation 4798 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 4799 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_244" [../src/matmul.cpp:95]   --->   Operation 4799 'store' 'store_ln95' <Predicate = (and_ln94_245)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_500 : Operation 4800 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge389" [../src/matmul.cpp:95]   --->   Operation 4800 'br' 'br_ln95' <Predicate = (and_ln94_245)> <Delay = 0.00>
ST_500 : Operation 4801 [1/1] (0.00ns)   --->   "%out_pool_addr_245 = getelementptr i32 %out_pool, i64 0, i64 246" [../src/matmul.cpp:94]   --->   Operation 4801 'getelementptr' 'out_pool_addr_245' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 4802 [2/2] (1.35ns)   --->   "%out_pool_load_245 = load i11 %out_pool_addr_245" [../src/matmul.cpp:94]   --->   Operation 4802 'load' 'out_pool_load_245' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 501 <SV = 499> <Delay = 4.70>
ST_501 : Operation 4803 [1/2] (1.35ns)   --->   "%out_pool_load_245 = load i11 %out_pool_addr_245" [../src/matmul.cpp:94]   --->   Operation 4803 'load' 'out_pool_load_245' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_501 : Operation 4804 [1/1] (0.00ns)   --->   "%bitcast_ln94_246 = bitcast i32 %out_pool_load_245" [../src/matmul.cpp:94]   --->   Operation 4804 'bitcast' 'bitcast_ln94_246' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 4805 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_246, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4805 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 4806 [1/1] (0.00ns)   --->   "%trunc_ln94_246 = trunc i32 %bitcast_ln94_246" [../src/matmul.cpp:94]   --->   Operation 4806 'trunc' 'trunc_ln94_246' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 4807 [1/1] (0.85ns)   --->   "%icmp_ln94_492 = icmp_ne  i8 %tmp_491, i8 255" [../src/matmul.cpp:94]   --->   Operation 4807 'icmp' 'icmp_ln94_492' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4808 [1/1] (0.97ns)   --->   "%icmp_ln94_493 = icmp_eq  i23 %trunc_ln94_246, i23 0" [../src/matmul.cpp:94]   --->   Operation 4808 'icmp' 'icmp_ln94_493' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4809 [2/2] (3.34ns)   --->   "%tmp_492 = fcmp_olt  i32 %out_pool_load_245, i32 0" [../src/matmul.cpp:94]   --->   Operation 4809 'fcmp' 'tmp_492' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 500> <Delay = 5.03>
ST_502 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_246)   --->   "%or_ln94_246 = or i1 %icmp_ln94_493, i1 %icmp_ln94_492" [../src/matmul.cpp:94]   --->   Operation 4810 'or' 'or_ln94_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 4811 [1/2] (3.34ns)   --->   "%tmp_492 = fcmp_olt  i32 %out_pool_load_245, i32 0" [../src/matmul.cpp:94]   --->   Operation 4811 'fcmp' 'tmp_492' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 4812 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_246 = and i1 %or_ln94_246, i1 %tmp_492" [../src/matmul.cpp:94]   --->   Operation 4812 'and' 'and_ln94_246' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 4813 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_246, void %._crit_edge390, void" [../src/matmul.cpp:94]   --->   Operation 4813 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 4814 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_245" [../src/matmul.cpp:95]   --->   Operation 4814 'store' 'store_ln95' <Predicate = (and_ln94_246)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_502 : Operation 4815 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge390" [../src/matmul.cpp:95]   --->   Operation 4815 'br' 'br_ln95' <Predicate = (and_ln94_246)> <Delay = 0.00>
ST_502 : Operation 4816 [1/1] (0.00ns)   --->   "%out_pool_addr_246 = getelementptr i32 %out_pool, i64 0, i64 247" [../src/matmul.cpp:94]   --->   Operation 4816 'getelementptr' 'out_pool_addr_246' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 4817 [2/2] (1.35ns)   --->   "%out_pool_load_246 = load i11 %out_pool_addr_246" [../src/matmul.cpp:94]   --->   Operation 4817 'load' 'out_pool_load_246' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 503 <SV = 501> <Delay = 4.70>
ST_503 : Operation 4818 [1/2] (1.35ns)   --->   "%out_pool_load_246 = load i11 %out_pool_addr_246" [../src/matmul.cpp:94]   --->   Operation 4818 'load' 'out_pool_load_246' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_503 : Operation 4819 [1/1] (0.00ns)   --->   "%bitcast_ln94_247 = bitcast i32 %out_pool_load_246" [../src/matmul.cpp:94]   --->   Operation 4819 'bitcast' 'bitcast_ln94_247' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 4820 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_247, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4820 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln94_247 = trunc i32 %bitcast_ln94_247" [../src/matmul.cpp:94]   --->   Operation 4821 'trunc' 'trunc_ln94_247' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 4822 [1/1] (0.85ns)   --->   "%icmp_ln94_494 = icmp_ne  i8 %tmp_493, i8 255" [../src/matmul.cpp:94]   --->   Operation 4822 'icmp' 'icmp_ln94_494' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 4823 [1/1] (0.97ns)   --->   "%icmp_ln94_495 = icmp_eq  i23 %trunc_ln94_247, i23 0" [../src/matmul.cpp:94]   --->   Operation 4823 'icmp' 'icmp_ln94_495' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 4824 [2/2] (3.34ns)   --->   "%tmp_494 = fcmp_olt  i32 %out_pool_load_246, i32 0" [../src/matmul.cpp:94]   --->   Operation 4824 'fcmp' 'tmp_494' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 502> <Delay = 5.03>
ST_504 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_247)   --->   "%or_ln94_247 = or i1 %icmp_ln94_495, i1 %icmp_ln94_494" [../src/matmul.cpp:94]   --->   Operation 4825 'or' 'or_ln94_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4826 [1/2] (3.34ns)   --->   "%tmp_494 = fcmp_olt  i32 %out_pool_load_246, i32 0" [../src/matmul.cpp:94]   --->   Operation 4826 'fcmp' 'tmp_494' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4827 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_247 = and i1 %or_ln94_247, i1 %tmp_494" [../src/matmul.cpp:94]   --->   Operation 4827 'and' 'and_ln94_247' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4828 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_247, void %._crit_edge391, void" [../src/matmul.cpp:94]   --->   Operation 4828 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 4829 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_246" [../src/matmul.cpp:95]   --->   Operation 4829 'store' 'store_ln95' <Predicate = (and_ln94_247)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_504 : Operation 4830 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge391" [../src/matmul.cpp:95]   --->   Operation 4830 'br' 'br_ln95' <Predicate = (and_ln94_247)> <Delay = 0.00>
ST_504 : Operation 4831 [1/1] (0.00ns)   --->   "%out_pool_addr_247 = getelementptr i32 %out_pool, i64 0, i64 248" [../src/matmul.cpp:94]   --->   Operation 4831 'getelementptr' 'out_pool_addr_247' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 4832 [2/2] (1.35ns)   --->   "%out_pool_load_247 = load i11 %out_pool_addr_247" [../src/matmul.cpp:94]   --->   Operation 4832 'load' 'out_pool_load_247' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 505 <SV = 503> <Delay = 4.70>
ST_505 : Operation 4833 [1/2] (1.35ns)   --->   "%out_pool_load_247 = load i11 %out_pool_addr_247" [../src/matmul.cpp:94]   --->   Operation 4833 'load' 'out_pool_load_247' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_505 : Operation 4834 [1/1] (0.00ns)   --->   "%bitcast_ln94_248 = bitcast i32 %out_pool_load_247" [../src/matmul.cpp:94]   --->   Operation 4834 'bitcast' 'bitcast_ln94_248' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 4835 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_248, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4835 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 4836 [1/1] (0.00ns)   --->   "%trunc_ln94_248 = trunc i32 %bitcast_ln94_248" [../src/matmul.cpp:94]   --->   Operation 4836 'trunc' 'trunc_ln94_248' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 4837 [1/1] (0.85ns)   --->   "%icmp_ln94_496 = icmp_ne  i8 %tmp_495, i8 255" [../src/matmul.cpp:94]   --->   Operation 4837 'icmp' 'icmp_ln94_496' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4838 [1/1] (0.97ns)   --->   "%icmp_ln94_497 = icmp_eq  i23 %trunc_ln94_248, i23 0" [../src/matmul.cpp:94]   --->   Operation 4838 'icmp' 'icmp_ln94_497' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4839 [2/2] (3.34ns)   --->   "%tmp_496 = fcmp_olt  i32 %out_pool_load_247, i32 0" [../src/matmul.cpp:94]   --->   Operation 4839 'fcmp' 'tmp_496' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 504> <Delay = 5.03>
ST_506 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_248)   --->   "%or_ln94_248 = or i1 %icmp_ln94_497, i1 %icmp_ln94_496" [../src/matmul.cpp:94]   --->   Operation 4840 'or' 'or_ln94_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 4841 [1/2] (3.34ns)   --->   "%tmp_496 = fcmp_olt  i32 %out_pool_load_247, i32 0" [../src/matmul.cpp:94]   --->   Operation 4841 'fcmp' 'tmp_496' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 4842 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_248 = and i1 %or_ln94_248, i1 %tmp_496" [../src/matmul.cpp:94]   --->   Operation 4842 'and' 'and_ln94_248' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 4843 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_248, void %._crit_edge392, void" [../src/matmul.cpp:94]   --->   Operation 4843 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 4844 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_247" [../src/matmul.cpp:95]   --->   Operation 4844 'store' 'store_ln95' <Predicate = (and_ln94_248)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_506 : Operation 4845 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge392" [../src/matmul.cpp:95]   --->   Operation 4845 'br' 'br_ln95' <Predicate = (and_ln94_248)> <Delay = 0.00>
ST_506 : Operation 4846 [1/1] (0.00ns)   --->   "%out_pool_addr_248 = getelementptr i32 %out_pool, i64 0, i64 249" [../src/matmul.cpp:94]   --->   Operation 4846 'getelementptr' 'out_pool_addr_248' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 4847 [2/2] (1.35ns)   --->   "%out_pool_load_248 = load i11 %out_pool_addr_248" [../src/matmul.cpp:94]   --->   Operation 4847 'load' 'out_pool_load_248' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 507 <SV = 505> <Delay = 4.70>
ST_507 : Operation 4848 [1/2] (1.35ns)   --->   "%out_pool_load_248 = load i11 %out_pool_addr_248" [../src/matmul.cpp:94]   --->   Operation 4848 'load' 'out_pool_load_248' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_507 : Operation 4849 [1/1] (0.00ns)   --->   "%bitcast_ln94_249 = bitcast i32 %out_pool_load_248" [../src/matmul.cpp:94]   --->   Operation 4849 'bitcast' 'bitcast_ln94_249' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 4850 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_249, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4850 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 4851 [1/1] (0.00ns)   --->   "%trunc_ln94_249 = trunc i32 %bitcast_ln94_249" [../src/matmul.cpp:94]   --->   Operation 4851 'trunc' 'trunc_ln94_249' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 4852 [1/1] (0.85ns)   --->   "%icmp_ln94_498 = icmp_ne  i8 %tmp_497, i8 255" [../src/matmul.cpp:94]   --->   Operation 4852 'icmp' 'icmp_ln94_498' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 4853 [1/1] (0.97ns)   --->   "%icmp_ln94_499 = icmp_eq  i23 %trunc_ln94_249, i23 0" [../src/matmul.cpp:94]   --->   Operation 4853 'icmp' 'icmp_ln94_499' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 4854 [2/2] (3.34ns)   --->   "%tmp_498 = fcmp_olt  i32 %out_pool_load_248, i32 0" [../src/matmul.cpp:94]   --->   Operation 4854 'fcmp' 'tmp_498' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 506> <Delay = 5.03>
ST_508 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_249)   --->   "%or_ln94_249 = or i1 %icmp_ln94_499, i1 %icmp_ln94_498" [../src/matmul.cpp:94]   --->   Operation 4855 'or' 'or_ln94_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4856 [1/2] (3.34ns)   --->   "%tmp_498 = fcmp_olt  i32 %out_pool_load_248, i32 0" [../src/matmul.cpp:94]   --->   Operation 4856 'fcmp' 'tmp_498' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4857 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_249 = and i1 %or_ln94_249, i1 %tmp_498" [../src/matmul.cpp:94]   --->   Operation 4857 'and' 'and_ln94_249' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4858 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_249, void %._crit_edge393, void" [../src/matmul.cpp:94]   --->   Operation 4858 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 4859 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_248" [../src/matmul.cpp:95]   --->   Operation 4859 'store' 'store_ln95' <Predicate = (and_ln94_249)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_508 : Operation 4860 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge393" [../src/matmul.cpp:95]   --->   Operation 4860 'br' 'br_ln95' <Predicate = (and_ln94_249)> <Delay = 0.00>
ST_508 : Operation 4861 [1/1] (0.00ns)   --->   "%out_pool_addr_249 = getelementptr i32 %out_pool, i64 0, i64 250" [../src/matmul.cpp:94]   --->   Operation 4861 'getelementptr' 'out_pool_addr_249' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 4862 [2/2] (1.35ns)   --->   "%out_pool_load_249 = load i11 %out_pool_addr_249" [../src/matmul.cpp:94]   --->   Operation 4862 'load' 'out_pool_load_249' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 509 <SV = 507> <Delay = 4.70>
ST_509 : Operation 4863 [1/2] (1.35ns)   --->   "%out_pool_load_249 = load i11 %out_pool_addr_249" [../src/matmul.cpp:94]   --->   Operation 4863 'load' 'out_pool_load_249' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_509 : Operation 4864 [1/1] (0.00ns)   --->   "%bitcast_ln94_250 = bitcast i32 %out_pool_load_249" [../src/matmul.cpp:94]   --->   Operation 4864 'bitcast' 'bitcast_ln94_250' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_250, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4865 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 4866 [1/1] (0.00ns)   --->   "%trunc_ln94_250 = trunc i32 %bitcast_ln94_250" [../src/matmul.cpp:94]   --->   Operation 4866 'trunc' 'trunc_ln94_250' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 4867 [1/1] (0.85ns)   --->   "%icmp_ln94_500 = icmp_ne  i8 %tmp_499, i8 255" [../src/matmul.cpp:94]   --->   Operation 4867 'icmp' 'icmp_ln94_500' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 4868 [1/1] (0.97ns)   --->   "%icmp_ln94_501 = icmp_eq  i23 %trunc_ln94_250, i23 0" [../src/matmul.cpp:94]   --->   Operation 4868 'icmp' 'icmp_ln94_501' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 4869 [2/2] (3.34ns)   --->   "%tmp_500 = fcmp_olt  i32 %out_pool_load_249, i32 0" [../src/matmul.cpp:94]   --->   Operation 4869 'fcmp' 'tmp_500' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 508> <Delay = 5.03>
ST_510 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_250)   --->   "%or_ln94_250 = or i1 %icmp_ln94_501, i1 %icmp_ln94_500" [../src/matmul.cpp:94]   --->   Operation 4870 'or' 'or_ln94_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 4871 [1/2] (3.34ns)   --->   "%tmp_500 = fcmp_olt  i32 %out_pool_load_249, i32 0" [../src/matmul.cpp:94]   --->   Operation 4871 'fcmp' 'tmp_500' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 4872 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_250 = and i1 %or_ln94_250, i1 %tmp_500" [../src/matmul.cpp:94]   --->   Operation 4872 'and' 'and_ln94_250' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 4873 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_250, void %._crit_edge394, void" [../src/matmul.cpp:94]   --->   Operation 4873 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 4874 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_249" [../src/matmul.cpp:95]   --->   Operation 4874 'store' 'store_ln95' <Predicate = (and_ln94_250)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_510 : Operation 4875 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge394" [../src/matmul.cpp:95]   --->   Operation 4875 'br' 'br_ln95' <Predicate = (and_ln94_250)> <Delay = 0.00>
ST_510 : Operation 4876 [1/1] (0.00ns)   --->   "%out_pool_addr_250 = getelementptr i32 %out_pool, i64 0, i64 251" [../src/matmul.cpp:94]   --->   Operation 4876 'getelementptr' 'out_pool_addr_250' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 4877 [2/2] (1.35ns)   --->   "%out_pool_load_250 = load i11 %out_pool_addr_250" [../src/matmul.cpp:94]   --->   Operation 4877 'load' 'out_pool_load_250' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 511 <SV = 509> <Delay = 4.70>
ST_511 : Operation 4878 [1/2] (1.35ns)   --->   "%out_pool_load_250 = load i11 %out_pool_addr_250" [../src/matmul.cpp:94]   --->   Operation 4878 'load' 'out_pool_load_250' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_511 : Operation 4879 [1/1] (0.00ns)   --->   "%bitcast_ln94_251 = bitcast i32 %out_pool_load_250" [../src/matmul.cpp:94]   --->   Operation 4879 'bitcast' 'bitcast_ln94_251' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 4880 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_251, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4880 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 4881 [1/1] (0.00ns)   --->   "%trunc_ln94_251 = trunc i32 %bitcast_ln94_251" [../src/matmul.cpp:94]   --->   Operation 4881 'trunc' 'trunc_ln94_251' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 4882 [1/1] (0.85ns)   --->   "%icmp_ln94_502 = icmp_ne  i8 %tmp_501, i8 255" [../src/matmul.cpp:94]   --->   Operation 4882 'icmp' 'icmp_ln94_502' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 4883 [1/1] (0.97ns)   --->   "%icmp_ln94_503 = icmp_eq  i23 %trunc_ln94_251, i23 0" [../src/matmul.cpp:94]   --->   Operation 4883 'icmp' 'icmp_ln94_503' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 4884 [2/2] (3.34ns)   --->   "%tmp_502 = fcmp_olt  i32 %out_pool_load_250, i32 0" [../src/matmul.cpp:94]   --->   Operation 4884 'fcmp' 'tmp_502' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 510> <Delay = 5.03>
ST_512 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_251)   --->   "%or_ln94_251 = or i1 %icmp_ln94_503, i1 %icmp_ln94_502" [../src/matmul.cpp:94]   --->   Operation 4885 'or' 'or_ln94_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4886 [1/2] (3.34ns)   --->   "%tmp_502 = fcmp_olt  i32 %out_pool_load_250, i32 0" [../src/matmul.cpp:94]   --->   Operation 4886 'fcmp' 'tmp_502' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4887 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_251 = and i1 %or_ln94_251, i1 %tmp_502" [../src/matmul.cpp:94]   --->   Operation 4887 'and' 'and_ln94_251' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4888 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_251, void %._crit_edge395, void" [../src/matmul.cpp:94]   --->   Operation 4888 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 4889 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_250" [../src/matmul.cpp:95]   --->   Operation 4889 'store' 'store_ln95' <Predicate = (and_ln94_251)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_512 : Operation 4890 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge395" [../src/matmul.cpp:95]   --->   Operation 4890 'br' 'br_ln95' <Predicate = (and_ln94_251)> <Delay = 0.00>
ST_512 : Operation 4891 [1/1] (0.00ns)   --->   "%out_pool_addr_251 = getelementptr i32 %out_pool, i64 0, i64 252" [../src/matmul.cpp:94]   --->   Operation 4891 'getelementptr' 'out_pool_addr_251' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 4892 [2/2] (1.35ns)   --->   "%out_pool_load_251 = load i11 %out_pool_addr_251" [../src/matmul.cpp:94]   --->   Operation 4892 'load' 'out_pool_load_251' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 513 <SV = 511> <Delay = 4.70>
ST_513 : Operation 4893 [1/2] (1.35ns)   --->   "%out_pool_load_251 = load i11 %out_pool_addr_251" [../src/matmul.cpp:94]   --->   Operation 4893 'load' 'out_pool_load_251' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_513 : Operation 4894 [1/1] (0.00ns)   --->   "%bitcast_ln94_252 = bitcast i32 %out_pool_load_251" [../src/matmul.cpp:94]   --->   Operation 4894 'bitcast' 'bitcast_ln94_252' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 4895 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_252, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4895 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 4896 [1/1] (0.00ns)   --->   "%trunc_ln94_252 = trunc i32 %bitcast_ln94_252" [../src/matmul.cpp:94]   --->   Operation 4896 'trunc' 'trunc_ln94_252' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 4897 [1/1] (0.85ns)   --->   "%icmp_ln94_504 = icmp_ne  i8 %tmp_503, i8 255" [../src/matmul.cpp:94]   --->   Operation 4897 'icmp' 'icmp_ln94_504' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4898 [1/1] (0.97ns)   --->   "%icmp_ln94_505 = icmp_eq  i23 %trunc_ln94_252, i23 0" [../src/matmul.cpp:94]   --->   Operation 4898 'icmp' 'icmp_ln94_505' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4899 [2/2] (3.34ns)   --->   "%tmp_504 = fcmp_olt  i32 %out_pool_load_251, i32 0" [../src/matmul.cpp:94]   --->   Operation 4899 'fcmp' 'tmp_504' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 512> <Delay = 5.03>
ST_514 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_252)   --->   "%or_ln94_252 = or i1 %icmp_ln94_505, i1 %icmp_ln94_504" [../src/matmul.cpp:94]   --->   Operation 4900 'or' 'or_ln94_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 4901 [1/2] (3.34ns)   --->   "%tmp_504 = fcmp_olt  i32 %out_pool_load_251, i32 0" [../src/matmul.cpp:94]   --->   Operation 4901 'fcmp' 'tmp_504' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 4902 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_252 = and i1 %or_ln94_252, i1 %tmp_504" [../src/matmul.cpp:94]   --->   Operation 4902 'and' 'and_ln94_252' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 4903 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_252, void %._crit_edge396, void" [../src/matmul.cpp:94]   --->   Operation 4903 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 4904 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_251" [../src/matmul.cpp:95]   --->   Operation 4904 'store' 'store_ln95' <Predicate = (and_ln94_252)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_514 : Operation 4905 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge396" [../src/matmul.cpp:95]   --->   Operation 4905 'br' 'br_ln95' <Predicate = (and_ln94_252)> <Delay = 0.00>
ST_514 : Operation 4906 [1/1] (0.00ns)   --->   "%out_pool_addr_252 = getelementptr i32 %out_pool, i64 0, i64 253" [../src/matmul.cpp:94]   --->   Operation 4906 'getelementptr' 'out_pool_addr_252' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 4907 [2/2] (1.35ns)   --->   "%out_pool_load_252 = load i11 %out_pool_addr_252" [../src/matmul.cpp:94]   --->   Operation 4907 'load' 'out_pool_load_252' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 515 <SV = 513> <Delay = 4.70>
ST_515 : Operation 4908 [1/2] (1.35ns)   --->   "%out_pool_load_252 = load i11 %out_pool_addr_252" [../src/matmul.cpp:94]   --->   Operation 4908 'load' 'out_pool_load_252' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_515 : Operation 4909 [1/1] (0.00ns)   --->   "%bitcast_ln94_253 = bitcast i32 %out_pool_load_252" [../src/matmul.cpp:94]   --->   Operation 4909 'bitcast' 'bitcast_ln94_253' <Predicate = true> <Delay = 0.00>
ST_515 : Operation 4910 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_253, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4910 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_515 : Operation 4911 [1/1] (0.00ns)   --->   "%trunc_ln94_253 = trunc i32 %bitcast_ln94_253" [../src/matmul.cpp:94]   --->   Operation 4911 'trunc' 'trunc_ln94_253' <Predicate = true> <Delay = 0.00>
ST_515 : Operation 4912 [1/1] (0.85ns)   --->   "%icmp_ln94_506 = icmp_ne  i8 %tmp_505, i8 255" [../src/matmul.cpp:94]   --->   Operation 4912 'icmp' 'icmp_ln94_506' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 4913 [1/1] (0.97ns)   --->   "%icmp_ln94_507 = icmp_eq  i23 %trunc_ln94_253, i23 0" [../src/matmul.cpp:94]   --->   Operation 4913 'icmp' 'icmp_ln94_507' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 4914 [2/2] (3.34ns)   --->   "%tmp_506 = fcmp_olt  i32 %out_pool_load_252, i32 0" [../src/matmul.cpp:94]   --->   Operation 4914 'fcmp' 'tmp_506' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 514> <Delay = 5.03>
ST_516 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_253)   --->   "%or_ln94_253 = or i1 %icmp_ln94_507, i1 %icmp_ln94_506" [../src/matmul.cpp:94]   --->   Operation 4915 'or' 'or_ln94_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4916 [1/2] (3.34ns)   --->   "%tmp_506 = fcmp_olt  i32 %out_pool_load_252, i32 0" [../src/matmul.cpp:94]   --->   Operation 4916 'fcmp' 'tmp_506' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4917 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_253 = and i1 %or_ln94_253, i1 %tmp_506" [../src/matmul.cpp:94]   --->   Operation 4917 'and' 'and_ln94_253' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4918 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_253, void %._crit_edge397, void" [../src/matmul.cpp:94]   --->   Operation 4918 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 4919 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_252" [../src/matmul.cpp:95]   --->   Operation 4919 'store' 'store_ln95' <Predicate = (and_ln94_253)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_516 : Operation 4920 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge397" [../src/matmul.cpp:95]   --->   Operation 4920 'br' 'br_ln95' <Predicate = (and_ln94_253)> <Delay = 0.00>
ST_516 : Operation 4921 [1/1] (0.00ns)   --->   "%out_pool_addr_253 = getelementptr i32 %out_pool, i64 0, i64 254" [../src/matmul.cpp:94]   --->   Operation 4921 'getelementptr' 'out_pool_addr_253' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 4922 [2/2] (1.35ns)   --->   "%out_pool_load_253 = load i11 %out_pool_addr_253" [../src/matmul.cpp:94]   --->   Operation 4922 'load' 'out_pool_load_253' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 517 <SV = 515> <Delay = 4.70>
ST_517 : Operation 4923 [1/2] (1.35ns)   --->   "%out_pool_load_253 = load i11 %out_pool_addr_253" [../src/matmul.cpp:94]   --->   Operation 4923 'load' 'out_pool_load_253' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_517 : Operation 4924 [1/1] (0.00ns)   --->   "%bitcast_ln94_254 = bitcast i32 %out_pool_load_253" [../src/matmul.cpp:94]   --->   Operation 4924 'bitcast' 'bitcast_ln94_254' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 4925 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_254, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4925 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 4926 [1/1] (0.00ns)   --->   "%trunc_ln94_254 = trunc i32 %bitcast_ln94_254" [../src/matmul.cpp:94]   --->   Operation 4926 'trunc' 'trunc_ln94_254' <Predicate = true> <Delay = 0.00>
ST_517 : Operation 4927 [1/1] (0.85ns)   --->   "%icmp_ln94_508 = icmp_ne  i8 %tmp_507, i8 255" [../src/matmul.cpp:94]   --->   Operation 4927 'icmp' 'icmp_ln94_508' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 4928 [1/1] (0.97ns)   --->   "%icmp_ln94_509 = icmp_eq  i23 %trunc_ln94_254, i23 0" [../src/matmul.cpp:94]   --->   Operation 4928 'icmp' 'icmp_ln94_509' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 4929 [2/2] (3.34ns)   --->   "%tmp_508 = fcmp_olt  i32 %out_pool_load_253, i32 0" [../src/matmul.cpp:94]   --->   Operation 4929 'fcmp' 'tmp_508' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 516> <Delay = 5.03>
ST_518 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_254)   --->   "%or_ln94_254 = or i1 %icmp_ln94_509, i1 %icmp_ln94_508" [../src/matmul.cpp:94]   --->   Operation 4930 'or' 'or_ln94_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 4931 [1/2] (3.34ns)   --->   "%tmp_508 = fcmp_olt  i32 %out_pool_load_253, i32 0" [../src/matmul.cpp:94]   --->   Operation 4931 'fcmp' 'tmp_508' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 4932 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_254 = and i1 %or_ln94_254, i1 %tmp_508" [../src/matmul.cpp:94]   --->   Operation 4932 'and' 'and_ln94_254' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 4933 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_254, void %._crit_edge398, void" [../src/matmul.cpp:94]   --->   Operation 4933 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 4934 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_253" [../src/matmul.cpp:95]   --->   Operation 4934 'store' 'store_ln95' <Predicate = (and_ln94_254)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_518 : Operation 4935 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge398" [../src/matmul.cpp:95]   --->   Operation 4935 'br' 'br_ln95' <Predicate = (and_ln94_254)> <Delay = 0.00>
ST_518 : Operation 4936 [1/1] (0.00ns)   --->   "%out_pool_addr_254 = getelementptr i32 %out_pool, i64 0, i64 255" [../src/matmul.cpp:94]   --->   Operation 4936 'getelementptr' 'out_pool_addr_254' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 4937 [2/2] (1.35ns)   --->   "%out_pool_load_254 = load i11 %out_pool_addr_254" [../src/matmul.cpp:94]   --->   Operation 4937 'load' 'out_pool_load_254' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 519 <SV = 517> <Delay = 4.70>
ST_519 : Operation 4938 [1/2] (1.35ns)   --->   "%out_pool_load_254 = load i11 %out_pool_addr_254" [../src/matmul.cpp:94]   --->   Operation 4938 'load' 'out_pool_load_254' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_519 : Operation 4939 [1/1] (0.00ns)   --->   "%bitcast_ln94_255 = bitcast i32 %out_pool_load_254" [../src/matmul.cpp:94]   --->   Operation 4939 'bitcast' 'bitcast_ln94_255' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 4940 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_255, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4940 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 4941 [1/1] (0.00ns)   --->   "%trunc_ln94_255 = trunc i32 %bitcast_ln94_255" [../src/matmul.cpp:94]   --->   Operation 4941 'trunc' 'trunc_ln94_255' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 4942 [1/1] (0.85ns)   --->   "%icmp_ln94_510 = icmp_ne  i8 %tmp_509, i8 255" [../src/matmul.cpp:94]   --->   Operation 4942 'icmp' 'icmp_ln94_510' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 4943 [1/1] (0.97ns)   --->   "%icmp_ln94_511 = icmp_eq  i23 %trunc_ln94_255, i23 0" [../src/matmul.cpp:94]   --->   Operation 4943 'icmp' 'icmp_ln94_511' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 4944 [2/2] (3.34ns)   --->   "%tmp_510 = fcmp_olt  i32 %out_pool_load_254, i32 0" [../src/matmul.cpp:94]   --->   Operation 4944 'fcmp' 'tmp_510' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 518> <Delay = 5.03>
ST_520 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_255)   --->   "%or_ln94_255 = or i1 %icmp_ln94_511, i1 %icmp_ln94_510" [../src/matmul.cpp:94]   --->   Operation 4945 'or' 'or_ln94_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4946 [1/2] (3.34ns)   --->   "%tmp_510 = fcmp_olt  i32 %out_pool_load_254, i32 0" [../src/matmul.cpp:94]   --->   Operation 4946 'fcmp' 'tmp_510' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4947 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_255 = and i1 %or_ln94_255, i1 %tmp_510" [../src/matmul.cpp:94]   --->   Operation 4947 'and' 'and_ln94_255' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4948 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_255, void %._crit_edge399, void" [../src/matmul.cpp:94]   --->   Operation 4948 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 4949 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_254" [../src/matmul.cpp:95]   --->   Operation 4949 'store' 'store_ln95' <Predicate = (and_ln94_255)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_520 : Operation 4950 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge399" [../src/matmul.cpp:95]   --->   Operation 4950 'br' 'br_ln95' <Predicate = (and_ln94_255)> <Delay = 0.00>
ST_520 : Operation 4951 [1/1] (0.00ns)   --->   "%out_pool_addr_255 = getelementptr i32 %out_pool, i64 0, i64 256" [../src/matmul.cpp:94]   --->   Operation 4951 'getelementptr' 'out_pool_addr_255' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 4952 [2/2] (1.35ns)   --->   "%out_pool_load_255 = load i11 %out_pool_addr_255" [../src/matmul.cpp:94]   --->   Operation 4952 'load' 'out_pool_load_255' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 521 <SV = 519> <Delay = 4.70>
ST_521 : Operation 4953 [1/2] (1.35ns)   --->   "%out_pool_load_255 = load i11 %out_pool_addr_255" [../src/matmul.cpp:94]   --->   Operation 4953 'load' 'out_pool_load_255' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_521 : Operation 4954 [1/1] (0.00ns)   --->   "%bitcast_ln94_256 = bitcast i32 %out_pool_load_255" [../src/matmul.cpp:94]   --->   Operation 4954 'bitcast' 'bitcast_ln94_256' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 4955 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_256, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4955 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 4956 [1/1] (0.00ns)   --->   "%trunc_ln94_256 = trunc i32 %bitcast_ln94_256" [../src/matmul.cpp:94]   --->   Operation 4956 'trunc' 'trunc_ln94_256' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 4957 [1/1] (0.85ns)   --->   "%icmp_ln94_512 = icmp_ne  i8 %tmp_511, i8 255" [../src/matmul.cpp:94]   --->   Operation 4957 'icmp' 'icmp_ln94_512' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4958 [1/1] (0.97ns)   --->   "%icmp_ln94_513 = icmp_eq  i23 %trunc_ln94_256, i23 0" [../src/matmul.cpp:94]   --->   Operation 4958 'icmp' 'icmp_ln94_513' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4959 [2/2] (3.34ns)   --->   "%tmp_512 = fcmp_olt  i32 %out_pool_load_255, i32 0" [../src/matmul.cpp:94]   --->   Operation 4959 'fcmp' 'tmp_512' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 520> <Delay = 5.03>
ST_522 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_256)   --->   "%or_ln94_256 = or i1 %icmp_ln94_513, i1 %icmp_ln94_512" [../src/matmul.cpp:94]   --->   Operation 4960 'or' 'or_ln94_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 4961 [1/2] (3.34ns)   --->   "%tmp_512 = fcmp_olt  i32 %out_pool_load_255, i32 0" [../src/matmul.cpp:94]   --->   Operation 4961 'fcmp' 'tmp_512' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 4962 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_256 = and i1 %or_ln94_256, i1 %tmp_512" [../src/matmul.cpp:94]   --->   Operation 4962 'and' 'and_ln94_256' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 4963 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_256, void %._crit_edge400, void" [../src/matmul.cpp:94]   --->   Operation 4963 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 4964 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_255" [../src/matmul.cpp:95]   --->   Operation 4964 'store' 'store_ln95' <Predicate = (and_ln94_256)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_522 : Operation 4965 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge400" [../src/matmul.cpp:95]   --->   Operation 4965 'br' 'br_ln95' <Predicate = (and_ln94_256)> <Delay = 0.00>
ST_522 : Operation 4966 [1/1] (0.00ns)   --->   "%out_pool_addr_256 = getelementptr i32 %out_pool, i64 0, i64 257" [../src/matmul.cpp:94]   --->   Operation 4966 'getelementptr' 'out_pool_addr_256' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 4967 [2/2] (1.35ns)   --->   "%out_pool_load_256 = load i11 %out_pool_addr_256" [../src/matmul.cpp:94]   --->   Operation 4967 'load' 'out_pool_load_256' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 523 <SV = 521> <Delay = 4.70>
ST_523 : Operation 4968 [1/2] (1.35ns)   --->   "%out_pool_load_256 = load i11 %out_pool_addr_256" [../src/matmul.cpp:94]   --->   Operation 4968 'load' 'out_pool_load_256' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_523 : Operation 4969 [1/1] (0.00ns)   --->   "%bitcast_ln94_257 = bitcast i32 %out_pool_load_256" [../src/matmul.cpp:94]   --->   Operation 4969 'bitcast' 'bitcast_ln94_257' <Predicate = true> <Delay = 0.00>
ST_523 : Operation 4970 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_257, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4970 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_523 : Operation 4971 [1/1] (0.00ns)   --->   "%trunc_ln94_257 = trunc i32 %bitcast_ln94_257" [../src/matmul.cpp:94]   --->   Operation 4971 'trunc' 'trunc_ln94_257' <Predicate = true> <Delay = 0.00>
ST_523 : Operation 4972 [1/1] (0.85ns)   --->   "%icmp_ln94_514 = icmp_ne  i8 %tmp_513, i8 255" [../src/matmul.cpp:94]   --->   Operation 4972 'icmp' 'icmp_ln94_514' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 4973 [1/1] (0.97ns)   --->   "%icmp_ln94_515 = icmp_eq  i23 %trunc_ln94_257, i23 0" [../src/matmul.cpp:94]   --->   Operation 4973 'icmp' 'icmp_ln94_515' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 4974 [2/2] (3.34ns)   --->   "%tmp_514 = fcmp_olt  i32 %out_pool_load_256, i32 0" [../src/matmul.cpp:94]   --->   Operation 4974 'fcmp' 'tmp_514' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 522> <Delay = 5.03>
ST_524 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_257)   --->   "%or_ln94_257 = or i1 %icmp_ln94_515, i1 %icmp_ln94_514" [../src/matmul.cpp:94]   --->   Operation 4975 'or' 'or_ln94_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4976 [1/2] (3.34ns)   --->   "%tmp_514 = fcmp_olt  i32 %out_pool_load_256, i32 0" [../src/matmul.cpp:94]   --->   Operation 4976 'fcmp' 'tmp_514' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4977 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_257 = and i1 %or_ln94_257, i1 %tmp_514" [../src/matmul.cpp:94]   --->   Operation 4977 'and' 'and_ln94_257' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4978 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_257, void %._crit_edge401, void" [../src/matmul.cpp:94]   --->   Operation 4978 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 4979 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_256" [../src/matmul.cpp:95]   --->   Operation 4979 'store' 'store_ln95' <Predicate = (and_ln94_257)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_524 : Operation 4980 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge401" [../src/matmul.cpp:95]   --->   Operation 4980 'br' 'br_ln95' <Predicate = (and_ln94_257)> <Delay = 0.00>
ST_524 : Operation 4981 [1/1] (0.00ns)   --->   "%out_pool_addr_257 = getelementptr i32 %out_pool, i64 0, i64 258" [../src/matmul.cpp:94]   --->   Operation 4981 'getelementptr' 'out_pool_addr_257' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 4982 [2/2] (1.35ns)   --->   "%out_pool_load_257 = load i11 %out_pool_addr_257" [../src/matmul.cpp:94]   --->   Operation 4982 'load' 'out_pool_load_257' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 525 <SV = 523> <Delay = 4.70>
ST_525 : Operation 4983 [1/2] (1.35ns)   --->   "%out_pool_load_257 = load i11 %out_pool_addr_257" [../src/matmul.cpp:94]   --->   Operation 4983 'load' 'out_pool_load_257' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_525 : Operation 4984 [1/1] (0.00ns)   --->   "%bitcast_ln94_258 = bitcast i32 %out_pool_load_257" [../src/matmul.cpp:94]   --->   Operation 4984 'bitcast' 'bitcast_ln94_258' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 4985 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_258, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 4985 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 4986 [1/1] (0.00ns)   --->   "%trunc_ln94_258 = trunc i32 %bitcast_ln94_258" [../src/matmul.cpp:94]   --->   Operation 4986 'trunc' 'trunc_ln94_258' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 4987 [1/1] (0.85ns)   --->   "%icmp_ln94_516 = icmp_ne  i8 %tmp_515, i8 255" [../src/matmul.cpp:94]   --->   Operation 4987 'icmp' 'icmp_ln94_516' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4988 [1/1] (0.97ns)   --->   "%icmp_ln94_517 = icmp_eq  i23 %trunc_ln94_258, i23 0" [../src/matmul.cpp:94]   --->   Operation 4988 'icmp' 'icmp_ln94_517' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4989 [2/2] (3.34ns)   --->   "%tmp_516 = fcmp_olt  i32 %out_pool_load_257, i32 0" [../src/matmul.cpp:94]   --->   Operation 4989 'fcmp' 'tmp_516' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 524> <Delay = 5.03>
ST_526 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_258)   --->   "%or_ln94_258 = or i1 %icmp_ln94_517, i1 %icmp_ln94_516" [../src/matmul.cpp:94]   --->   Operation 4990 'or' 'or_ln94_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 4991 [1/2] (3.34ns)   --->   "%tmp_516 = fcmp_olt  i32 %out_pool_load_257, i32 0" [../src/matmul.cpp:94]   --->   Operation 4991 'fcmp' 'tmp_516' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 4992 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_258 = and i1 %or_ln94_258, i1 %tmp_516" [../src/matmul.cpp:94]   --->   Operation 4992 'and' 'and_ln94_258' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 4993 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_258, void %._crit_edge402, void" [../src/matmul.cpp:94]   --->   Operation 4993 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 4994 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_257" [../src/matmul.cpp:95]   --->   Operation 4994 'store' 'store_ln95' <Predicate = (and_ln94_258)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_526 : Operation 4995 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge402" [../src/matmul.cpp:95]   --->   Operation 4995 'br' 'br_ln95' <Predicate = (and_ln94_258)> <Delay = 0.00>
ST_526 : Operation 4996 [1/1] (0.00ns)   --->   "%out_pool_addr_258 = getelementptr i32 %out_pool, i64 0, i64 259" [../src/matmul.cpp:94]   --->   Operation 4996 'getelementptr' 'out_pool_addr_258' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 4997 [2/2] (1.35ns)   --->   "%out_pool_load_258 = load i11 %out_pool_addr_258" [../src/matmul.cpp:94]   --->   Operation 4997 'load' 'out_pool_load_258' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 527 <SV = 525> <Delay = 4.70>
ST_527 : Operation 4998 [1/2] (1.35ns)   --->   "%out_pool_load_258 = load i11 %out_pool_addr_258" [../src/matmul.cpp:94]   --->   Operation 4998 'load' 'out_pool_load_258' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_527 : Operation 4999 [1/1] (0.00ns)   --->   "%bitcast_ln94_259 = bitcast i32 %out_pool_load_258" [../src/matmul.cpp:94]   --->   Operation 4999 'bitcast' 'bitcast_ln94_259' <Predicate = true> <Delay = 0.00>
ST_527 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_259, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5000 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_527 : Operation 5001 [1/1] (0.00ns)   --->   "%trunc_ln94_259 = trunc i32 %bitcast_ln94_259" [../src/matmul.cpp:94]   --->   Operation 5001 'trunc' 'trunc_ln94_259' <Predicate = true> <Delay = 0.00>
ST_527 : Operation 5002 [1/1] (0.85ns)   --->   "%icmp_ln94_518 = icmp_ne  i8 %tmp_517, i8 255" [../src/matmul.cpp:94]   --->   Operation 5002 'icmp' 'icmp_ln94_518' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 5003 [1/1] (0.97ns)   --->   "%icmp_ln94_519 = icmp_eq  i23 %trunc_ln94_259, i23 0" [../src/matmul.cpp:94]   --->   Operation 5003 'icmp' 'icmp_ln94_519' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 5004 [2/2] (3.34ns)   --->   "%tmp_518 = fcmp_olt  i32 %out_pool_load_258, i32 0" [../src/matmul.cpp:94]   --->   Operation 5004 'fcmp' 'tmp_518' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 526> <Delay = 5.03>
ST_528 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_259)   --->   "%or_ln94_259 = or i1 %icmp_ln94_519, i1 %icmp_ln94_518" [../src/matmul.cpp:94]   --->   Operation 5005 'or' 'or_ln94_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 5006 [1/2] (3.34ns)   --->   "%tmp_518 = fcmp_olt  i32 %out_pool_load_258, i32 0" [../src/matmul.cpp:94]   --->   Operation 5006 'fcmp' 'tmp_518' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 5007 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_259 = and i1 %or_ln94_259, i1 %tmp_518" [../src/matmul.cpp:94]   --->   Operation 5007 'and' 'and_ln94_259' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 5008 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_259, void %._crit_edge403, void" [../src/matmul.cpp:94]   --->   Operation 5008 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 5009 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_258" [../src/matmul.cpp:95]   --->   Operation 5009 'store' 'store_ln95' <Predicate = (and_ln94_259)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_528 : Operation 5010 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge403" [../src/matmul.cpp:95]   --->   Operation 5010 'br' 'br_ln95' <Predicate = (and_ln94_259)> <Delay = 0.00>
ST_528 : Operation 5011 [1/1] (0.00ns)   --->   "%out_pool_addr_259 = getelementptr i32 %out_pool, i64 0, i64 260" [../src/matmul.cpp:94]   --->   Operation 5011 'getelementptr' 'out_pool_addr_259' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 5012 [2/2] (1.35ns)   --->   "%out_pool_load_259 = load i11 %out_pool_addr_259" [../src/matmul.cpp:94]   --->   Operation 5012 'load' 'out_pool_load_259' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 529 <SV = 527> <Delay = 4.70>
ST_529 : Operation 5013 [1/2] (1.35ns)   --->   "%out_pool_load_259 = load i11 %out_pool_addr_259" [../src/matmul.cpp:94]   --->   Operation 5013 'load' 'out_pool_load_259' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_529 : Operation 5014 [1/1] (0.00ns)   --->   "%bitcast_ln94_260 = bitcast i32 %out_pool_load_259" [../src/matmul.cpp:94]   --->   Operation 5014 'bitcast' 'bitcast_ln94_260' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 5015 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_260, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5015 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 5016 [1/1] (0.00ns)   --->   "%trunc_ln94_260 = trunc i32 %bitcast_ln94_260" [../src/matmul.cpp:94]   --->   Operation 5016 'trunc' 'trunc_ln94_260' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 5017 [1/1] (0.85ns)   --->   "%icmp_ln94_520 = icmp_ne  i8 %tmp_519, i8 255" [../src/matmul.cpp:94]   --->   Operation 5017 'icmp' 'icmp_ln94_520' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 5018 [1/1] (0.97ns)   --->   "%icmp_ln94_521 = icmp_eq  i23 %trunc_ln94_260, i23 0" [../src/matmul.cpp:94]   --->   Operation 5018 'icmp' 'icmp_ln94_521' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 5019 [2/2] (3.34ns)   --->   "%tmp_520 = fcmp_olt  i32 %out_pool_load_259, i32 0" [../src/matmul.cpp:94]   --->   Operation 5019 'fcmp' 'tmp_520' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 528> <Delay = 5.03>
ST_530 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_260)   --->   "%or_ln94_260 = or i1 %icmp_ln94_521, i1 %icmp_ln94_520" [../src/matmul.cpp:94]   --->   Operation 5020 'or' 'or_ln94_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 5021 [1/2] (3.34ns)   --->   "%tmp_520 = fcmp_olt  i32 %out_pool_load_259, i32 0" [../src/matmul.cpp:94]   --->   Operation 5021 'fcmp' 'tmp_520' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 5022 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_260 = and i1 %or_ln94_260, i1 %tmp_520" [../src/matmul.cpp:94]   --->   Operation 5022 'and' 'and_ln94_260' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 5023 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_260, void %._crit_edge404, void" [../src/matmul.cpp:94]   --->   Operation 5023 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 5024 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_259" [../src/matmul.cpp:95]   --->   Operation 5024 'store' 'store_ln95' <Predicate = (and_ln94_260)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_530 : Operation 5025 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge404" [../src/matmul.cpp:95]   --->   Operation 5025 'br' 'br_ln95' <Predicate = (and_ln94_260)> <Delay = 0.00>
ST_530 : Operation 5026 [1/1] (0.00ns)   --->   "%out_pool_addr_260 = getelementptr i32 %out_pool, i64 0, i64 261" [../src/matmul.cpp:94]   --->   Operation 5026 'getelementptr' 'out_pool_addr_260' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 5027 [2/2] (1.35ns)   --->   "%out_pool_load_260 = load i11 %out_pool_addr_260" [../src/matmul.cpp:94]   --->   Operation 5027 'load' 'out_pool_load_260' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 531 <SV = 529> <Delay = 4.70>
ST_531 : Operation 5028 [1/2] (1.35ns)   --->   "%out_pool_load_260 = load i11 %out_pool_addr_260" [../src/matmul.cpp:94]   --->   Operation 5028 'load' 'out_pool_load_260' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_531 : Operation 5029 [1/1] (0.00ns)   --->   "%bitcast_ln94_261 = bitcast i32 %out_pool_load_260" [../src/matmul.cpp:94]   --->   Operation 5029 'bitcast' 'bitcast_ln94_261' <Predicate = true> <Delay = 0.00>
ST_531 : Operation 5030 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_261, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5030 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_531 : Operation 5031 [1/1] (0.00ns)   --->   "%trunc_ln94_261 = trunc i32 %bitcast_ln94_261" [../src/matmul.cpp:94]   --->   Operation 5031 'trunc' 'trunc_ln94_261' <Predicate = true> <Delay = 0.00>
ST_531 : Operation 5032 [1/1] (0.85ns)   --->   "%icmp_ln94_522 = icmp_ne  i8 %tmp_521, i8 255" [../src/matmul.cpp:94]   --->   Operation 5032 'icmp' 'icmp_ln94_522' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 5033 [1/1] (0.97ns)   --->   "%icmp_ln94_523 = icmp_eq  i23 %trunc_ln94_261, i23 0" [../src/matmul.cpp:94]   --->   Operation 5033 'icmp' 'icmp_ln94_523' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 5034 [2/2] (3.34ns)   --->   "%tmp_522 = fcmp_olt  i32 %out_pool_load_260, i32 0" [../src/matmul.cpp:94]   --->   Operation 5034 'fcmp' 'tmp_522' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 530> <Delay = 5.03>
ST_532 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_261)   --->   "%or_ln94_261 = or i1 %icmp_ln94_523, i1 %icmp_ln94_522" [../src/matmul.cpp:94]   --->   Operation 5035 'or' 'or_ln94_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 5036 [1/2] (3.34ns)   --->   "%tmp_522 = fcmp_olt  i32 %out_pool_load_260, i32 0" [../src/matmul.cpp:94]   --->   Operation 5036 'fcmp' 'tmp_522' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 5037 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_261 = and i1 %or_ln94_261, i1 %tmp_522" [../src/matmul.cpp:94]   --->   Operation 5037 'and' 'and_ln94_261' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 5038 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_261, void %._crit_edge405, void" [../src/matmul.cpp:94]   --->   Operation 5038 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_532 : Operation 5039 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_260" [../src/matmul.cpp:95]   --->   Operation 5039 'store' 'store_ln95' <Predicate = (and_ln94_261)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_532 : Operation 5040 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge405" [../src/matmul.cpp:95]   --->   Operation 5040 'br' 'br_ln95' <Predicate = (and_ln94_261)> <Delay = 0.00>
ST_532 : Operation 5041 [1/1] (0.00ns)   --->   "%out_pool_addr_261 = getelementptr i32 %out_pool, i64 0, i64 262" [../src/matmul.cpp:94]   --->   Operation 5041 'getelementptr' 'out_pool_addr_261' <Predicate = true> <Delay = 0.00>
ST_532 : Operation 5042 [2/2] (1.35ns)   --->   "%out_pool_load_261 = load i11 %out_pool_addr_261" [../src/matmul.cpp:94]   --->   Operation 5042 'load' 'out_pool_load_261' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 533 <SV = 531> <Delay = 4.70>
ST_533 : Operation 5043 [1/2] (1.35ns)   --->   "%out_pool_load_261 = load i11 %out_pool_addr_261" [../src/matmul.cpp:94]   --->   Operation 5043 'load' 'out_pool_load_261' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_533 : Operation 5044 [1/1] (0.00ns)   --->   "%bitcast_ln94_262 = bitcast i32 %out_pool_load_261" [../src/matmul.cpp:94]   --->   Operation 5044 'bitcast' 'bitcast_ln94_262' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 5045 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_262, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5045 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 5046 [1/1] (0.00ns)   --->   "%trunc_ln94_262 = trunc i32 %bitcast_ln94_262" [../src/matmul.cpp:94]   --->   Operation 5046 'trunc' 'trunc_ln94_262' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 5047 [1/1] (0.85ns)   --->   "%icmp_ln94_524 = icmp_ne  i8 %tmp_523, i8 255" [../src/matmul.cpp:94]   --->   Operation 5047 'icmp' 'icmp_ln94_524' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 5048 [1/1] (0.97ns)   --->   "%icmp_ln94_525 = icmp_eq  i23 %trunc_ln94_262, i23 0" [../src/matmul.cpp:94]   --->   Operation 5048 'icmp' 'icmp_ln94_525' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 5049 [2/2] (3.34ns)   --->   "%tmp_524 = fcmp_olt  i32 %out_pool_load_261, i32 0" [../src/matmul.cpp:94]   --->   Operation 5049 'fcmp' 'tmp_524' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 532> <Delay = 5.03>
ST_534 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_262)   --->   "%or_ln94_262 = or i1 %icmp_ln94_525, i1 %icmp_ln94_524" [../src/matmul.cpp:94]   --->   Operation 5050 'or' 'or_ln94_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 5051 [1/2] (3.34ns)   --->   "%tmp_524 = fcmp_olt  i32 %out_pool_load_261, i32 0" [../src/matmul.cpp:94]   --->   Operation 5051 'fcmp' 'tmp_524' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 5052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_262 = and i1 %or_ln94_262, i1 %tmp_524" [../src/matmul.cpp:94]   --->   Operation 5052 'and' 'and_ln94_262' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 5053 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_262, void %._crit_edge406, void" [../src/matmul.cpp:94]   --->   Operation 5053 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 5054 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_261" [../src/matmul.cpp:95]   --->   Operation 5054 'store' 'store_ln95' <Predicate = (and_ln94_262)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_534 : Operation 5055 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge406" [../src/matmul.cpp:95]   --->   Operation 5055 'br' 'br_ln95' <Predicate = (and_ln94_262)> <Delay = 0.00>
ST_534 : Operation 5056 [1/1] (0.00ns)   --->   "%out_pool_addr_262 = getelementptr i32 %out_pool, i64 0, i64 263" [../src/matmul.cpp:94]   --->   Operation 5056 'getelementptr' 'out_pool_addr_262' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 5057 [2/2] (1.35ns)   --->   "%out_pool_load_262 = load i11 %out_pool_addr_262" [../src/matmul.cpp:94]   --->   Operation 5057 'load' 'out_pool_load_262' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 535 <SV = 533> <Delay = 4.70>
ST_535 : Operation 5058 [1/2] (1.35ns)   --->   "%out_pool_load_262 = load i11 %out_pool_addr_262" [../src/matmul.cpp:94]   --->   Operation 5058 'load' 'out_pool_load_262' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_535 : Operation 5059 [1/1] (0.00ns)   --->   "%bitcast_ln94_263 = bitcast i32 %out_pool_load_262" [../src/matmul.cpp:94]   --->   Operation 5059 'bitcast' 'bitcast_ln94_263' <Predicate = true> <Delay = 0.00>
ST_535 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_263, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5060 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_535 : Operation 5061 [1/1] (0.00ns)   --->   "%trunc_ln94_263 = trunc i32 %bitcast_ln94_263" [../src/matmul.cpp:94]   --->   Operation 5061 'trunc' 'trunc_ln94_263' <Predicate = true> <Delay = 0.00>
ST_535 : Operation 5062 [1/1] (0.85ns)   --->   "%icmp_ln94_526 = icmp_ne  i8 %tmp_525, i8 255" [../src/matmul.cpp:94]   --->   Operation 5062 'icmp' 'icmp_ln94_526' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 5063 [1/1] (0.97ns)   --->   "%icmp_ln94_527 = icmp_eq  i23 %trunc_ln94_263, i23 0" [../src/matmul.cpp:94]   --->   Operation 5063 'icmp' 'icmp_ln94_527' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 5064 [2/2] (3.34ns)   --->   "%tmp_526 = fcmp_olt  i32 %out_pool_load_262, i32 0" [../src/matmul.cpp:94]   --->   Operation 5064 'fcmp' 'tmp_526' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 534> <Delay = 5.03>
ST_536 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_263)   --->   "%or_ln94_263 = or i1 %icmp_ln94_527, i1 %icmp_ln94_526" [../src/matmul.cpp:94]   --->   Operation 5065 'or' 'or_ln94_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 5066 [1/2] (3.34ns)   --->   "%tmp_526 = fcmp_olt  i32 %out_pool_load_262, i32 0" [../src/matmul.cpp:94]   --->   Operation 5066 'fcmp' 'tmp_526' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 5067 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_263 = and i1 %or_ln94_263, i1 %tmp_526" [../src/matmul.cpp:94]   --->   Operation 5067 'and' 'and_ln94_263' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 5068 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_263, void %._crit_edge407, void" [../src/matmul.cpp:94]   --->   Operation 5068 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_536 : Operation 5069 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_262" [../src/matmul.cpp:95]   --->   Operation 5069 'store' 'store_ln95' <Predicate = (and_ln94_263)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_536 : Operation 5070 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge407" [../src/matmul.cpp:95]   --->   Operation 5070 'br' 'br_ln95' <Predicate = (and_ln94_263)> <Delay = 0.00>
ST_536 : Operation 5071 [1/1] (0.00ns)   --->   "%out_pool_addr_263 = getelementptr i32 %out_pool, i64 0, i64 264" [../src/matmul.cpp:94]   --->   Operation 5071 'getelementptr' 'out_pool_addr_263' <Predicate = true> <Delay = 0.00>
ST_536 : Operation 5072 [2/2] (1.35ns)   --->   "%out_pool_load_263 = load i11 %out_pool_addr_263" [../src/matmul.cpp:94]   --->   Operation 5072 'load' 'out_pool_load_263' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 537 <SV = 535> <Delay = 4.70>
ST_537 : Operation 5073 [1/2] (1.35ns)   --->   "%out_pool_load_263 = load i11 %out_pool_addr_263" [../src/matmul.cpp:94]   --->   Operation 5073 'load' 'out_pool_load_263' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_537 : Operation 5074 [1/1] (0.00ns)   --->   "%bitcast_ln94_264 = bitcast i32 %out_pool_load_263" [../src/matmul.cpp:94]   --->   Operation 5074 'bitcast' 'bitcast_ln94_264' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 5075 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_264, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5075 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 5076 [1/1] (0.00ns)   --->   "%trunc_ln94_264 = trunc i32 %bitcast_ln94_264" [../src/matmul.cpp:94]   --->   Operation 5076 'trunc' 'trunc_ln94_264' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 5077 [1/1] (0.85ns)   --->   "%icmp_ln94_528 = icmp_ne  i8 %tmp_527, i8 255" [../src/matmul.cpp:94]   --->   Operation 5077 'icmp' 'icmp_ln94_528' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 5078 [1/1] (0.97ns)   --->   "%icmp_ln94_529 = icmp_eq  i23 %trunc_ln94_264, i23 0" [../src/matmul.cpp:94]   --->   Operation 5078 'icmp' 'icmp_ln94_529' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 5079 [2/2] (3.34ns)   --->   "%tmp_528 = fcmp_olt  i32 %out_pool_load_263, i32 0" [../src/matmul.cpp:94]   --->   Operation 5079 'fcmp' 'tmp_528' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 536> <Delay = 5.03>
ST_538 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_264)   --->   "%or_ln94_264 = or i1 %icmp_ln94_529, i1 %icmp_ln94_528" [../src/matmul.cpp:94]   --->   Operation 5080 'or' 'or_ln94_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 5081 [1/2] (3.34ns)   --->   "%tmp_528 = fcmp_olt  i32 %out_pool_load_263, i32 0" [../src/matmul.cpp:94]   --->   Operation 5081 'fcmp' 'tmp_528' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 5082 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_264 = and i1 %or_ln94_264, i1 %tmp_528" [../src/matmul.cpp:94]   --->   Operation 5082 'and' 'and_ln94_264' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 5083 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_264, void %._crit_edge408, void" [../src/matmul.cpp:94]   --->   Operation 5083 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 5084 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_263" [../src/matmul.cpp:95]   --->   Operation 5084 'store' 'store_ln95' <Predicate = (and_ln94_264)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_538 : Operation 5085 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge408" [../src/matmul.cpp:95]   --->   Operation 5085 'br' 'br_ln95' <Predicate = (and_ln94_264)> <Delay = 0.00>
ST_538 : Operation 5086 [1/1] (0.00ns)   --->   "%out_pool_addr_264 = getelementptr i32 %out_pool, i64 0, i64 265" [../src/matmul.cpp:94]   --->   Operation 5086 'getelementptr' 'out_pool_addr_264' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 5087 [2/2] (1.35ns)   --->   "%out_pool_load_264 = load i11 %out_pool_addr_264" [../src/matmul.cpp:94]   --->   Operation 5087 'load' 'out_pool_load_264' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 539 <SV = 537> <Delay = 4.70>
ST_539 : Operation 5088 [1/2] (1.35ns)   --->   "%out_pool_load_264 = load i11 %out_pool_addr_264" [../src/matmul.cpp:94]   --->   Operation 5088 'load' 'out_pool_load_264' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_539 : Operation 5089 [1/1] (0.00ns)   --->   "%bitcast_ln94_265 = bitcast i32 %out_pool_load_264" [../src/matmul.cpp:94]   --->   Operation 5089 'bitcast' 'bitcast_ln94_265' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 5090 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_265, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5090 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 5091 [1/1] (0.00ns)   --->   "%trunc_ln94_265 = trunc i32 %bitcast_ln94_265" [../src/matmul.cpp:94]   --->   Operation 5091 'trunc' 'trunc_ln94_265' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 5092 [1/1] (0.85ns)   --->   "%icmp_ln94_530 = icmp_ne  i8 %tmp_529, i8 255" [../src/matmul.cpp:94]   --->   Operation 5092 'icmp' 'icmp_ln94_530' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 5093 [1/1] (0.97ns)   --->   "%icmp_ln94_531 = icmp_eq  i23 %trunc_ln94_265, i23 0" [../src/matmul.cpp:94]   --->   Operation 5093 'icmp' 'icmp_ln94_531' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 5094 [2/2] (3.34ns)   --->   "%tmp_530 = fcmp_olt  i32 %out_pool_load_264, i32 0" [../src/matmul.cpp:94]   --->   Operation 5094 'fcmp' 'tmp_530' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 538> <Delay = 5.03>
ST_540 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_265)   --->   "%or_ln94_265 = or i1 %icmp_ln94_531, i1 %icmp_ln94_530" [../src/matmul.cpp:94]   --->   Operation 5095 'or' 'or_ln94_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 5096 [1/2] (3.34ns)   --->   "%tmp_530 = fcmp_olt  i32 %out_pool_load_264, i32 0" [../src/matmul.cpp:94]   --->   Operation 5096 'fcmp' 'tmp_530' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 5097 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_265 = and i1 %or_ln94_265, i1 %tmp_530" [../src/matmul.cpp:94]   --->   Operation 5097 'and' 'and_ln94_265' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 5098 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_265, void %._crit_edge409, void" [../src/matmul.cpp:94]   --->   Operation 5098 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 5099 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_264" [../src/matmul.cpp:95]   --->   Operation 5099 'store' 'store_ln95' <Predicate = (and_ln94_265)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_540 : Operation 5100 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge409" [../src/matmul.cpp:95]   --->   Operation 5100 'br' 'br_ln95' <Predicate = (and_ln94_265)> <Delay = 0.00>
ST_540 : Operation 5101 [1/1] (0.00ns)   --->   "%out_pool_addr_265 = getelementptr i32 %out_pool, i64 0, i64 266" [../src/matmul.cpp:94]   --->   Operation 5101 'getelementptr' 'out_pool_addr_265' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 5102 [2/2] (1.35ns)   --->   "%out_pool_load_265 = load i11 %out_pool_addr_265" [../src/matmul.cpp:94]   --->   Operation 5102 'load' 'out_pool_load_265' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 541 <SV = 539> <Delay = 4.70>
ST_541 : Operation 5103 [1/2] (1.35ns)   --->   "%out_pool_load_265 = load i11 %out_pool_addr_265" [../src/matmul.cpp:94]   --->   Operation 5103 'load' 'out_pool_load_265' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_541 : Operation 5104 [1/1] (0.00ns)   --->   "%bitcast_ln94_266 = bitcast i32 %out_pool_load_265" [../src/matmul.cpp:94]   --->   Operation 5104 'bitcast' 'bitcast_ln94_266' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 5105 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_266, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5105 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 5106 [1/1] (0.00ns)   --->   "%trunc_ln94_266 = trunc i32 %bitcast_ln94_266" [../src/matmul.cpp:94]   --->   Operation 5106 'trunc' 'trunc_ln94_266' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 5107 [1/1] (0.85ns)   --->   "%icmp_ln94_532 = icmp_ne  i8 %tmp_531, i8 255" [../src/matmul.cpp:94]   --->   Operation 5107 'icmp' 'icmp_ln94_532' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 5108 [1/1] (0.97ns)   --->   "%icmp_ln94_533 = icmp_eq  i23 %trunc_ln94_266, i23 0" [../src/matmul.cpp:94]   --->   Operation 5108 'icmp' 'icmp_ln94_533' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 5109 [2/2] (3.34ns)   --->   "%tmp_532 = fcmp_olt  i32 %out_pool_load_265, i32 0" [../src/matmul.cpp:94]   --->   Operation 5109 'fcmp' 'tmp_532' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 540> <Delay = 5.03>
ST_542 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_266)   --->   "%or_ln94_266 = or i1 %icmp_ln94_533, i1 %icmp_ln94_532" [../src/matmul.cpp:94]   --->   Operation 5110 'or' 'or_ln94_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 5111 [1/2] (3.34ns)   --->   "%tmp_532 = fcmp_olt  i32 %out_pool_load_265, i32 0" [../src/matmul.cpp:94]   --->   Operation 5111 'fcmp' 'tmp_532' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 5112 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_266 = and i1 %or_ln94_266, i1 %tmp_532" [../src/matmul.cpp:94]   --->   Operation 5112 'and' 'and_ln94_266' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 5113 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_266, void %._crit_edge410, void" [../src/matmul.cpp:94]   --->   Operation 5113 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 5114 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_265" [../src/matmul.cpp:95]   --->   Operation 5114 'store' 'store_ln95' <Predicate = (and_ln94_266)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_542 : Operation 5115 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge410" [../src/matmul.cpp:95]   --->   Operation 5115 'br' 'br_ln95' <Predicate = (and_ln94_266)> <Delay = 0.00>
ST_542 : Operation 5116 [1/1] (0.00ns)   --->   "%out_pool_addr_266 = getelementptr i32 %out_pool, i64 0, i64 267" [../src/matmul.cpp:94]   --->   Operation 5116 'getelementptr' 'out_pool_addr_266' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 5117 [2/2] (1.35ns)   --->   "%out_pool_load_266 = load i11 %out_pool_addr_266" [../src/matmul.cpp:94]   --->   Operation 5117 'load' 'out_pool_load_266' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 543 <SV = 541> <Delay = 4.70>
ST_543 : Operation 5118 [1/2] (1.35ns)   --->   "%out_pool_load_266 = load i11 %out_pool_addr_266" [../src/matmul.cpp:94]   --->   Operation 5118 'load' 'out_pool_load_266' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_543 : Operation 5119 [1/1] (0.00ns)   --->   "%bitcast_ln94_267 = bitcast i32 %out_pool_load_266" [../src/matmul.cpp:94]   --->   Operation 5119 'bitcast' 'bitcast_ln94_267' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_267, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5120 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5121 [1/1] (0.00ns)   --->   "%trunc_ln94_267 = trunc i32 %bitcast_ln94_267" [../src/matmul.cpp:94]   --->   Operation 5121 'trunc' 'trunc_ln94_267' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5122 [1/1] (0.85ns)   --->   "%icmp_ln94_534 = icmp_ne  i8 %tmp_533, i8 255" [../src/matmul.cpp:94]   --->   Operation 5122 'icmp' 'icmp_ln94_534' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 5123 [1/1] (0.97ns)   --->   "%icmp_ln94_535 = icmp_eq  i23 %trunc_ln94_267, i23 0" [../src/matmul.cpp:94]   --->   Operation 5123 'icmp' 'icmp_ln94_535' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 5124 [2/2] (3.34ns)   --->   "%tmp_534 = fcmp_olt  i32 %out_pool_load_266, i32 0" [../src/matmul.cpp:94]   --->   Operation 5124 'fcmp' 'tmp_534' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 542> <Delay = 5.03>
ST_544 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_267)   --->   "%or_ln94_267 = or i1 %icmp_ln94_535, i1 %icmp_ln94_534" [../src/matmul.cpp:94]   --->   Operation 5125 'or' 'or_ln94_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 5126 [1/2] (3.34ns)   --->   "%tmp_534 = fcmp_olt  i32 %out_pool_load_266, i32 0" [../src/matmul.cpp:94]   --->   Operation 5126 'fcmp' 'tmp_534' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 5127 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_267 = and i1 %or_ln94_267, i1 %tmp_534" [../src/matmul.cpp:94]   --->   Operation 5127 'and' 'and_ln94_267' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 5128 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_267, void %._crit_edge411, void" [../src/matmul.cpp:94]   --->   Operation 5128 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 5129 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_266" [../src/matmul.cpp:95]   --->   Operation 5129 'store' 'store_ln95' <Predicate = (and_ln94_267)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_544 : Operation 5130 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge411" [../src/matmul.cpp:95]   --->   Operation 5130 'br' 'br_ln95' <Predicate = (and_ln94_267)> <Delay = 0.00>
ST_544 : Operation 5131 [1/1] (0.00ns)   --->   "%out_pool_addr_267 = getelementptr i32 %out_pool, i64 0, i64 268" [../src/matmul.cpp:94]   --->   Operation 5131 'getelementptr' 'out_pool_addr_267' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 5132 [2/2] (1.35ns)   --->   "%out_pool_load_267 = load i11 %out_pool_addr_267" [../src/matmul.cpp:94]   --->   Operation 5132 'load' 'out_pool_load_267' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 545 <SV = 543> <Delay = 4.70>
ST_545 : Operation 5133 [1/2] (1.35ns)   --->   "%out_pool_load_267 = load i11 %out_pool_addr_267" [../src/matmul.cpp:94]   --->   Operation 5133 'load' 'out_pool_load_267' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_545 : Operation 5134 [1/1] (0.00ns)   --->   "%bitcast_ln94_268 = bitcast i32 %out_pool_load_267" [../src/matmul.cpp:94]   --->   Operation 5134 'bitcast' 'bitcast_ln94_268' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 5135 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_268, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5135 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 5136 [1/1] (0.00ns)   --->   "%trunc_ln94_268 = trunc i32 %bitcast_ln94_268" [../src/matmul.cpp:94]   --->   Operation 5136 'trunc' 'trunc_ln94_268' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 5137 [1/1] (0.85ns)   --->   "%icmp_ln94_536 = icmp_ne  i8 %tmp_535, i8 255" [../src/matmul.cpp:94]   --->   Operation 5137 'icmp' 'icmp_ln94_536' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 5138 [1/1] (0.97ns)   --->   "%icmp_ln94_537 = icmp_eq  i23 %trunc_ln94_268, i23 0" [../src/matmul.cpp:94]   --->   Operation 5138 'icmp' 'icmp_ln94_537' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 5139 [2/2] (3.34ns)   --->   "%tmp_536 = fcmp_olt  i32 %out_pool_load_267, i32 0" [../src/matmul.cpp:94]   --->   Operation 5139 'fcmp' 'tmp_536' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 544> <Delay = 5.03>
ST_546 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_268)   --->   "%or_ln94_268 = or i1 %icmp_ln94_537, i1 %icmp_ln94_536" [../src/matmul.cpp:94]   --->   Operation 5140 'or' 'or_ln94_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5141 [1/2] (3.34ns)   --->   "%tmp_536 = fcmp_olt  i32 %out_pool_load_267, i32 0" [../src/matmul.cpp:94]   --->   Operation 5141 'fcmp' 'tmp_536' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_268 = and i1 %or_ln94_268, i1 %tmp_536" [../src/matmul.cpp:94]   --->   Operation 5142 'and' 'and_ln94_268' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5143 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_268, void %._crit_edge412, void" [../src/matmul.cpp:94]   --->   Operation 5143 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5144 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_267" [../src/matmul.cpp:95]   --->   Operation 5144 'store' 'store_ln95' <Predicate = (and_ln94_268)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_546 : Operation 5145 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge412" [../src/matmul.cpp:95]   --->   Operation 5145 'br' 'br_ln95' <Predicate = (and_ln94_268)> <Delay = 0.00>
ST_546 : Operation 5146 [1/1] (0.00ns)   --->   "%out_pool_addr_268 = getelementptr i32 %out_pool, i64 0, i64 269" [../src/matmul.cpp:94]   --->   Operation 5146 'getelementptr' 'out_pool_addr_268' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5147 [2/2] (1.35ns)   --->   "%out_pool_load_268 = load i11 %out_pool_addr_268" [../src/matmul.cpp:94]   --->   Operation 5147 'load' 'out_pool_load_268' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 547 <SV = 545> <Delay = 4.70>
ST_547 : Operation 5148 [1/2] (1.35ns)   --->   "%out_pool_load_268 = load i11 %out_pool_addr_268" [../src/matmul.cpp:94]   --->   Operation 5148 'load' 'out_pool_load_268' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_547 : Operation 5149 [1/1] (0.00ns)   --->   "%bitcast_ln94_269 = bitcast i32 %out_pool_load_268" [../src/matmul.cpp:94]   --->   Operation 5149 'bitcast' 'bitcast_ln94_269' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5150 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_269, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5150 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5151 [1/1] (0.00ns)   --->   "%trunc_ln94_269 = trunc i32 %bitcast_ln94_269" [../src/matmul.cpp:94]   --->   Operation 5151 'trunc' 'trunc_ln94_269' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5152 [1/1] (0.85ns)   --->   "%icmp_ln94_538 = icmp_ne  i8 %tmp_537, i8 255" [../src/matmul.cpp:94]   --->   Operation 5152 'icmp' 'icmp_ln94_538' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5153 [1/1] (0.97ns)   --->   "%icmp_ln94_539 = icmp_eq  i23 %trunc_ln94_269, i23 0" [../src/matmul.cpp:94]   --->   Operation 5153 'icmp' 'icmp_ln94_539' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5154 [2/2] (3.34ns)   --->   "%tmp_538 = fcmp_olt  i32 %out_pool_load_268, i32 0" [../src/matmul.cpp:94]   --->   Operation 5154 'fcmp' 'tmp_538' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 546> <Delay = 5.03>
ST_548 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_269)   --->   "%or_ln94_269 = or i1 %icmp_ln94_539, i1 %icmp_ln94_538" [../src/matmul.cpp:94]   --->   Operation 5155 'or' 'or_ln94_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5156 [1/2] (3.34ns)   --->   "%tmp_538 = fcmp_olt  i32 %out_pool_load_268, i32 0" [../src/matmul.cpp:94]   --->   Operation 5156 'fcmp' 'tmp_538' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_269 = and i1 %or_ln94_269, i1 %tmp_538" [../src/matmul.cpp:94]   --->   Operation 5157 'and' 'and_ln94_269' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5158 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_269, void %._crit_edge413, void" [../src/matmul.cpp:94]   --->   Operation 5158 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5159 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_268" [../src/matmul.cpp:95]   --->   Operation 5159 'store' 'store_ln95' <Predicate = (and_ln94_269)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_548 : Operation 5160 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge413" [../src/matmul.cpp:95]   --->   Operation 5160 'br' 'br_ln95' <Predicate = (and_ln94_269)> <Delay = 0.00>
ST_548 : Operation 5161 [1/1] (0.00ns)   --->   "%out_pool_addr_269 = getelementptr i32 %out_pool, i64 0, i64 270" [../src/matmul.cpp:94]   --->   Operation 5161 'getelementptr' 'out_pool_addr_269' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5162 [2/2] (1.35ns)   --->   "%out_pool_load_269 = load i11 %out_pool_addr_269" [../src/matmul.cpp:94]   --->   Operation 5162 'load' 'out_pool_load_269' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 549 <SV = 547> <Delay = 4.70>
ST_549 : Operation 5163 [1/2] (1.35ns)   --->   "%out_pool_load_269 = load i11 %out_pool_addr_269" [../src/matmul.cpp:94]   --->   Operation 5163 'load' 'out_pool_load_269' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_549 : Operation 5164 [1/1] (0.00ns)   --->   "%bitcast_ln94_270 = bitcast i32 %out_pool_load_269" [../src/matmul.cpp:94]   --->   Operation 5164 'bitcast' 'bitcast_ln94_270' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5165 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_270, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5165 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5166 [1/1] (0.00ns)   --->   "%trunc_ln94_270 = trunc i32 %bitcast_ln94_270" [../src/matmul.cpp:94]   --->   Operation 5166 'trunc' 'trunc_ln94_270' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5167 [1/1] (0.85ns)   --->   "%icmp_ln94_540 = icmp_ne  i8 %tmp_539, i8 255" [../src/matmul.cpp:94]   --->   Operation 5167 'icmp' 'icmp_ln94_540' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5168 [1/1] (0.97ns)   --->   "%icmp_ln94_541 = icmp_eq  i23 %trunc_ln94_270, i23 0" [../src/matmul.cpp:94]   --->   Operation 5168 'icmp' 'icmp_ln94_541' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5169 [2/2] (3.34ns)   --->   "%tmp_540 = fcmp_olt  i32 %out_pool_load_269, i32 0" [../src/matmul.cpp:94]   --->   Operation 5169 'fcmp' 'tmp_540' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 548> <Delay = 5.03>
ST_550 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_270)   --->   "%or_ln94_270 = or i1 %icmp_ln94_541, i1 %icmp_ln94_540" [../src/matmul.cpp:94]   --->   Operation 5170 'or' 'or_ln94_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5171 [1/2] (3.34ns)   --->   "%tmp_540 = fcmp_olt  i32 %out_pool_load_269, i32 0" [../src/matmul.cpp:94]   --->   Operation 5171 'fcmp' 'tmp_540' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5172 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_270 = and i1 %or_ln94_270, i1 %tmp_540" [../src/matmul.cpp:94]   --->   Operation 5172 'and' 'and_ln94_270' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5173 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_270, void %._crit_edge414, void" [../src/matmul.cpp:94]   --->   Operation 5173 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 5174 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_269" [../src/matmul.cpp:95]   --->   Operation 5174 'store' 'store_ln95' <Predicate = (and_ln94_270)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_550 : Operation 5175 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge414" [../src/matmul.cpp:95]   --->   Operation 5175 'br' 'br_ln95' <Predicate = (and_ln94_270)> <Delay = 0.00>
ST_550 : Operation 5176 [1/1] (0.00ns)   --->   "%out_pool_addr_270 = getelementptr i32 %out_pool, i64 0, i64 271" [../src/matmul.cpp:94]   --->   Operation 5176 'getelementptr' 'out_pool_addr_270' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 5177 [2/2] (1.35ns)   --->   "%out_pool_load_270 = load i11 %out_pool_addr_270" [../src/matmul.cpp:94]   --->   Operation 5177 'load' 'out_pool_load_270' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 551 <SV = 549> <Delay = 4.70>
ST_551 : Operation 5178 [1/2] (1.35ns)   --->   "%out_pool_load_270 = load i11 %out_pool_addr_270" [../src/matmul.cpp:94]   --->   Operation 5178 'load' 'out_pool_load_270' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_551 : Operation 5179 [1/1] (0.00ns)   --->   "%bitcast_ln94_271 = bitcast i32 %out_pool_load_270" [../src/matmul.cpp:94]   --->   Operation 5179 'bitcast' 'bitcast_ln94_271' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 5180 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_271, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5180 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 5181 [1/1] (0.00ns)   --->   "%trunc_ln94_271 = trunc i32 %bitcast_ln94_271" [../src/matmul.cpp:94]   --->   Operation 5181 'trunc' 'trunc_ln94_271' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 5182 [1/1] (0.85ns)   --->   "%icmp_ln94_542 = icmp_ne  i8 %tmp_541, i8 255" [../src/matmul.cpp:94]   --->   Operation 5182 'icmp' 'icmp_ln94_542' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 5183 [1/1] (0.97ns)   --->   "%icmp_ln94_543 = icmp_eq  i23 %trunc_ln94_271, i23 0" [../src/matmul.cpp:94]   --->   Operation 5183 'icmp' 'icmp_ln94_543' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 5184 [2/2] (3.34ns)   --->   "%tmp_542 = fcmp_olt  i32 %out_pool_load_270, i32 0" [../src/matmul.cpp:94]   --->   Operation 5184 'fcmp' 'tmp_542' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 550> <Delay = 5.03>
ST_552 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_271)   --->   "%or_ln94_271 = or i1 %icmp_ln94_543, i1 %icmp_ln94_542" [../src/matmul.cpp:94]   --->   Operation 5185 'or' 'or_ln94_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 5186 [1/2] (3.34ns)   --->   "%tmp_542 = fcmp_olt  i32 %out_pool_load_270, i32 0" [../src/matmul.cpp:94]   --->   Operation 5186 'fcmp' 'tmp_542' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 5187 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_271 = and i1 %or_ln94_271, i1 %tmp_542" [../src/matmul.cpp:94]   --->   Operation 5187 'and' 'and_ln94_271' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 5188 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_271, void %._crit_edge415, void" [../src/matmul.cpp:94]   --->   Operation 5188 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 5189 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_270" [../src/matmul.cpp:95]   --->   Operation 5189 'store' 'store_ln95' <Predicate = (and_ln94_271)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_552 : Operation 5190 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge415" [../src/matmul.cpp:95]   --->   Operation 5190 'br' 'br_ln95' <Predicate = (and_ln94_271)> <Delay = 0.00>
ST_552 : Operation 5191 [1/1] (0.00ns)   --->   "%out_pool_addr_271 = getelementptr i32 %out_pool, i64 0, i64 272" [../src/matmul.cpp:94]   --->   Operation 5191 'getelementptr' 'out_pool_addr_271' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 5192 [2/2] (1.35ns)   --->   "%out_pool_load_271 = load i11 %out_pool_addr_271" [../src/matmul.cpp:94]   --->   Operation 5192 'load' 'out_pool_load_271' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 553 <SV = 551> <Delay = 4.70>
ST_553 : Operation 5193 [1/2] (1.35ns)   --->   "%out_pool_load_271 = load i11 %out_pool_addr_271" [../src/matmul.cpp:94]   --->   Operation 5193 'load' 'out_pool_load_271' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_553 : Operation 5194 [1/1] (0.00ns)   --->   "%bitcast_ln94_272 = bitcast i32 %out_pool_load_271" [../src/matmul.cpp:94]   --->   Operation 5194 'bitcast' 'bitcast_ln94_272' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5195 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_272, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5195 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5196 [1/1] (0.00ns)   --->   "%trunc_ln94_272 = trunc i32 %bitcast_ln94_272" [../src/matmul.cpp:94]   --->   Operation 5196 'trunc' 'trunc_ln94_272' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5197 [1/1] (0.85ns)   --->   "%icmp_ln94_544 = icmp_ne  i8 %tmp_543, i8 255" [../src/matmul.cpp:94]   --->   Operation 5197 'icmp' 'icmp_ln94_544' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5198 [1/1] (0.97ns)   --->   "%icmp_ln94_545 = icmp_eq  i23 %trunc_ln94_272, i23 0" [../src/matmul.cpp:94]   --->   Operation 5198 'icmp' 'icmp_ln94_545' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5199 [2/2] (3.34ns)   --->   "%tmp_544 = fcmp_olt  i32 %out_pool_load_271, i32 0" [../src/matmul.cpp:94]   --->   Operation 5199 'fcmp' 'tmp_544' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 552> <Delay = 5.03>
ST_554 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_272)   --->   "%or_ln94_272 = or i1 %icmp_ln94_545, i1 %icmp_ln94_544" [../src/matmul.cpp:94]   --->   Operation 5200 'or' 'or_ln94_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5201 [1/2] (3.34ns)   --->   "%tmp_544 = fcmp_olt  i32 %out_pool_load_271, i32 0" [../src/matmul.cpp:94]   --->   Operation 5201 'fcmp' 'tmp_544' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5202 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_272 = and i1 %or_ln94_272, i1 %tmp_544" [../src/matmul.cpp:94]   --->   Operation 5202 'and' 'and_ln94_272' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5203 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_272, void %._crit_edge416, void" [../src/matmul.cpp:94]   --->   Operation 5203 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 5204 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_271" [../src/matmul.cpp:95]   --->   Operation 5204 'store' 'store_ln95' <Predicate = (and_ln94_272)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_554 : Operation 5205 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge416" [../src/matmul.cpp:95]   --->   Operation 5205 'br' 'br_ln95' <Predicate = (and_ln94_272)> <Delay = 0.00>
ST_554 : Operation 5206 [1/1] (0.00ns)   --->   "%out_pool_addr_272 = getelementptr i32 %out_pool, i64 0, i64 273" [../src/matmul.cpp:94]   --->   Operation 5206 'getelementptr' 'out_pool_addr_272' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 5207 [2/2] (1.35ns)   --->   "%out_pool_load_272 = load i11 %out_pool_addr_272" [../src/matmul.cpp:94]   --->   Operation 5207 'load' 'out_pool_load_272' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 555 <SV = 553> <Delay = 4.70>
ST_555 : Operation 5208 [1/2] (1.35ns)   --->   "%out_pool_load_272 = load i11 %out_pool_addr_272" [../src/matmul.cpp:94]   --->   Operation 5208 'load' 'out_pool_load_272' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_555 : Operation 5209 [1/1] (0.00ns)   --->   "%bitcast_ln94_273 = bitcast i32 %out_pool_load_272" [../src/matmul.cpp:94]   --->   Operation 5209 'bitcast' 'bitcast_ln94_273' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_273, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5210 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 5211 [1/1] (0.00ns)   --->   "%trunc_ln94_273 = trunc i32 %bitcast_ln94_273" [../src/matmul.cpp:94]   --->   Operation 5211 'trunc' 'trunc_ln94_273' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 5212 [1/1] (0.85ns)   --->   "%icmp_ln94_546 = icmp_ne  i8 %tmp_545, i8 255" [../src/matmul.cpp:94]   --->   Operation 5212 'icmp' 'icmp_ln94_546' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 5213 [1/1] (0.97ns)   --->   "%icmp_ln94_547 = icmp_eq  i23 %trunc_ln94_273, i23 0" [../src/matmul.cpp:94]   --->   Operation 5213 'icmp' 'icmp_ln94_547' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 5214 [2/2] (3.34ns)   --->   "%tmp_546 = fcmp_olt  i32 %out_pool_load_272, i32 0" [../src/matmul.cpp:94]   --->   Operation 5214 'fcmp' 'tmp_546' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 554> <Delay = 5.03>
ST_556 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_273)   --->   "%or_ln94_273 = or i1 %icmp_ln94_547, i1 %icmp_ln94_546" [../src/matmul.cpp:94]   --->   Operation 5215 'or' 'or_ln94_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 5216 [1/2] (3.34ns)   --->   "%tmp_546 = fcmp_olt  i32 %out_pool_load_272, i32 0" [../src/matmul.cpp:94]   --->   Operation 5216 'fcmp' 'tmp_546' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 5217 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_273 = and i1 %or_ln94_273, i1 %tmp_546" [../src/matmul.cpp:94]   --->   Operation 5217 'and' 'and_ln94_273' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 5218 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_273, void %._crit_edge417, void" [../src/matmul.cpp:94]   --->   Operation 5218 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_556 : Operation 5219 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_272" [../src/matmul.cpp:95]   --->   Operation 5219 'store' 'store_ln95' <Predicate = (and_ln94_273)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_556 : Operation 5220 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge417" [../src/matmul.cpp:95]   --->   Operation 5220 'br' 'br_ln95' <Predicate = (and_ln94_273)> <Delay = 0.00>
ST_556 : Operation 5221 [1/1] (0.00ns)   --->   "%out_pool_addr_273 = getelementptr i32 %out_pool, i64 0, i64 274" [../src/matmul.cpp:94]   --->   Operation 5221 'getelementptr' 'out_pool_addr_273' <Predicate = true> <Delay = 0.00>
ST_556 : Operation 5222 [2/2] (1.35ns)   --->   "%out_pool_load_273 = load i11 %out_pool_addr_273" [../src/matmul.cpp:94]   --->   Operation 5222 'load' 'out_pool_load_273' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 557 <SV = 555> <Delay = 4.70>
ST_557 : Operation 5223 [1/2] (1.35ns)   --->   "%out_pool_load_273 = load i11 %out_pool_addr_273" [../src/matmul.cpp:94]   --->   Operation 5223 'load' 'out_pool_load_273' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_557 : Operation 5224 [1/1] (0.00ns)   --->   "%bitcast_ln94_274 = bitcast i32 %out_pool_load_273" [../src/matmul.cpp:94]   --->   Operation 5224 'bitcast' 'bitcast_ln94_274' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5225 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_274, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5225 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5226 [1/1] (0.00ns)   --->   "%trunc_ln94_274 = trunc i32 %bitcast_ln94_274" [../src/matmul.cpp:94]   --->   Operation 5226 'trunc' 'trunc_ln94_274' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5227 [1/1] (0.85ns)   --->   "%icmp_ln94_548 = icmp_ne  i8 %tmp_547, i8 255" [../src/matmul.cpp:94]   --->   Operation 5227 'icmp' 'icmp_ln94_548' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5228 [1/1] (0.97ns)   --->   "%icmp_ln94_549 = icmp_eq  i23 %trunc_ln94_274, i23 0" [../src/matmul.cpp:94]   --->   Operation 5228 'icmp' 'icmp_ln94_549' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5229 [2/2] (3.34ns)   --->   "%tmp_548 = fcmp_olt  i32 %out_pool_load_273, i32 0" [../src/matmul.cpp:94]   --->   Operation 5229 'fcmp' 'tmp_548' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 556> <Delay = 5.03>
ST_558 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_274)   --->   "%or_ln94_274 = or i1 %icmp_ln94_549, i1 %icmp_ln94_548" [../src/matmul.cpp:94]   --->   Operation 5230 'or' 'or_ln94_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5231 [1/2] (3.34ns)   --->   "%tmp_548 = fcmp_olt  i32 %out_pool_load_273, i32 0" [../src/matmul.cpp:94]   --->   Operation 5231 'fcmp' 'tmp_548' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5232 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_274 = and i1 %or_ln94_274, i1 %tmp_548" [../src/matmul.cpp:94]   --->   Operation 5232 'and' 'and_ln94_274' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5233 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_274, void %._crit_edge418, void" [../src/matmul.cpp:94]   --->   Operation 5233 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 5234 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_273" [../src/matmul.cpp:95]   --->   Operation 5234 'store' 'store_ln95' <Predicate = (and_ln94_274)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_558 : Operation 5235 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge418" [../src/matmul.cpp:95]   --->   Operation 5235 'br' 'br_ln95' <Predicate = (and_ln94_274)> <Delay = 0.00>
ST_558 : Operation 5236 [1/1] (0.00ns)   --->   "%out_pool_addr_274 = getelementptr i32 %out_pool, i64 0, i64 275" [../src/matmul.cpp:94]   --->   Operation 5236 'getelementptr' 'out_pool_addr_274' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 5237 [2/2] (1.35ns)   --->   "%out_pool_load_274 = load i11 %out_pool_addr_274" [../src/matmul.cpp:94]   --->   Operation 5237 'load' 'out_pool_load_274' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 559 <SV = 557> <Delay = 4.70>
ST_559 : Operation 5238 [1/2] (1.35ns)   --->   "%out_pool_load_274 = load i11 %out_pool_addr_274" [../src/matmul.cpp:94]   --->   Operation 5238 'load' 'out_pool_load_274' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_559 : Operation 5239 [1/1] (0.00ns)   --->   "%bitcast_ln94_275 = bitcast i32 %out_pool_load_274" [../src/matmul.cpp:94]   --->   Operation 5239 'bitcast' 'bitcast_ln94_275' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 5240 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_275, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5240 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 5241 [1/1] (0.00ns)   --->   "%trunc_ln94_275 = trunc i32 %bitcast_ln94_275" [../src/matmul.cpp:94]   --->   Operation 5241 'trunc' 'trunc_ln94_275' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 5242 [1/1] (0.85ns)   --->   "%icmp_ln94_550 = icmp_ne  i8 %tmp_549, i8 255" [../src/matmul.cpp:94]   --->   Operation 5242 'icmp' 'icmp_ln94_550' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 5243 [1/1] (0.97ns)   --->   "%icmp_ln94_551 = icmp_eq  i23 %trunc_ln94_275, i23 0" [../src/matmul.cpp:94]   --->   Operation 5243 'icmp' 'icmp_ln94_551' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 5244 [2/2] (3.34ns)   --->   "%tmp_550 = fcmp_olt  i32 %out_pool_load_274, i32 0" [../src/matmul.cpp:94]   --->   Operation 5244 'fcmp' 'tmp_550' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 558> <Delay = 5.03>
ST_560 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_275)   --->   "%or_ln94_275 = or i1 %icmp_ln94_551, i1 %icmp_ln94_550" [../src/matmul.cpp:94]   --->   Operation 5245 'or' 'or_ln94_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 5246 [1/2] (3.34ns)   --->   "%tmp_550 = fcmp_olt  i32 %out_pool_load_274, i32 0" [../src/matmul.cpp:94]   --->   Operation 5246 'fcmp' 'tmp_550' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 5247 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_275 = and i1 %or_ln94_275, i1 %tmp_550" [../src/matmul.cpp:94]   --->   Operation 5247 'and' 'and_ln94_275' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 5248 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_275, void %._crit_edge419, void" [../src/matmul.cpp:94]   --->   Operation 5248 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 5249 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_274" [../src/matmul.cpp:95]   --->   Operation 5249 'store' 'store_ln95' <Predicate = (and_ln94_275)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_560 : Operation 5250 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge419" [../src/matmul.cpp:95]   --->   Operation 5250 'br' 'br_ln95' <Predicate = (and_ln94_275)> <Delay = 0.00>
ST_560 : Operation 5251 [1/1] (0.00ns)   --->   "%out_pool_addr_275 = getelementptr i32 %out_pool, i64 0, i64 276" [../src/matmul.cpp:94]   --->   Operation 5251 'getelementptr' 'out_pool_addr_275' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 5252 [2/2] (1.35ns)   --->   "%out_pool_load_275 = load i11 %out_pool_addr_275" [../src/matmul.cpp:94]   --->   Operation 5252 'load' 'out_pool_load_275' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 561 <SV = 559> <Delay = 4.70>
ST_561 : Operation 5253 [1/2] (1.35ns)   --->   "%out_pool_load_275 = load i11 %out_pool_addr_275" [../src/matmul.cpp:94]   --->   Operation 5253 'load' 'out_pool_load_275' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_561 : Operation 5254 [1/1] (0.00ns)   --->   "%bitcast_ln94_276 = bitcast i32 %out_pool_load_275" [../src/matmul.cpp:94]   --->   Operation 5254 'bitcast' 'bitcast_ln94_276' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5255 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_276, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5255 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5256 [1/1] (0.00ns)   --->   "%trunc_ln94_276 = trunc i32 %bitcast_ln94_276" [../src/matmul.cpp:94]   --->   Operation 5256 'trunc' 'trunc_ln94_276' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5257 [1/1] (0.85ns)   --->   "%icmp_ln94_552 = icmp_ne  i8 %tmp_551, i8 255" [../src/matmul.cpp:94]   --->   Operation 5257 'icmp' 'icmp_ln94_552' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5258 [1/1] (0.97ns)   --->   "%icmp_ln94_553 = icmp_eq  i23 %trunc_ln94_276, i23 0" [../src/matmul.cpp:94]   --->   Operation 5258 'icmp' 'icmp_ln94_553' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5259 [2/2] (3.34ns)   --->   "%tmp_552 = fcmp_olt  i32 %out_pool_load_275, i32 0" [../src/matmul.cpp:94]   --->   Operation 5259 'fcmp' 'tmp_552' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 560> <Delay = 5.03>
ST_562 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_276)   --->   "%or_ln94_276 = or i1 %icmp_ln94_553, i1 %icmp_ln94_552" [../src/matmul.cpp:94]   --->   Operation 5260 'or' 'or_ln94_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5261 [1/2] (3.34ns)   --->   "%tmp_552 = fcmp_olt  i32 %out_pool_load_275, i32 0" [../src/matmul.cpp:94]   --->   Operation 5261 'fcmp' 'tmp_552' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5262 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_276 = and i1 %or_ln94_276, i1 %tmp_552" [../src/matmul.cpp:94]   --->   Operation 5262 'and' 'and_ln94_276' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5263 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_276, void %._crit_edge420, void" [../src/matmul.cpp:94]   --->   Operation 5263 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 5264 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_275" [../src/matmul.cpp:95]   --->   Operation 5264 'store' 'store_ln95' <Predicate = (and_ln94_276)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_562 : Operation 5265 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge420" [../src/matmul.cpp:95]   --->   Operation 5265 'br' 'br_ln95' <Predicate = (and_ln94_276)> <Delay = 0.00>
ST_562 : Operation 5266 [1/1] (0.00ns)   --->   "%out_pool_addr_276 = getelementptr i32 %out_pool, i64 0, i64 277" [../src/matmul.cpp:94]   --->   Operation 5266 'getelementptr' 'out_pool_addr_276' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 5267 [2/2] (1.35ns)   --->   "%out_pool_load_276 = load i11 %out_pool_addr_276" [../src/matmul.cpp:94]   --->   Operation 5267 'load' 'out_pool_load_276' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 563 <SV = 561> <Delay = 4.70>
ST_563 : Operation 5268 [1/2] (1.35ns)   --->   "%out_pool_load_276 = load i11 %out_pool_addr_276" [../src/matmul.cpp:94]   --->   Operation 5268 'load' 'out_pool_load_276' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_563 : Operation 5269 [1/1] (0.00ns)   --->   "%bitcast_ln94_277 = bitcast i32 %out_pool_load_276" [../src/matmul.cpp:94]   --->   Operation 5269 'bitcast' 'bitcast_ln94_277' <Predicate = true> <Delay = 0.00>
ST_563 : Operation 5270 [1/1] (0.00ns)   --->   "%tmp_553 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_277, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5270 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_563 : Operation 5271 [1/1] (0.00ns)   --->   "%trunc_ln94_277 = trunc i32 %bitcast_ln94_277" [../src/matmul.cpp:94]   --->   Operation 5271 'trunc' 'trunc_ln94_277' <Predicate = true> <Delay = 0.00>
ST_563 : Operation 5272 [1/1] (0.85ns)   --->   "%icmp_ln94_554 = icmp_ne  i8 %tmp_553, i8 255" [../src/matmul.cpp:94]   --->   Operation 5272 'icmp' 'icmp_ln94_554' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 5273 [1/1] (0.97ns)   --->   "%icmp_ln94_555 = icmp_eq  i23 %trunc_ln94_277, i23 0" [../src/matmul.cpp:94]   --->   Operation 5273 'icmp' 'icmp_ln94_555' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 5274 [2/2] (3.34ns)   --->   "%tmp_554 = fcmp_olt  i32 %out_pool_load_276, i32 0" [../src/matmul.cpp:94]   --->   Operation 5274 'fcmp' 'tmp_554' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 562> <Delay = 5.03>
ST_564 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_277)   --->   "%or_ln94_277 = or i1 %icmp_ln94_555, i1 %icmp_ln94_554" [../src/matmul.cpp:94]   --->   Operation 5275 'or' 'or_ln94_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 5276 [1/2] (3.34ns)   --->   "%tmp_554 = fcmp_olt  i32 %out_pool_load_276, i32 0" [../src/matmul.cpp:94]   --->   Operation 5276 'fcmp' 'tmp_554' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 5277 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_277 = and i1 %or_ln94_277, i1 %tmp_554" [../src/matmul.cpp:94]   --->   Operation 5277 'and' 'and_ln94_277' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 5278 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_277, void %._crit_edge421, void" [../src/matmul.cpp:94]   --->   Operation 5278 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 5279 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_276" [../src/matmul.cpp:95]   --->   Operation 5279 'store' 'store_ln95' <Predicate = (and_ln94_277)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_564 : Operation 5280 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge421" [../src/matmul.cpp:95]   --->   Operation 5280 'br' 'br_ln95' <Predicate = (and_ln94_277)> <Delay = 0.00>
ST_564 : Operation 5281 [1/1] (0.00ns)   --->   "%out_pool_addr_277 = getelementptr i32 %out_pool, i64 0, i64 278" [../src/matmul.cpp:94]   --->   Operation 5281 'getelementptr' 'out_pool_addr_277' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 5282 [2/2] (1.35ns)   --->   "%out_pool_load_277 = load i11 %out_pool_addr_277" [../src/matmul.cpp:94]   --->   Operation 5282 'load' 'out_pool_load_277' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 565 <SV = 563> <Delay = 4.70>
ST_565 : Operation 5283 [1/2] (1.35ns)   --->   "%out_pool_load_277 = load i11 %out_pool_addr_277" [../src/matmul.cpp:94]   --->   Operation 5283 'load' 'out_pool_load_277' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_565 : Operation 5284 [1/1] (0.00ns)   --->   "%bitcast_ln94_278 = bitcast i32 %out_pool_load_277" [../src/matmul.cpp:94]   --->   Operation 5284 'bitcast' 'bitcast_ln94_278' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5285 [1/1] (0.00ns)   --->   "%tmp_555 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_278, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5285 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5286 [1/1] (0.00ns)   --->   "%trunc_ln94_278 = trunc i32 %bitcast_ln94_278" [../src/matmul.cpp:94]   --->   Operation 5286 'trunc' 'trunc_ln94_278' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5287 [1/1] (0.85ns)   --->   "%icmp_ln94_556 = icmp_ne  i8 %tmp_555, i8 255" [../src/matmul.cpp:94]   --->   Operation 5287 'icmp' 'icmp_ln94_556' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5288 [1/1] (0.97ns)   --->   "%icmp_ln94_557 = icmp_eq  i23 %trunc_ln94_278, i23 0" [../src/matmul.cpp:94]   --->   Operation 5288 'icmp' 'icmp_ln94_557' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5289 [2/2] (3.34ns)   --->   "%tmp_556 = fcmp_olt  i32 %out_pool_load_277, i32 0" [../src/matmul.cpp:94]   --->   Operation 5289 'fcmp' 'tmp_556' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 564> <Delay = 5.03>
ST_566 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_278)   --->   "%or_ln94_278 = or i1 %icmp_ln94_557, i1 %icmp_ln94_556" [../src/matmul.cpp:94]   --->   Operation 5290 'or' 'or_ln94_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5291 [1/2] (3.34ns)   --->   "%tmp_556 = fcmp_olt  i32 %out_pool_load_277, i32 0" [../src/matmul.cpp:94]   --->   Operation 5291 'fcmp' 'tmp_556' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5292 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_278 = and i1 %or_ln94_278, i1 %tmp_556" [../src/matmul.cpp:94]   --->   Operation 5292 'and' 'and_ln94_278' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5293 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_278, void %._crit_edge422, void" [../src/matmul.cpp:94]   --->   Operation 5293 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 5294 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_277" [../src/matmul.cpp:95]   --->   Operation 5294 'store' 'store_ln95' <Predicate = (and_ln94_278)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_566 : Operation 5295 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge422" [../src/matmul.cpp:95]   --->   Operation 5295 'br' 'br_ln95' <Predicate = (and_ln94_278)> <Delay = 0.00>
ST_566 : Operation 5296 [1/1] (0.00ns)   --->   "%out_pool_addr_278 = getelementptr i32 %out_pool, i64 0, i64 279" [../src/matmul.cpp:94]   --->   Operation 5296 'getelementptr' 'out_pool_addr_278' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 5297 [2/2] (1.35ns)   --->   "%out_pool_load_278 = load i11 %out_pool_addr_278" [../src/matmul.cpp:94]   --->   Operation 5297 'load' 'out_pool_load_278' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 567 <SV = 565> <Delay = 4.70>
ST_567 : Operation 5298 [1/2] (1.35ns)   --->   "%out_pool_load_278 = load i11 %out_pool_addr_278" [../src/matmul.cpp:94]   --->   Operation 5298 'load' 'out_pool_load_278' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_567 : Operation 5299 [1/1] (0.00ns)   --->   "%bitcast_ln94_279 = bitcast i32 %out_pool_load_278" [../src/matmul.cpp:94]   --->   Operation 5299 'bitcast' 'bitcast_ln94_279' <Predicate = true> <Delay = 0.00>
ST_567 : Operation 5300 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_279, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5300 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_567 : Operation 5301 [1/1] (0.00ns)   --->   "%trunc_ln94_279 = trunc i32 %bitcast_ln94_279" [../src/matmul.cpp:94]   --->   Operation 5301 'trunc' 'trunc_ln94_279' <Predicate = true> <Delay = 0.00>
ST_567 : Operation 5302 [1/1] (0.85ns)   --->   "%icmp_ln94_558 = icmp_ne  i8 %tmp_557, i8 255" [../src/matmul.cpp:94]   --->   Operation 5302 'icmp' 'icmp_ln94_558' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 5303 [1/1] (0.97ns)   --->   "%icmp_ln94_559 = icmp_eq  i23 %trunc_ln94_279, i23 0" [../src/matmul.cpp:94]   --->   Operation 5303 'icmp' 'icmp_ln94_559' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 5304 [2/2] (3.34ns)   --->   "%tmp_558 = fcmp_olt  i32 %out_pool_load_278, i32 0" [../src/matmul.cpp:94]   --->   Operation 5304 'fcmp' 'tmp_558' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 566> <Delay = 5.03>
ST_568 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_279)   --->   "%or_ln94_279 = or i1 %icmp_ln94_559, i1 %icmp_ln94_558" [../src/matmul.cpp:94]   --->   Operation 5305 'or' 'or_ln94_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 5306 [1/2] (3.34ns)   --->   "%tmp_558 = fcmp_olt  i32 %out_pool_load_278, i32 0" [../src/matmul.cpp:94]   --->   Operation 5306 'fcmp' 'tmp_558' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 5307 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_279 = and i1 %or_ln94_279, i1 %tmp_558" [../src/matmul.cpp:94]   --->   Operation 5307 'and' 'and_ln94_279' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 5308 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_279, void %._crit_edge423, void" [../src/matmul.cpp:94]   --->   Operation 5308 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 5309 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_278" [../src/matmul.cpp:95]   --->   Operation 5309 'store' 'store_ln95' <Predicate = (and_ln94_279)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_568 : Operation 5310 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge423" [../src/matmul.cpp:95]   --->   Operation 5310 'br' 'br_ln95' <Predicate = (and_ln94_279)> <Delay = 0.00>
ST_568 : Operation 5311 [1/1] (0.00ns)   --->   "%out_pool_addr_279 = getelementptr i32 %out_pool, i64 0, i64 280" [../src/matmul.cpp:94]   --->   Operation 5311 'getelementptr' 'out_pool_addr_279' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 5312 [2/2] (1.35ns)   --->   "%out_pool_load_279 = load i11 %out_pool_addr_279" [../src/matmul.cpp:94]   --->   Operation 5312 'load' 'out_pool_load_279' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 569 <SV = 567> <Delay = 4.70>
ST_569 : Operation 5313 [1/2] (1.35ns)   --->   "%out_pool_load_279 = load i11 %out_pool_addr_279" [../src/matmul.cpp:94]   --->   Operation 5313 'load' 'out_pool_load_279' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_569 : Operation 5314 [1/1] (0.00ns)   --->   "%bitcast_ln94_280 = bitcast i32 %out_pool_load_279" [../src/matmul.cpp:94]   --->   Operation 5314 'bitcast' 'bitcast_ln94_280' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5315 [1/1] (0.00ns)   --->   "%tmp_559 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_280, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5315 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5316 [1/1] (0.00ns)   --->   "%trunc_ln94_280 = trunc i32 %bitcast_ln94_280" [../src/matmul.cpp:94]   --->   Operation 5316 'trunc' 'trunc_ln94_280' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5317 [1/1] (0.85ns)   --->   "%icmp_ln94_560 = icmp_ne  i8 %tmp_559, i8 255" [../src/matmul.cpp:94]   --->   Operation 5317 'icmp' 'icmp_ln94_560' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5318 [1/1] (0.97ns)   --->   "%icmp_ln94_561 = icmp_eq  i23 %trunc_ln94_280, i23 0" [../src/matmul.cpp:94]   --->   Operation 5318 'icmp' 'icmp_ln94_561' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5319 [2/2] (3.34ns)   --->   "%tmp_560 = fcmp_olt  i32 %out_pool_load_279, i32 0" [../src/matmul.cpp:94]   --->   Operation 5319 'fcmp' 'tmp_560' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 568> <Delay = 5.03>
ST_570 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_280)   --->   "%or_ln94_280 = or i1 %icmp_ln94_561, i1 %icmp_ln94_560" [../src/matmul.cpp:94]   --->   Operation 5320 'or' 'or_ln94_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5321 [1/2] (3.34ns)   --->   "%tmp_560 = fcmp_olt  i32 %out_pool_load_279, i32 0" [../src/matmul.cpp:94]   --->   Operation 5321 'fcmp' 'tmp_560' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_280 = and i1 %or_ln94_280, i1 %tmp_560" [../src/matmul.cpp:94]   --->   Operation 5322 'and' 'and_ln94_280' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5323 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_280, void %._crit_edge424, void" [../src/matmul.cpp:94]   --->   Operation 5323 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 5324 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_279" [../src/matmul.cpp:95]   --->   Operation 5324 'store' 'store_ln95' <Predicate = (and_ln94_280)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_570 : Operation 5325 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge424" [../src/matmul.cpp:95]   --->   Operation 5325 'br' 'br_ln95' <Predicate = (and_ln94_280)> <Delay = 0.00>
ST_570 : Operation 5326 [1/1] (0.00ns)   --->   "%out_pool_addr_280 = getelementptr i32 %out_pool, i64 0, i64 281" [../src/matmul.cpp:94]   --->   Operation 5326 'getelementptr' 'out_pool_addr_280' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 5327 [2/2] (1.35ns)   --->   "%out_pool_load_280 = load i11 %out_pool_addr_280" [../src/matmul.cpp:94]   --->   Operation 5327 'load' 'out_pool_load_280' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 571 <SV = 569> <Delay = 4.70>
ST_571 : Operation 5328 [1/2] (1.35ns)   --->   "%out_pool_load_280 = load i11 %out_pool_addr_280" [../src/matmul.cpp:94]   --->   Operation 5328 'load' 'out_pool_load_280' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_571 : Operation 5329 [1/1] (0.00ns)   --->   "%bitcast_ln94_281 = bitcast i32 %out_pool_load_280" [../src/matmul.cpp:94]   --->   Operation 5329 'bitcast' 'bitcast_ln94_281' <Predicate = true> <Delay = 0.00>
ST_571 : Operation 5330 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_281, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5330 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_571 : Operation 5331 [1/1] (0.00ns)   --->   "%trunc_ln94_281 = trunc i32 %bitcast_ln94_281" [../src/matmul.cpp:94]   --->   Operation 5331 'trunc' 'trunc_ln94_281' <Predicate = true> <Delay = 0.00>
ST_571 : Operation 5332 [1/1] (0.85ns)   --->   "%icmp_ln94_562 = icmp_ne  i8 %tmp_561, i8 255" [../src/matmul.cpp:94]   --->   Operation 5332 'icmp' 'icmp_ln94_562' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 5333 [1/1] (0.97ns)   --->   "%icmp_ln94_563 = icmp_eq  i23 %trunc_ln94_281, i23 0" [../src/matmul.cpp:94]   --->   Operation 5333 'icmp' 'icmp_ln94_563' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 5334 [2/2] (3.34ns)   --->   "%tmp_562 = fcmp_olt  i32 %out_pool_load_280, i32 0" [../src/matmul.cpp:94]   --->   Operation 5334 'fcmp' 'tmp_562' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 570> <Delay = 5.03>
ST_572 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_281)   --->   "%or_ln94_281 = or i1 %icmp_ln94_563, i1 %icmp_ln94_562" [../src/matmul.cpp:94]   --->   Operation 5335 'or' 'or_ln94_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 5336 [1/2] (3.34ns)   --->   "%tmp_562 = fcmp_olt  i32 %out_pool_load_280, i32 0" [../src/matmul.cpp:94]   --->   Operation 5336 'fcmp' 'tmp_562' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 5337 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_281 = and i1 %or_ln94_281, i1 %tmp_562" [../src/matmul.cpp:94]   --->   Operation 5337 'and' 'and_ln94_281' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 5338 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_281, void %._crit_edge425, void" [../src/matmul.cpp:94]   --->   Operation 5338 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_572 : Operation 5339 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_280" [../src/matmul.cpp:95]   --->   Operation 5339 'store' 'store_ln95' <Predicate = (and_ln94_281)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_572 : Operation 5340 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge425" [../src/matmul.cpp:95]   --->   Operation 5340 'br' 'br_ln95' <Predicate = (and_ln94_281)> <Delay = 0.00>
ST_572 : Operation 5341 [1/1] (0.00ns)   --->   "%out_pool_addr_281 = getelementptr i32 %out_pool, i64 0, i64 282" [../src/matmul.cpp:94]   --->   Operation 5341 'getelementptr' 'out_pool_addr_281' <Predicate = true> <Delay = 0.00>
ST_572 : Operation 5342 [2/2] (1.35ns)   --->   "%out_pool_load_281 = load i11 %out_pool_addr_281" [../src/matmul.cpp:94]   --->   Operation 5342 'load' 'out_pool_load_281' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 573 <SV = 571> <Delay = 4.70>
ST_573 : Operation 5343 [1/2] (1.35ns)   --->   "%out_pool_load_281 = load i11 %out_pool_addr_281" [../src/matmul.cpp:94]   --->   Operation 5343 'load' 'out_pool_load_281' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_573 : Operation 5344 [1/1] (0.00ns)   --->   "%bitcast_ln94_282 = bitcast i32 %out_pool_load_281" [../src/matmul.cpp:94]   --->   Operation 5344 'bitcast' 'bitcast_ln94_282' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5345 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_282, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5345 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5346 [1/1] (0.00ns)   --->   "%trunc_ln94_282 = trunc i32 %bitcast_ln94_282" [../src/matmul.cpp:94]   --->   Operation 5346 'trunc' 'trunc_ln94_282' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5347 [1/1] (0.85ns)   --->   "%icmp_ln94_564 = icmp_ne  i8 %tmp_563, i8 255" [../src/matmul.cpp:94]   --->   Operation 5347 'icmp' 'icmp_ln94_564' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5348 [1/1] (0.97ns)   --->   "%icmp_ln94_565 = icmp_eq  i23 %trunc_ln94_282, i23 0" [../src/matmul.cpp:94]   --->   Operation 5348 'icmp' 'icmp_ln94_565' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5349 [2/2] (3.34ns)   --->   "%tmp_564 = fcmp_olt  i32 %out_pool_load_281, i32 0" [../src/matmul.cpp:94]   --->   Operation 5349 'fcmp' 'tmp_564' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 572> <Delay = 5.03>
ST_574 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_282)   --->   "%or_ln94_282 = or i1 %icmp_ln94_565, i1 %icmp_ln94_564" [../src/matmul.cpp:94]   --->   Operation 5350 'or' 'or_ln94_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5351 [1/2] (3.34ns)   --->   "%tmp_564 = fcmp_olt  i32 %out_pool_load_281, i32 0" [../src/matmul.cpp:94]   --->   Operation 5351 'fcmp' 'tmp_564' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5352 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_282 = and i1 %or_ln94_282, i1 %tmp_564" [../src/matmul.cpp:94]   --->   Operation 5352 'and' 'and_ln94_282' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5353 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_282, void %._crit_edge426, void" [../src/matmul.cpp:94]   --->   Operation 5353 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 5354 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_281" [../src/matmul.cpp:95]   --->   Operation 5354 'store' 'store_ln95' <Predicate = (and_ln94_282)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_574 : Operation 5355 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge426" [../src/matmul.cpp:95]   --->   Operation 5355 'br' 'br_ln95' <Predicate = (and_ln94_282)> <Delay = 0.00>
ST_574 : Operation 5356 [1/1] (0.00ns)   --->   "%out_pool_addr_282 = getelementptr i32 %out_pool, i64 0, i64 283" [../src/matmul.cpp:94]   --->   Operation 5356 'getelementptr' 'out_pool_addr_282' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 5357 [2/2] (1.35ns)   --->   "%out_pool_load_282 = load i11 %out_pool_addr_282" [../src/matmul.cpp:94]   --->   Operation 5357 'load' 'out_pool_load_282' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 575 <SV = 573> <Delay = 4.70>
ST_575 : Operation 5358 [1/2] (1.35ns)   --->   "%out_pool_load_282 = load i11 %out_pool_addr_282" [../src/matmul.cpp:94]   --->   Operation 5358 'load' 'out_pool_load_282' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_575 : Operation 5359 [1/1] (0.00ns)   --->   "%bitcast_ln94_283 = bitcast i32 %out_pool_load_282" [../src/matmul.cpp:94]   --->   Operation 5359 'bitcast' 'bitcast_ln94_283' <Predicate = true> <Delay = 0.00>
ST_575 : Operation 5360 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_283, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5360 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_575 : Operation 5361 [1/1] (0.00ns)   --->   "%trunc_ln94_283 = trunc i32 %bitcast_ln94_283" [../src/matmul.cpp:94]   --->   Operation 5361 'trunc' 'trunc_ln94_283' <Predicate = true> <Delay = 0.00>
ST_575 : Operation 5362 [1/1] (0.85ns)   --->   "%icmp_ln94_566 = icmp_ne  i8 %tmp_565, i8 255" [../src/matmul.cpp:94]   --->   Operation 5362 'icmp' 'icmp_ln94_566' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 5363 [1/1] (0.97ns)   --->   "%icmp_ln94_567 = icmp_eq  i23 %trunc_ln94_283, i23 0" [../src/matmul.cpp:94]   --->   Operation 5363 'icmp' 'icmp_ln94_567' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 5364 [2/2] (3.34ns)   --->   "%tmp_566 = fcmp_olt  i32 %out_pool_load_282, i32 0" [../src/matmul.cpp:94]   --->   Operation 5364 'fcmp' 'tmp_566' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 574> <Delay = 5.03>
ST_576 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_283)   --->   "%or_ln94_283 = or i1 %icmp_ln94_567, i1 %icmp_ln94_566" [../src/matmul.cpp:94]   --->   Operation 5365 'or' 'or_ln94_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 5366 [1/2] (3.34ns)   --->   "%tmp_566 = fcmp_olt  i32 %out_pool_load_282, i32 0" [../src/matmul.cpp:94]   --->   Operation 5366 'fcmp' 'tmp_566' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 5367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_283 = and i1 %or_ln94_283, i1 %tmp_566" [../src/matmul.cpp:94]   --->   Operation 5367 'and' 'and_ln94_283' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 5368 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_283, void %._crit_edge427, void" [../src/matmul.cpp:94]   --->   Operation 5368 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_576 : Operation 5369 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_282" [../src/matmul.cpp:95]   --->   Operation 5369 'store' 'store_ln95' <Predicate = (and_ln94_283)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_576 : Operation 5370 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge427" [../src/matmul.cpp:95]   --->   Operation 5370 'br' 'br_ln95' <Predicate = (and_ln94_283)> <Delay = 0.00>
ST_576 : Operation 5371 [1/1] (0.00ns)   --->   "%out_pool_addr_283 = getelementptr i32 %out_pool, i64 0, i64 284" [../src/matmul.cpp:94]   --->   Operation 5371 'getelementptr' 'out_pool_addr_283' <Predicate = true> <Delay = 0.00>
ST_576 : Operation 5372 [2/2] (1.35ns)   --->   "%out_pool_load_283 = load i11 %out_pool_addr_283" [../src/matmul.cpp:94]   --->   Operation 5372 'load' 'out_pool_load_283' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 577 <SV = 575> <Delay = 4.70>
ST_577 : Operation 5373 [1/2] (1.35ns)   --->   "%out_pool_load_283 = load i11 %out_pool_addr_283" [../src/matmul.cpp:94]   --->   Operation 5373 'load' 'out_pool_load_283' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_577 : Operation 5374 [1/1] (0.00ns)   --->   "%bitcast_ln94_284 = bitcast i32 %out_pool_load_283" [../src/matmul.cpp:94]   --->   Operation 5374 'bitcast' 'bitcast_ln94_284' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 5375 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_284, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5375 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 5376 [1/1] (0.00ns)   --->   "%trunc_ln94_284 = trunc i32 %bitcast_ln94_284" [../src/matmul.cpp:94]   --->   Operation 5376 'trunc' 'trunc_ln94_284' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 5377 [1/1] (0.85ns)   --->   "%icmp_ln94_568 = icmp_ne  i8 %tmp_567, i8 255" [../src/matmul.cpp:94]   --->   Operation 5377 'icmp' 'icmp_ln94_568' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 5378 [1/1] (0.97ns)   --->   "%icmp_ln94_569 = icmp_eq  i23 %trunc_ln94_284, i23 0" [../src/matmul.cpp:94]   --->   Operation 5378 'icmp' 'icmp_ln94_569' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 5379 [2/2] (3.34ns)   --->   "%tmp_568 = fcmp_olt  i32 %out_pool_load_283, i32 0" [../src/matmul.cpp:94]   --->   Operation 5379 'fcmp' 'tmp_568' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 576> <Delay = 5.03>
ST_578 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_284)   --->   "%or_ln94_284 = or i1 %icmp_ln94_569, i1 %icmp_ln94_568" [../src/matmul.cpp:94]   --->   Operation 5380 'or' 'or_ln94_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 5381 [1/2] (3.34ns)   --->   "%tmp_568 = fcmp_olt  i32 %out_pool_load_283, i32 0" [../src/matmul.cpp:94]   --->   Operation 5381 'fcmp' 'tmp_568' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 5382 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_284 = and i1 %or_ln94_284, i1 %tmp_568" [../src/matmul.cpp:94]   --->   Operation 5382 'and' 'and_ln94_284' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 5383 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_284, void %._crit_edge428, void" [../src/matmul.cpp:94]   --->   Operation 5383 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 5384 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_283" [../src/matmul.cpp:95]   --->   Operation 5384 'store' 'store_ln95' <Predicate = (and_ln94_284)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_578 : Operation 5385 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge428" [../src/matmul.cpp:95]   --->   Operation 5385 'br' 'br_ln95' <Predicate = (and_ln94_284)> <Delay = 0.00>
ST_578 : Operation 5386 [1/1] (0.00ns)   --->   "%out_pool_addr_284 = getelementptr i32 %out_pool, i64 0, i64 285" [../src/matmul.cpp:94]   --->   Operation 5386 'getelementptr' 'out_pool_addr_284' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 5387 [2/2] (1.35ns)   --->   "%out_pool_load_284 = load i11 %out_pool_addr_284" [../src/matmul.cpp:94]   --->   Operation 5387 'load' 'out_pool_load_284' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 579 <SV = 577> <Delay = 4.70>
ST_579 : Operation 5388 [1/2] (1.35ns)   --->   "%out_pool_load_284 = load i11 %out_pool_addr_284" [../src/matmul.cpp:94]   --->   Operation 5388 'load' 'out_pool_load_284' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_579 : Operation 5389 [1/1] (0.00ns)   --->   "%bitcast_ln94_285 = bitcast i32 %out_pool_load_284" [../src/matmul.cpp:94]   --->   Operation 5389 'bitcast' 'bitcast_ln94_285' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 5390 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_285, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5390 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 5391 [1/1] (0.00ns)   --->   "%trunc_ln94_285 = trunc i32 %bitcast_ln94_285" [../src/matmul.cpp:94]   --->   Operation 5391 'trunc' 'trunc_ln94_285' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 5392 [1/1] (0.85ns)   --->   "%icmp_ln94_570 = icmp_ne  i8 %tmp_569, i8 255" [../src/matmul.cpp:94]   --->   Operation 5392 'icmp' 'icmp_ln94_570' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 5393 [1/1] (0.97ns)   --->   "%icmp_ln94_571 = icmp_eq  i23 %trunc_ln94_285, i23 0" [../src/matmul.cpp:94]   --->   Operation 5393 'icmp' 'icmp_ln94_571' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 5394 [2/2] (3.34ns)   --->   "%tmp_570 = fcmp_olt  i32 %out_pool_load_284, i32 0" [../src/matmul.cpp:94]   --->   Operation 5394 'fcmp' 'tmp_570' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 578> <Delay = 5.03>
ST_580 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_285)   --->   "%or_ln94_285 = or i1 %icmp_ln94_571, i1 %icmp_ln94_570" [../src/matmul.cpp:94]   --->   Operation 5395 'or' 'or_ln94_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 5396 [1/2] (3.34ns)   --->   "%tmp_570 = fcmp_olt  i32 %out_pool_load_284, i32 0" [../src/matmul.cpp:94]   --->   Operation 5396 'fcmp' 'tmp_570' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 5397 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_285 = and i1 %or_ln94_285, i1 %tmp_570" [../src/matmul.cpp:94]   --->   Operation 5397 'and' 'and_ln94_285' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 5398 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_285, void %._crit_edge429, void" [../src/matmul.cpp:94]   --->   Operation 5398 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5399 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_284" [../src/matmul.cpp:95]   --->   Operation 5399 'store' 'store_ln95' <Predicate = (and_ln94_285)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_580 : Operation 5400 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge429" [../src/matmul.cpp:95]   --->   Operation 5400 'br' 'br_ln95' <Predicate = (and_ln94_285)> <Delay = 0.00>
ST_580 : Operation 5401 [1/1] (0.00ns)   --->   "%out_pool_addr_285 = getelementptr i32 %out_pool, i64 0, i64 286" [../src/matmul.cpp:94]   --->   Operation 5401 'getelementptr' 'out_pool_addr_285' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5402 [2/2] (1.35ns)   --->   "%out_pool_load_285 = load i11 %out_pool_addr_285" [../src/matmul.cpp:94]   --->   Operation 5402 'load' 'out_pool_load_285' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 581 <SV = 579> <Delay = 4.70>
ST_581 : Operation 5403 [1/2] (1.35ns)   --->   "%out_pool_load_285 = load i11 %out_pool_addr_285" [../src/matmul.cpp:94]   --->   Operation 5403 'load' 'out_pool_load_285' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_581 : Operation 5404 [1/1] (0.00ns)   --->   "%bitcast_ln94_286 = bitcast i32 %out_pool_load_285" [../src/matmul.cpp:94]   --->   Operation 5404 'bitcast' 'bitcast_ln94_286' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5405 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_286, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5405 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5406 [1/1] (0.00ns)   --->   "%trunc_ln94_286 = trunc i32 %bitcast_ln94_286" [../src/matmul.cpp:94]   --->   Operation 5406 'trunc' 'trunc_ln94_286' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5407 [1/1] (0.85ns)   --->   "%icmp_ln94_572 = icmp_ne  i8 %tmp_571, i8 255" [../src/matmul.cpp:94]   --->   Operation 5407 'icmp' 'icmp_ln94_572' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 5408 [1/1] (0.97ns)   --->   "%icmp_ln94_573 = icmp_eq  i23 %trunc_ln94_286, i23 0" [../src/matmul.cpp:94]   --->   Operation 5408 'icmp' 'icmp_ln94_573' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 5409 [2/2] (3.34ns)   --->   "%tmp_572 = fcmp_olt  i32 %out_pool_load_285, i32 0" [../src/matmul.cpp:94]   --->   Operation 5409 'fcmp' 'tmp_572' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 580> <Delay = 5.03>
ST_582 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_286)   --->   "%or_ln94_286 = or i1 %icmp_ln94_573, i1 %icmp_ln94_572" [../src/matmul.cpp:94]   --->   Operation 5410 'or' 'or_ln94_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 5411 [1/2] (3.34ns)   --->   "%tmp_572 = fcmp_olt  i32 %out_pool_load_285, i32 0" [../src/matmul.cpp:94]   --->   Operation 5411 'fcmp' 'tmp_572' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 5412 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_286 = and i1 %or_ln94_286, i1 %tmp_572" [../src/matmul.cpp:94]   --->   Operation 5412 'and' 'and_ln94_286' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 5413 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_286, void %._crit_edge430, void" [../src/matmul.cpp:94]   --->   Operation 5413 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 5414 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_285" [../src/matmul.cpp:95]   --->   Operation 5414 'store' 'store_ln95' <Predicate = (and_ln94_286)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_582 : Operation 5415 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge430" [../src/matmul.cpp:95]   --->   Operation 5415 'br' 'br_ln95' <Predicate = (and_ln94_286)> <Delay = 0.00>
ST_582 : Operation 5416 [1/1] (0.00ns)   --->   "%out_pool_addr_286 = getelementptr i32 %out_pool, i64 0, i64 287" [../src/matmul.cpp:94]   --->   Operation 5416 'getelementptr' 'out_pool_addr_286' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 5417 [2/2] (1.35ns)   --->   "%out_pool_load_286 = load i11 %out_pool_addr_286" [../src/matmul.cpp:94]   --->   Operation 5417 'load' 'out_pool_load_286' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 583 <SV = 581> <Delay = 4.70>
ST_583 : Operation 5418 [1/2] (1.35ns)   --->   "%out_pool_load_286 = load i11 %out_pool_addr_286" [../src/matmul.cpp:94]   --->   Operation 5418 'load' 'out_pool_load_286' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_583 : Operation 5419 [1/1] (0.00ns)   --->   "%bitcast_ln94_287 = bitcast i32 %out_pool_load_286" [../src/matmul.cpp:94]   --->   Operation 5419 'bitcast' 'bitcast_ln94_287' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 5420 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_287, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5420 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 5421 [1/1] (0.00ns)   --->   "%trunc_ln94_287 = trunc i32 %bitcast_ln94_287" [../src/matmul.cpp:94]   --->   Operation 5421 'trunc' 'trunc_ln94_287' <Predicate = true> <Delay = 0.00>
ST_583 : Operation 5422 [1/1] (0.85ns)   --->   "%icmp_ln94_574 = icmp_ne  i8 %tmp_573, i8 255" [../src/matmul.cpp:94]   --->   Operation 5422 'icmp' 'icmp_ln94_574' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 5423 [1/1] (0.97ns)   --->   "%icmp_ln94_575 = icmp_eq  i23 %trunc_ln94_287, i23 0" [../src/matmul.cpp:94]   --->   Operation 5423 'icmp' 'icmp_ln94_575' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 5424 [2/2] (3.34ns)   --->   "%tmp_574 = fcmp_olt  i32 %out_pool_load_286, i32 0" [../src/matmul.cpp:94]   --->   Operation 5424 'fcmp' 'tmp_574' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 582> <Delay = 5.03>
ST_584 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_287)   --->   "%or_ln94_287 = or i1 %icmp_ln94_575, i1 %icmp_ln94_574" [../src/matmul.cpp:94]   --->   Operation 5425 'or' 'or_ln94_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5426 [1/2] (3.34ns)   --->   "%tmp_574 = fcmp_olt  i32 %out_pool_load_286, i32 0" [../src/matmul.cpp:94]   --->   Operation 5426 'fcmp' 'tmp_574' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_287 = and i1 %or_ln94_287, i1 %tmp_574" [../src/matmul.cpp:94]   --->   Operation 5427 'and' 'and_ln94_287' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5428 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_287, void %._crit_edge431, void" [../src/matmul.cpp:94]   --->   Operation 5428 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5429 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_286" [../src/matmul.cpp:95]   --->   Operation 5429 'store' 'store_ln95' <Predicate = (and_ln94_287)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_584 : Operation 5430 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge431" [../src/matmul.cpp:95]   --->   Operation 5430 'br' 'br_ln95' <Predicate = (and_ln94_287)> <Delay = 0.00>
ST_584 : Operation 5431 [1/1] (0.00ns)   --->   "%out_pool_addr_287 = getelementptr i32 %out_pool, i64 0, i64 288" [../src/matmul.cpp:94]   --->   Operation 5431 'getelementptr' 'out_pool_addr_287' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5432 [2/2] (1.35ns)   --->   "%out_pool_load_287 = load i11 %out_pool_addr_287" [../src/matmul.cpp:94]   --->   Operation 5432 'load' 'out_pool_load_287' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 585 <SV = 583> <Delay = 4.70>
ST_585 : Operation 5433 [1/2] (1.35ns)   --->   "%out_pool_load_287 = load i11 %out_pool_addr_287" [../src/matmul.cpp:94]   --->   Operation 5433 'load' 'out_pool_load_287' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_585 : Operation 5434 [1/1] (0.00ns)   --->   "%bitcast_ln94_288 = bitcast i32 %out_pool_load_287" [../src/matmul.cpp:94]   --->   Operation 5434 'bitcast' 'bitcast_ln94_288' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 5435 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_288, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5435 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 5436 [1/1] (0.00ns)   --->   "%trunc_ln94_288 = trunc i32 %bitcast_ln94_288" [../src/matmul.cpp:94]   --->   Operation 5436 'trunc' 'trunc_ln94_288' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 5437 [1/1] (0.85ns)   --->   "%icmp_ln94_576 = icmp_ne  i8 %tmp_575, i8 255" [../src/matmul.cpp:94]   --->   Operation 5437 'icmp' 'icmp_ln94_576' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 5438 [1/1] (0.97ns)   --->   "%icmp_ln94_577 = icmp_eq  i23 %trunc_ln94_288, i23 0" [../src/matmul.cpp:94]   --->   Operation 5438 'icmp' 'icmp_ln94_577' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 5439 [2/2] (3.34ns)   --->   "%tmp_576 = fcmp_olt  i32 %out_pool_load_287, i32 0" [../src/matmul.cpp:94]   --->   Operation 5439 'fcmp' 'tmp_576' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 584> <Delay = 5.03>
ST_586 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_288)   --->   "%or_ln94_288 = or i1 %icmp_ln94_577, i1 %icmp_ln94_576" [../src/matmul.cpp:94]   --->   Operation 5440 'or' 'or_ln94_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 5441 [1/2] (3.34ns)   --->   "%tmp_576 = fcmp_olt  i32 %out_pool_load_287, i32 0" [../src/matmul.cpp:94]   --->   Operation 5441 'fcmp' 'tmp_576' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 5442 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_288 = and i1 %or_ln94_288, i1 %tmp_576" [../src/matmul.cpp:94]   --->   Operation 5442 'and' 'and_ln94_288' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 5443 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_288, void %._crit_edge432, void" [../src/matmul.cpp:94]   --->   Operation 5443 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 5444 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_287" [../src/matmul.cpp:95]   --->   Operation 5444 'store' 'store_ln95' <Predicate = (and_ln94_288)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_586 : Operation 5445 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge432" [../src/matmul.cpp:95]   --->   Operation 5445 'br' 'br_ln95' <Predicate = (and_ln94_288)> <Delay = 0.00>
ST_586 : Operation 5446 [1/1] (0.00ns)   --->   "%out_pool_addr_288 = getelementptr i32 %out_pool, i64 0, i64 289" [../src/matmul.cpp:94]   --->   Operation 5446 'getelementptr' 'out_pool_addr_288' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 5447 [2/2] (1.35ns)   --->   "%out_pool_load_288 = load i11 %out_pool_addr_288" [../src/matmul.cpp:94]   --->   Operation 5447 'load' 'out_pool_load_288' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 587 <SV = 585> <Delay = 4.70>
ST_587 : Operation 5448 [1/2] (1.35ns)   --->   "%out_pool_load_288 = load i11 %out_pool_addr_288" [../src/matmul.cpp:94]   --->   Operation 5448 'load' 'out_pool_load_288' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_587 : Operation 5449 [1/1] (0.00ns)   --->   "%bitcast_ln94_289 = bitcast i32 %out_pool_load_288" [../src/matmul.cpp:94]   --->   Operation 5449 'bitcast' 'bitcast_ln94_289' <Predicate = true> <Delay = 0.00>
ST_587 : Operation 5450 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_289, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5450 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_587 : Operation 5451 [1/1] (0.00ns)   --->   "%trunc_ln94_289 = trunc i32 %bitcast_ln94_289" [../src/matmul.cpp:94]   --->   Operation 5451 'trunc' 'trunc_ln94_289' <Predicate = true> <Delay = 0.00>
ST_587 : Operation 5452 [1/1] (0.85ns)   --->   "%icmp_ln94_578 = icmp_ne  i8 %tmp_577, i8 255" [../src/matmul.cpp:94]   --->   Operation 5452 'icmp' 'icmp_ln94_578' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 5453 [1/1] (0.97ns)   --->   "%icmp_ln94_579 = icmp_eq  i23 %trunc_ln94_289, i23 0" [../src/matmul.cpp:94]   --->   Operation 5453 'icmp' 'icmp_ln94_579' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 5454 [2/2] (3.34ns)   --->   "%tmp_578 = fcmp_olt  i32 %out_pool_load_288, i32 0" [../src/matmul.cpp:94]   --->   Operation 5454 'fcmp' 'tmp_578' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 586> <Delay = 5.03>
ST_588 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_289)   --->   "%or_ln94_289 = or i1 %icmp_ln94_579, i1 %icmp_ln94_578" [../src/matmul.cpp:94]   --->   Operation 5455 'or' 'or_ln94_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 5456 [1/2] (3.34ns)   --->   "%tmp_578 = fcmp_olt  i32 %out_pool_load_288, i32 0" [../src/matmul.cpp:94]   --->   Operation 5456 'fcmp' 'tmp_578' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 5457 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_289 = and i1 %or_ln94_289, i1 %tmp_578" [../src/matmul.cpp:94]   --->   Operation 5457 'and' 'and_ln94_289' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 5458 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_289, void %._crit_edge433, void" [../src/matmul.cpp:94]   --->   Operation 5458 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_588 : Operation 5459 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_288" [../src/matmul.cpp:95]   --->   Operation 5459 'store' 'store_ln95' <Predicate = (and_ln94_289)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_588 : Operation 5460 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge433" [../src/matmul.cpp:95]   --->   Operation 5460 'br' 'br_ln95' <Predicate = (and_ln94_289)> <Delay = 0.00>
ST_588 : Operation 5461 [1/1] (0.00ns)   --->   "%out_pool_addr_289 = getelementptr i32 %out_pool, i64 0, i64 290" [../src/matmul.cpp:94]   --->   Operation 5461 'getelementptr' 'out_pool_addr_289' <Predicate = true> <Delay = 0.00>
ST_588 : Operation 5462 [2/2] (1.35ns)   --->   "%out_pool_load_289 = load i11 %out_pool_addr_289" [../src/matmul.cpp:94]   --->   Operation 5462 'load' 'out_pool_load_289' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 589 <SV = 587> <Delay = 4.70>
ST_589 : Operation 5463 [1/2] (1.35ns)   --->   "%out_pool_load_289 = load i11 %out_pool_addr_289" [../src/matmul.cpp:94]   --->   Operation 5463 'load' 'out_pool_load_289' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_589 : Operation 5464 [1/1] (0.00ns)   --->   "%bitcast_ln94_290 = bitcast i32 %out_pool_load_289" [../src/matmul.cpp:94]   --->   Operation 5464 'bitcast' 'bitcast_ln94_290' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 5465 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_290, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5465 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 5466 [1/1] (0.00ns)   --->   "%trunc_ln94_290 = trunc i32 %bitcast_ln94_290" [../src/matmul.cpp:94]   --->   Operation 5466 'trunc' 'trunc_ln94_290' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 5467 [1/1] (0.85ns)   --->   "%icmp_ln94_580 = icmp_ne  i8 %tmp_579, i8 255" [../src/matmul.cpp:94]   --->   Operation 5467 'icmp' 'icmp_ln94_580' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 5468 [1/1] (0.97ns)   --->   "%icmp_ln94_581 = icmp_eq  i23 %trunc_ln94_290, i23 0" [../src/matmul.cpp:94]   --->   Operation 5468 'icmp' 'icmp_ln94_581' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 5469 [2/2] (3.34ns)   --->   "%tmp_580 = fcmp_olt  i32 %out_pool_load_289, i32 0" [../src/matmul.cpp:94]   --->   Operation 5469 'fcmp' 'tmp_580' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 588> <Delay = 5.03>
ST_590 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_290)   --->   "%or_ln94_290 = or i1 %icmp_ln94_581, i1 %icmp_ln94_580" [../src/matmul.cpp:94]   --->   Operation 5470 'or' 'or_ln94_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 5471 [1/2] (3.34ns)   --->   "%tmp_580 = fcmp_olt  i32 %out_pool_load_289, i32 0" [../src/matmul.cpp:94]   --->   Operation 5471 'fcmp' 'tmp_580' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 5472 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_290 = and i1 %or_ln94_290, i1 %tmp_580" [../src/matmul.cpp:94]   --->   Operation 5472 'and' 'and_ln94_290' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 5473 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_290, void %._crit_edge434, void" [../src/matmul.cpp:94]   --->   Operation 5473 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 5474 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_289" [../src/matmul.cpp:95]   --->   Operation 5474 'store' 'store_ln95' <Predicate = (and_ln94_290)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_590 : Operation 5475 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge434" [../src/matmul.cpp:95]   --->   Operation 5475 'br' 'br_ln95' <Predicate = (and_ln94_290)> <Delay = 0.00>
ST_590 : Operation 5476 [1/1] (0.00ns)   --->   "%out_pool_addr_290 = getelementptr i32 %out_pool, i64 0, i64 291" [../src/matmul.cpp:94]   --->   Operation 5476 'getelementptr' 'out_pool_addr_290' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 5477 [2/2] (1.35ns)   --->   "%out_pool_load_290 = load i11 %out_pool_addr_290" [../src/matmul.cpp:94]   --->   Operation 5477 'load' 'out_pool_load_290' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 591 <SV = 589> <Delay = 4.70>
ST_591 : Operation 5478 [1/2] (1.35ns)   --->   "%out_pool_load_290 = load i11 %out_pool_addr_290" [../src/matmul.cpp:94]   --->   Operation 5478 'load' 'out_pool_load_290' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_591 : Operation 5479 [1/1] (0.00ns)   --->   "%bitcast_ln94_291 = bitcast i32 %out_pool_load_290" [../src/matmul.cpp:94]   --->   Operation 5479 'bitcast' 'bitcast_ln94_291' <Predicate = true> <Delay = 0.00>
ST_591 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_291, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5480 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_591 : Operation 5481 [1/1] (0.00ns)   --->   "%trunc_ln94_291 = trunc i32 %bitcast_ln94_291" [../src/matmul.cpp:94]   --->   Operation 5481 'trunc' 'trunc_ln94_291' <Predicate = true> <Delay = 0.00>
ST_591 : Operation 5482 [1/1] (0.85ns)   --->   "%icmp_ln94_582 = icmp_ne  i8 %tmp_581, i8 255" [../src/matmul.cpp:94]   --->   Operation 5482 'icmp' 'icmp_ln94_582' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 5483 [1/1] (0.97ns)   --->   "%icmp_ln94_583 = icmp_eq  i23 %trunc_ln94_291, i23 0" [../src/matmul.cpp:94]   --->   Operation 5483 'icmp' 'icmp_ln94_583' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 5484 [2/2] (3.34ns)   --->   "%tmp_582 = fcmp_olt  i32 %out_pool_load_290, i32 0" [../src/matmul.cpp:94]   --->   Operation 5484 'fcmp' 'tmp_582' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 590> <Delay = 5.03>
ST_592 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_291)   --->   "%or_ln94_291 = or i1 %icmp_ln94_583, i1 %icmp_ln94_582" [../src/matmul.cpp:94]   --->   Operation 5485 'or' 'or_ln94_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 5486 [1/2] (3.34ns)   --->   "%tmp_582 = fcmp_olt  i32 %out_pool_load_290, i32 0" [../src/matmul.cpp:94]   --->   Operation 5486 'fcmp' 'tmp_582' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 5487 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_291 = and i1 %or_ln94_291, i1 %tmp_582" [../src/matmul.cpp:94]   --->   Operation 5487 'and' 'and_ln94_291' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 5488 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_291, void %._crit_edge435, void" [../src/matmul.cpp:94]   --->   Operation 5488 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_592 : Operation 5489 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_290" [../src/matmul.cpp:95]   --->   Operation 5489 'store' 'store_ln95' <Predicate = (and_ln94_291)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_592 : Operation 5490 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge435" [../src/matmul.cpp:95]   --->   Operation 5490 'br' 'br_ln95' <Predicate = (and_ln94_291)> <Delay = 0.00>
ST_592 : Operation 5491 [1/1] (0.00ns)   --->   "%out_pool_addr_291 = getelementptr i32 %out_pool, i64 0, i64 292" [../src/matmul.cpp:94]   --->   Operation 5491 'getelementptr' 'out_pool_addr_291' <Predicate = true> <Delay = 0.00>
ST_592 : Operation 5492 [2/2] (1.35ns)   --->   "%out_pool_load_291 = load i11 %out_pool_addr_291" [../src/matmul.cpp:94]   --->   Operation 5492 'load' 'out_pool_load_291' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 593 <SV = 591> <Delay = 4.70>
ST_593 : Operation 5493 [1/2] (1.35ns)   --->   "%out_pool_load_291 = load i11 %out_pool_addr_291" [../src/matmul.cpp:94]   --->   Operation 5493 'load' 'out_pool_load_291' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_593 : Operation 5494 [1/1] (0.00ns)   --->   "%bitcast_ln94_292 = bitcast i32 %out_pool_load_291" [../src/matmul.cpp:94]   --->   Operation 5494 'bitcast' 'bitcast_ln94_292' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5495 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_292, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5495 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5496 [1/1] (0.00ns)   --->   "%trunc_ln94_292 = trunc i32 %bitcast_ln94_292" [../src/matmul.cpp:94]   --->   Operation 5496 'trunc' 'trunc_ln94_292' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5497 [1/1] (0.85ns)   --->   "%icmp_ln94_584 = icmp_ne  i8 %tmp_583, i8 255" [../src/matmul.cpp:94]   --->   Operation 5497 'icmp' 'icmp_ln94_584' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5498 [1/1] (0.97ns)   --->   "%icmp_ln94_585 = icmp_eq  i23 %trunc_ln94_292, i23 0" [../src/matmul.cpp:94]   --->   Operation 5498 'icmp' 'icmp_ln94_585' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5499 [2/2] (3.34ns)   --->   "%tmp_584 = fcmp_olt  i32 %out_pool_load_291, i32 0" [../src/matmul.cpp:94]   --->   Operation 5499 'fcmp' 'tmp_584' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 592> <Delay = 5.03>
ST_594 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_292)   --->   "%or_ln94_292 = or i1 %icmp_ln94_585, i1 %icmp_ln94_584" [../src/matmul.cpp:94]   --->   Operation 5500 'or' 'or_ln94_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5501 [1/2] (3.34ns)   --->   "%tmp_584 = fcmp_olt  i32 %out_pool_load_291, i32 0" [../src/matmul.cpp:94]   --->   Operation 5501 'fcmp' 'tmp_584' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5502 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_292 = and i1 %or_ln94_292, i1 %tmp_584" [../src/matmul.cpp:94]   --->   Operation 5502 'and' 'and_ln94_292' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5503 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_292, void %._crit_edge436, void" [../src/matmul.cpp:94]   --->   Operation 5503 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5504 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_291" [../src/matmul.cpp:95]   --->   Operation 5504 'store' 'store_ln95' <Predicate = (and_ln94_292)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_594 : Operation 5505 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge436" [../src/matmul.cpp:95]   --->   Operation 5505 'br' 'br_ln95' <Predicate = (and_ln94_292)> <Delay = 0.00>
ST_594 : Operation 5506 [1/1] (0.00ns)   --->   "%out_pool_addr_292 = getelementptr i32 %out_pool, i64 0, i64 293" [../src/matmul.cpp:94]   --->   Operation 5506 'getelementptr' 'out_pool_addr_292' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5507 [2/2] (1.35ns)   --->   "%out_pool_load_292 = load i11 %out_pool_addr_292" [../src/matmul.cpp:94]   --->   Operation 5507 'load' 'out_pool_load_292' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 595 <SV = 593> <Delay = 4.70>
ST_595 : Operation 5508 [1/2] (1.35ns)   --->   "%out_pool_load_292 = load i11 %out_pool_addr_292" [../src/matmul.cpp:94]   --->   Operation 5508 'load' 'out_pool_load_292' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_595 : Operation 5509 [1/1] (0.00ns)   --->   "%bitcast_ln94_293 = bitcast i32 %out_pool_load_292" [../src/matmul.cpp:94]   --->   Operation 5509 'bitcast' 'bitcast_ln94_293' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5510 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_293, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5510 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5511 [1/1] (0.00ns)   --->   "%trunc_ln94_293 = trunc i32 %bitcast_ln94_293" [../src/matmul.cpp:94]   --->   Operation 5511 'trunc' 'trunc_ln94_293' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5512 [1/1] (0.85ns)   --->   "%icmp_ln94_586 = icmp_ne  i8 %tmp_585, i8 255" [../src/matmul.cpp:94]   --->   Operation 5512 'icmp' 'icmp_ln94_586' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5513 [1/1] (0.97ns)   --->   "%icmp_ln94_587 = icmp_eq  i23 %trunc_ln94_293, i23 0" [../src/matmul.cpp:94]   --->   Operation 5513 'icmp' 'icmp_ln94_587' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5514 [2/2] (3.34ns)   --->   "%tmp_586 = fcmp_olt  i32 %out_pool_load_292, i32 0" [../src/matmul.cpp:94]   --->   Operation 5514 'fcmp' 'tmp_586' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 594> <Delay = 5.03>
ST_596 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_293)   --->   "%or_ln94_293 = or i1 %icmp_ln94_587, i1 %icmp_ln94_586" [../src/matmul.cpp:94]   --->   Operation 5515 'or' 'or_ln94_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5516 [1/2] (3.34ns)   --->   "%tmp_586 = fcmp_olt  i32 %out_pool_load_292, i32 0" [../src/matmul.cpp:94]   --->   Operation 5516 'fcmp' 'tmp_586' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5517 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_293 = and i1 %or_ln94_293, i1 %tmp_586" [../src/matmul.cpp:94]   --->   Operation 5517 'and' 'and_ln94_293' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5518 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_293, void %._crit_edge437, void" [../src/matmul.cpp:94]   --->   Operation 5518 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5519 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_292" [../src/matmul.cpp:95]   --->   Operation 5519 'store' 'store_ln95' <Predicate = (and_ln94_293)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_596 : Operation 5520 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge437" [../src/matmul.cpp:95]   --->   Operation 5520 'br' 'br_ln95' <Predicate = (and_ln94_293)> <Delay = 0.00>
ST_596 : Operation 5521 [1/1] (0.00ns)   --->   "%out_pool_addr_293 = getelementptr i32 %out_pool, i64 0, i64 294" [../src/matmul.cpp:94]   --->   Operation 5521 'getelementptr' 'out_pool_addr_293' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5522 [2/2] (1.35ns)   --->   "%out_pool_load_293 = load i11 %out_pool_addr_293" [../src/matmul.cpp:94]   --->   Operation 5522 'load' 'out_pool_load_293' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 597 <SV = 595> <Delay = 4.70>
ST_597 : Operation 5523 [1/2] (1.35ns)   --->   "%out_pool_load_293 = load i11 %out_pool_addr_293" [../src/matmul.cpp:94]   --->   Operation 5523 'load' 'out_pool_load_293' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_597 : Operation 5524 [1/1] (0.00ns)   --->   "%bitcast_ln94_294 = bitcast i32 %out_pool_load_293" [../src/matmul.cpp:94]   --->   Operation 5524 'bitcast' 'bitcast_ln94_294' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5525 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_294, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5525 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5526 [1/1] (0.00ns)   --->   "%trunc_ln94_294 = trunc i32 %bitcast_ln94_294" [../src/matmul.cpp:94]   --->   Operation 5526 'trunc' 'trunc_ln94_294' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5527 [1/1] (0.85ns)   --->   "%icmp_ln94_588 = icmp_ne  i8 %tmp_587, i8 255" [../src/matmul.cpp:94]   --->   Operation 5527 'icmp' 'icmp_ln94_588' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5528 [1/1] (0.97ns)   --->   "%icmp_ln94_589 = icmp_eq  i23 %trunc_ln94_294, i23 0" [../src/matmul.cpp:94]   --->   Operation 5528 'icmp' 'icmp_ln94_589' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5529 [2/2] (3.34ns)   --->   "%tmp_588 = fcmp_olt  i32 %out_pool_load_293, i32 0" [../src/matmul.cpp:94]   --->   Operation 5529 'fcmp' 'tmp_588' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 596> <Delay = 5.03>
ST_598 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_294)   --->   "%or_ln94_294 = or i1 %icmp_ln94_589, i1 %icmp_ln94_588" [../src/matmul.cpp:94]   --->   Operation 5530 'or' 'or_ln94_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5531 [1/2] (3.34ns)   --->   "%tmp_588 = fcmp_olt  i32 %out_pool_load_293, i32 0" [../src/matmul.cpp:94]   --->   Operation 5531 'fcmp' 'tmp_588' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5532 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_294 = and i1 %or_ln94_294, i1 %tmp_588" [../src/matmul.cpp:94]   --->   Operation 5532 'and' 'and_ln94_294' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5533 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_294, void %._crit_edge438, void" [../src/matmul.cpp:94]   --->   Operation 5533 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 5534 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_293" [../src/matmul.cpp:95]   --->   Operation 5534 'store' 'store_ln95' <Predicate = (and_ln94_294)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_598 : Operation 5535 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge438" [../src/matmul.cpp:95]   --->   Operation 5535 'br' 'br_ln95' <Predicate = (and_ln94_294)> <Delay = 0.00>
ST_598 : Operation 5536 [1/1] (0.00ns)   --->   "%out_pool_addr_294 = getelementptr i32 %out_pool, i64 0, i64 295" [../src/matmul.cpp:94]   --->   Operation 5536 'getelementptr' 'out_pool_addr_294' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 5537 [2/2] (1.35ns)   --->   "%out_pool_load_294 = load i11 %out_pool_addr_294" [../src/matmul.cpp:94]   --->   Operation 5537 'load' 'out_pool_load_294' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 599 <SV = 597> <Delay = 4.70>
ST_599 : Operation 5538 [1/2] (1.35ns)   --->   "%out_pool_load_294 = load i11 %out_pool_addr_294" [../src/matmul.cpp:94]   --->   Operation 5538 'load' 'out_pool_load_294' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_599 : Operation 5539 [1/1] (0.00ns)   --->   "%bitcast_ln94_295 = bitcast i32 %out_pool_load_294" [../src/matmul.cpp:94]   --->   Operation 5539 'bitcast' 'bitcast_ln94_295' <Predicate = true> <Delay = 0.00>
ST_599 : Operation 5540 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_295, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5540 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_599 : Operation 5541 [1/1] (0.00ns)   --->   "%trunc_ln94_295 = trunc i32 %bitcast_ln94_295" [../src/matmul.cpp:94]   --->   Operation 5541 'trunc' 'trunc_ln94_295' <Predicate = true> <Delay = 0.00>
ST_599 : Operation 5542 [1/1] (0.85ns)   --->   "%icmp_ln94_590 = icmp_ne  i8 %tmp_589, i8 255" [../src/matmul.cpp:94]   --->   Operation 5542 'icmp' 'icmp_ln94_590' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5543 [1/1] (0.97ns)   --->   "%icmp_ln94_591 = icmp_eq  i23 %trunc_ln94_295, i23 0" [../src/matmul.cpp:94]   --->   Operation 5543 'icmp' 'icmp_ln94_591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5544 [2/2] (3.34ns)   --->   "%tmp_590 = fcmp_olt  i32 %out_pool_load_294, i32 0" [../src/matmul.cpp:94]   --->   Operation 5544 'fcmp' 'tmp_590' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 598> <Delay = 5.03>
ST_600 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_295)   --->   "%or_ln94_295 = or i1 %icmp_ln94_591, i1 %icmp_ln94_590" [../src/matmul.cpp:94]   --->   Operation 5545 'or' 'or_ln94_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 5546 [1/2] (3.34ns)   --->   "%tmp_590 = fcmp_olt  i32 %out_pool_load_294, i32 0" [../src/matmul.cpp:94]   --->   Operation 5546 'fcmp' 'tmp_590' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 5547 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_295 = and i1 %or_ln94_295, i1 %tmp_590" [../src/matmul.cpp:94]   --->   Operation 5547 'and' 'and_ln94_295' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 5548 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_295, void %._crit_edge439, void" [../src/matmul.cpp:94]   --->   Operation 5548 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_600 : Operation 5549 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_294" [../src/matmul.cpp:95]   --->   Operation 5549 'store' 'store_ln95' <Predicate = (and_ln94_295)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_600 : Operation 5550 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge439" [../src/matmul.cpp:95]   --->   Operation 5550 'br' 'br_ln95' <Predicate = (and_ln94_295)> <Delay = 0.00>
ST_600 : Operation 5551 [1/1] (0.00ns)   --->   "%out_pool_addr_295 = getelementptr i32 %out_pool, i64 0, i64 296" [../src/matmul.cpp:94]   --->   Operation 5551 'getelementptr' 'out_pool_addr_295' <Predicate = true> <Delay = 0.00>
ST_600 : Operation 5552 [2/2] (1.35ns)   --->   "%out_pool_load_295 = load i11 %out_pool_addr_295" [../src/matmul.cpp:94]   --->   Operation 5552 'load' 'out_pool_load_295' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 601 <SV = 599> <Delay = 4.70>
ST_601 : Operation 5553 [1/2] (1.35ns)   --->   "%out_pool_load_295 = load i11 %out_pool_addr_295" [../src/matmul.cpp:94]   --->   Operation 5553 'load' 'out_pool_load_295' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_601 : Operation 5554 [1/1] (0.00ns)   --->   "%bitcast_ln94_296 = bitcast i32 %out_pool_load_295" [../src/matmul.cpp:94]   --->   Operation 5554 'bitcast' 'bitcast_ln94_296' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_591 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_296, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5555 'partselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 5556 [1/1] (0.00ns)   --->   "%trunc_ln94_296 = trunc i32 %bitcast_ln94_296" [../src/matmul.cpp:94]   --->   Operation 5556 'trunc' 'trunc_ln94_296' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 5557 [1/1] (0.85ns)   --->   "%icmp_ln94_592 = icmp_ne  i8 %tmp_591, i8 255" [../src/matmul.cpp:94]   --->   Operation 5557 'icmp' 'icmp_ln94_592' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 5558 [1/1] (0.97ns)   --->   "%icmp_ln94_593 = icmp_eq  i23 %trunc_ln94_296, i23 0" [../src/matmul.cpp:94]   --->   Operation 5558 'icmp' 'icmp_ln94_593' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 5559 [2/2] (3.34ns)   --->   "%tmp_592 = fcmp_olt  i32 %out_pool_load_295, i32 0" [../src/matmul.cpp:94]   --->   Operation 5559 'fcmp' 'tmp_592' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 600> <Delay = 5.03>
ST_602 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_296)   --->   "%or_ln94_296 = or i1 %icmp_ln94_593, i1 %icmp_ln94_592" [../src/matmul.cpp:94]   --->   Operation 5560 'or' 'or_ln94_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5561 [1/2] (3.34ns)   --->   "%tmp_592 = fcmp_olt  i32 %out_pool_load_295, i32 0" [../src/matmul.cpp:94]   --->   Operation 5561 'fcmp' 'tmp_592' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5562 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_296 = and i1 %or_ln94_296, i1 %tmp_592" [../src/matmul.cpp:94]   --->   Operation 5562 'and' 'and_ln94_296' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5563 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_296, void %._crit_edge440, void" [../src/matmul.cpp:94]   --->   Operation 5563 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 5564 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_295" [../src/matmul.cpp:95]   --->   Operation 5564 'store' 'store_ln95' <Predicate = (and_ln94_296)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_602 : Operation 5565 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge440" [../src/matmul.cpp:95]   --->   Operation 5565 'br' 'br_ln95' <Predicate = (and_ln94_296)> <Delay = 0.00>
ST_602 : Operation 5566 [1/1] (0.00ns)   --->   "%out_pool_addr_296 = getelementptr i32 %out_pool, i64 0, i64 297" [../src/matmul.cpp:94]   --->   Operation 5566 'getelementptr' 'out_pool_addr_296' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 5567 [2/2] (1.35ns)   --->   "%out_pool_load_296 = load i11 %out_pool_addr_296" [../src/matmul.cpp:94]   --->   Operation 5567 'load' 'out_pool_load_296' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 603 <SV = 601> <Delay = 4.70>
ST_603 : Operation 5568 [1/2] (1.35ns)   --->   "%out_pool_load_296 = load i11 %out_pool_addr_296" [../src/matmul.cpp:94]   --->   Operation 5568 'load' 'out_pool_load_296' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_603 : Operation 5569 [1/1] (0.00ns)   --->   "%bitcast_ln94_297 = bitcast i32 %out_pool_load_296" [../src/matmul.cpp:94]   --->   Operation 5569 'bitcast' 'bitcast_ln94_297' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 5570 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_297, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5570 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 5571 [1/1] (0.00ns)   --->   "%trunc_ln94_297 = trunc i32 %bitcast_ln94_297" [../src/matmul.cpp:94]   --->   Operation 5571 'trunc' 'trunc_ln94_297' <Predicate = true> <Delay = 0.00>
ST_603 : Operation 5572 [1/1] (0.85ns)   --->   "%icmp_ln94_594 = icmp_ne  i8 %tmp_593, i8 255" [../src/matmul.cpp:94]   --->   Operation 5572 'icmp' 'icmp_ln94_594' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5573 [1/1] (0.97ns)   --->   "%icmp_ln94_595 = icmp_eq  i23 %trunc_ln94_297, i23 0" [../src/matmul.cpp:94]   --->   Operation 5573 'icmp' 'icmp_ln94_595' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5574 [2/2] (3.34ns)   --->   "%tmp_594 = fcmp_olt  i32 %out_pool_load_296, i32 0" [../src/matmul.cpp:94]   --->   Operation 5574 'fcmp' 'tmp_594' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 602> <Delay = 5.03>
ST_604 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_297)   --->   "%or_ln94_297 = or i1 %icmp_ln94_595, i1 %icmp_ln94_594" [../src/matmul.cpp:94]   --->   Operation 5575 'or' 'or_ln94_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 5576 [1/2] (3.34ns)   --->   "%tmp_594 = fcmp_olt  i32 %out_pool_load_296, i32 0" [../src/matmul.cpp:94]   --->   Operation 5576 'fcmp' 'tmp_594' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 5577 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_297 = and i1 %or_ln94_297, i1 %tmp_594" [../src/matmul.cpp:94]   --->   Operation 5577 'and' 'and_ln94_297' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 5578 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_297, void %._crit_edge441, void" [../src/matmul.cpp:94]   --->   Operation 5578 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 5579 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_296" [../src/matmul.cpp:95]   --->   Operation 5579 'store' 'store_ln95' <Predicate = (and_ln94_297)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_604 : Operation 5580 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge441" [../src/matmul.cpp:95]   --->   Operation 5580 'br' 'br_ln95' <Predicate = (and_ln94_297)> <Delay = 0.00>
ST_604 : Operation 5581 [1/1] (0.00ns)   --->   "%out_pool_addr_297 = getelementptr i32 %out_pool, i64 0, i64 298" [../src/matmul.cpp:94]   --->   Operation 5581 'getelementptr' 'out_pool_addr_297' <Predicate = true> <Delay = 0.00>
ST_604 : Operation 5582 [2/2] (1.35ns)   --->   "%out_pool_load_297 = load i11 %out_pool_addr_297" [../src/matmul.cpp:94]   --->   Operation 5582 'load' 'out_pool_load_297' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 605 <SV = 603> <Delay = 4.70>
ST_605 : Operation 5583 [1/2] (1.35ns)   --->   "%out_pool_load_297 = load i11 %out_pool_addr_297" [../src/matmul.cpp:94]   --->   Operation 5583 'load' 'out_pool_load_297' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_605 : Operation 5584 [1/1] (0.00ns)   --->   "%bitcast_ln94_298 = bitcast i32 %out_pool_load_297" [../src/matmul.cpp:94]   --->   Operation 5584 'bitcast' 'bitcast_ln94_298' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 5585 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_298, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5585 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 5586 [1/1] (0.00ns)   --->   "%trunc_ln94_298 = trunc i32 %bitcast_ln94_298" [../src/matmul.cpp:94]   --->   Operation 5586 'trunc' 'trunc_ln94_298' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 5587 [1/1] (0.85ns)   --->   "%icmp_ln94_596 = icmp_ne  i8 %tmp_595, i8 255" [../src/matmul.cpp:94]   --->   Operation 5587 'icmp' 'icmp_ln94_596' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 5588 [1/1] (0.97ns)   --->   "%icmp_ln94_597 = icmp_eq  i23 %trunc_ln94_298, i23 0" [../src/matmul.cpp:94]   --->   Operation 5588 'icmp' 'icmp_ln94_597' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 5589 [2/2] (3.34ns)   --->   "%tmp_596 = fcmp_olt  i32 %out_pool_load_297, i32 0" [../src/matmul.cpp:94]   --->   Operation 5589 'fcmp' 'tmp_596' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 604> <Delay = 5.03>
ST_606 : Operation 5590 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_298)   --->   "%or_ln94_298 = or i1 %icmp_ln94_597, i1 %icmp_ln94_596" [../src/matmul.cpp:94]   --->   Operation 5590 'or' 'or_ln94_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5591 [1/2] (3.34ns)   --->   "%tmp_596 = fcmp_olt  i32 %out_pool_load_297, i32 0" [../src/matmul.cpp:94]   --->   Operation 5591 'fcmp' 'tmp_596' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5592 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_298 = and i1 %or_ln94_298, i1 %tmp_596" [../src/matmul.cpp:94]   --->   Operation 5592 'and' 'and_ln94_298' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5593 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_298, void %._crit_edge442, void" [../src/matmul.cpp:94]   --->   Operation 5593 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 5594 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_297" [../src/matmul.cpp:95]   --->   Operation 5594 'store' 'store_ln95' <Predicate = (and_ln94_298)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_606 : Operation 5595 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge442" [../src/matmul.cpp:95]   --->   Operation 5595 'br' 'br_ln95' <Predicate = (and_ln94_298)> <Delay = 0.00>
ST_606 : Operation 5596 [1/1] (0.00ns)   --->   "%out_pool_addr_298 = getelementptr i32 %out_pool, i64 0, i64 299" [../src/matmul.cpp:94]   --->   Operation 5596 'getelementptr' 'out_pool_addr_298' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 5597 [2/2] (1.35ns)   --->   "%out_pool_load_298 = load i11 %out_pool_addr_298" [../src/matmul.cpp:94]   --->   Operation 5597 'load' 'out_pool_load_298' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 607 <SV = 605> <Delay = 4.70>
ST_607 : Operation 5598 [1/2] (1.35ns)   --->   "%out_pool_load_298 = load i11 %out_pool_addr_298" [../src/matmul.cpp:94]   --->   Operation 5598 'load' 'out_pool_load_298' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_607 : Operation 5599 [1/1] (0.00ns)   --->   "%bitcast_ln94_299 = bitcast i32 %out_pool_load_298" [../src/matmul.cpp:94]   --->   Operation 5599 'bitcast' 'bitcast_ln94_299' <Predicate = true> <Delay = 0.00>
ST_607 : Operation 5600 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_299, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5600 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_607 : Operation 5601 [1/1] (0.00ns)   --->   "%trunc_ln94_299 = trunc i32 %bitcast_ln94_299" [../src/matmul.cpp:94]   --->   Operation 5601 'trunc' 'trunc_ln94_299' <Predicate = true> <Delay = 0.00>
ST_607 : Operation 5602 [1/1] (0.85ns)   --->   "%icmp_ln94_598 = icmp_ne  i8 %tmp_597, i8 255" [../src/matmul.cpp:94]   --->   Operation 5602 'icmp' 'icmp_ln94_598' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 5603 [1/1] (0.97ns)   --->   "%icmp_ln94_599 = icmp_eq  i23 %trunc_ln94_299, i23 0" [../src/matmul.cpp:94]   --->   Operation 5603 'icmp' 'icmp_ln94_599' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 5604 [2/2] (3.34ns)   --->   "%tmp_598 = fcmp_olt  i32 %out_pool_load_298, i32 0" [../src/matmul.cpp:94]   --->   Operation 5604 'fcmp' 'tmp_598' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 606> <Delay = 5.03>
ST_608 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_299)   --->   "%or_ln94_299 = or i1 %icmp_ln94_599, i1 %icmp_ln94_598" [../src/matmul.cpp:94]   --->   Operation 5605 'or' 'or_ln94_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 5606 [1/2] (3.34ns)   --->   "%tmp_598 = fcmp_olt  i32 %out_pool_load_298, i32 0" [../src/matmul.cpp:94]   --->   Operation 5606 'fcmp' 'tmp_598' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 5607 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_299 = and i1 %or_ln94_299, i1 %tmp_598" [../src/matmul.cpp:94]   --->   Operation 5607 'and' 'and_ln94_299' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 5608 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_299, void %._crit_edge443, void" [../src/matmul.cpp:94]   --->   Operation 5608 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_608 : Operation 5609 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_298" [../src/matmul.cpp:95]   --->   Operation 5609 'store' 'store_ln95' <Predicate = (and_ln94_299)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_608 : Operation 5610 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge443" [../src/matmul.cpp:95]   --->   Operation 5610 'br' 'br_ln95' <Predicate = (and_ln94_299)> <Delay = 0.00>
ST_608 : Operation 5611 [1/1] (0.00ns)   --->   "%out_pool_addr_299 = getelementptr i32 %out_pool, i64 0, i64 300" [../src/matmul.cpp:94]   --->   Operation 5611 'getelementptr' 'out_pool_addr_299' <Predicate = true> <Delay = 0.00>
ST_608 : Operation 5612 [2/2] (1.35ns)   --->   "%out_pool_load_299 = load i11 %out_pool_addr_299" [../src/matmul.cpp:94]   --->   Operation 5612 'load' 'out_pool_load_299' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 609 <SV = 607> <Delay = 4.70>
ST_609 : Operation 5613 [1/2] (1.35ns)   --->   "%out_pool_load_299 = load i11 %out_pool_addr_299" [../src/matmul.cpp:94]   --->   Operation 5613 'load' 'out_pool_load_299' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_609 : Operation 5614 [1/1] (0.00ns)   --->   "%bitcast_ln94_300 = bitcast i32 %out_pool_load_299" [../src/matmul.cpp:94]   --->   Operation 5614 'bitcast' 'bitcast_ln94_300' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 5615 [1/1] (0.00ns)   --->   "%tmp_599 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_300, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5615 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 5616 [1/1] (0.00ns)   --->   "%trunc_ln94_300 = trunc i32 %bitcast_ln94_300" [../src/matmul.cpp:94]   --->   Operation 5616 'trunc' 'trunc_ln94_300' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 5617 [1/1] (0.85ns)   --->   "%icmp_ln94_600 = icmp_ne  i8 %tmp_599, i8 255" [../src/matmul.cpp:94]   --->   Operation 5617 'icmp' 'icmp_ln94_600' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 5618 [1/1] (0.97ns)   --->   "%icmp_ln94_601 = icmp_eq  i23 %trunc_ln94_300, i23 0" [../src/matmul.cpp:94]   --->   Operation 5618 'icmp' 'icmp_ln94_601' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 5619 [2/2] (3.34ns)   --->   "%tmp_600 = fcmp_olt  i32 %out_pool_load_299, i32 0" [../src/matmul.cpp:94]   --->   Operation 5619 'fcmp' 'tmp_600' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 608> <Delay = 5.03>
ST_610 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_300)   --->   "%or_ln94_300 = or i1 %icmp_ln94_601, i1 %icmp_ln94_600" [../src/matmul.cpp:94]   --->   Operation 5620 'or' 'or_ln94_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5621 [1/2] (3.34ns)   --->   "%tmp_600 = fcmp_olt  i32 %out_pool_load_299, i32 0" [../src/matmul.cpp:94]   --->   Operation 5621 'fcmp' 'tmp_600' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5622 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_300 = and i1 %or_ln94_300, i1 %tmp_600" [../src/matmul.cpp:94]   --->   Operation 5622 'and' 'and_ln94_300' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5623 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_300, void %._crit_edge444, void" [../src/matmul.cpp:94]   --->   Operation 5623 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 5624 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_299" [../src/matmul.cpp:95]   --->   Operation 5624 'store' 'store_ln95' <Predicate = (and_ln94_300)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_610 : Operation 5625 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge444" [../src/matmul.cpp:95]   --->   Operation 5625 'br' 'br_ln95' <Predicate = (and_ln94_300)> <Delay = 0.00>
ST_610 : Operation 5626 [1/1] (0.00ns)   --->   "%out_pool_addr_300 = getelementptr i32 %out_pool, i64 0, i64 301" [../src/matmul.cpp:94]   --->   Operation 5626 'getelementptr' 'out_pool_addr_300' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 5627 [2/2] (1.35ns)   --->   "%out_pool_load_300 = load i11 %out_pool_addr_300" [../src/matmul.cpp:94]   --->   Operation 5627 'load' 'out_pool_load_300' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 611 <SV = 609> <Delay = 4.70>
ST_611 : Operation 5628 [1/2] (1.35ns)   --->   "%out_pool_load_300 = load i11 %out_pool_addr_300" [../src/matmul.cpp:94]   --->   Operation 5628 'load' 'out_pool_load_300' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_611 : Operation 5629 [1/1] (0.00ns)   --->   "%bitcast_ln94_301 = bitcast i32 %out_pool_load_300" [../src/matmul.cpp:94]   --->   Operation 5629 'bitcast' 'bitcast_ln94_301' <Predicate = true> <Delay = 0.00>
ST_611 : Operation 5630 [1/1] (0.00ns)   --->   "%tmp_601 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_301, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5630 'partselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_611 : Operation 5631 [1/1] (0.00ns)   --->   "%trunc_ln94_301 = trunc i32 %bitcast_ln94_301" [../src/matmul.cpp:94]   --->   Operation 5631 'trunc' 'trunc_ln94_301' <Predicate = true> <Delay = 0.00>
ST_611 : Operation 5632 [1/1] (0.85ns)   --->   "%icmp_ln94_602 = icmp_ne  i8 %tmp_601, i8 255" [../src/matmul.cpp:94]   --->   Operation 5632 'icmp' 'icmp_ln94_602' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5633 [1/1] (0.97ns)   --->   "%icmp_ln94_603 = icmp_eq  i23 %trunc_ln94_301, i23 0" [../src/matmul.cpp:94]   --->   Operation 5633 'icmp' 'icmp_ln94_603' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5634 [2/2] (3.34ns)   --->   "%tmp_602 = fcmp_olt  i32 %out_pool_load_300, i32 0" [../src/matmul.cpp:94]   --->   Operation 5634 'fcmp' 'tmp_602' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 610> <Delay = 5.03>
ST_612 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_301)   --->   "%or_ln94_301 = or i1 %icmp_ln94_603, i1 %icmp_ln94_602" [../src/matmul.cpp:94]   --->   Operation 5635 'or' 'or_ln94_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 5636 [1/2] (3.34ns)   --->   "%tmp_602 = fcmp_olt  i32 %out_pool_load_300, i32 0" [../src/matmul.cpp:94]   --->   Operation 5636 'fcmp' 'tmp_602' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 5637 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_301 = and i1 %or_ln94_301, i1 %tmp_602" [../src/matmul.cpp:94]   --->   Operation 5637 'and' 'and_ln94_301' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 5638 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_301, void %._crit_edge445, void" [../src/matmul.cpp:94]   --->   Operation 5638 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_612 : Operation 5639 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_300" [../src/matmul.cpp:95]   --->   Operation 5639 'store' 'store_ln95' <Predicate = (and_ln94_301)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_612 : Operation 5640 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge445" [../src/matmul.cpp:95]   --->   Operation 5640 'br' 'br_ln95' <Predicate = (and_ln94_301)> <Delay = 0.00>
ST_612 : Operation 5641 [1/1] (0.00ns)   --->   "%out_pool_addr_301 = getelementptr i32 %out_pool, i64 0, i64 302" [../src/matmul.cpp:94]   --->   Operation 5641 'getelementptr' 'out_pool_addr_301' <Predicate = true> <Delay = 0.00>
ST_612 : Operation 5642 [2/2] (1.35ns)   --->   "%out_pool_load_301 = load i11 %out_pool_addr_301" [../src/matmul.cpp:94]   --->   Operation 5642 'load' 'out_pool_load_301' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 613 <SV = 611> <Delay = 4.70>
ST_613 : Operation 5643 [1/2] (1.35ns)   --->   "%out_pool_load_301 = load i11 %out_pool_addr_301" [../src/matmul.cpp:94]   --->   Operation 5643 'load' 'out_pool_load_301' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_613 : Operation 5644 [1/1] (0.00ns)   --->   "%bitcast_ln94_302 = bitcast i32 %out_pool_load_301" [../src/matmul.cpp:94]   --->   Operation 5644 'bitcast' 'bitcast_ln94_302' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_302, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5645 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 5646 [1/1] (0.00ns)   --->   "%trunc_ln94_302 = trunc i32 %bitcast_ln94_302" [../src/matmul.cpp:94]   --->   Operation 5646 'trunc' 'trunc_ln94_302' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 5647 [1/1] (0.85ns)   --->   "%icmp_ln94_604 = icmp_ne  i8 %tmp_603, i8 255" [../src/matmul.cpp:94]   --->   Operation 5647 'icmp' 'icmp_ln94_604' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 5648 [1/1] (0.97ns)   --->   "%icmp_ln94_605 = icmp_eq  i23 %trunc_ln94_302, i23 0" [../src/matmul.cpp:94]   --->   Operation 5648 'icmp' 'icmp_ln94_605' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 5649 [2/2] (3.34ns)   --->   "%tmp_604 = fcmp_olt  i32 %out_pool_load_301, i32 0" [../src/matmul.cpp:94]   --->   Operation 5649 'fcmp' 'tmp_604' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 612> <Delay = 5.03>
ST_614 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_302)   --->   "%or_ln94_302 = or i1 %icmp_ln94_605, i1 %icmp_ln94_604" [../src/matmul.cpp:94]   --->   Operation 5650 'or' 'or_ln94_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5651 [1/2] (3.34ns)   --->   "%tmp_604 = fcmp_olt  i32 %out_pool_load_301, i32 0" [../src/matmul.cpp:94]   --->   Operation 5651 'fcmp' 'tmp_604' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5652 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_302 = and i1 %or_ln94_302, i1 %tmp_604" [../src/matmul.cpp:94]   --->   Operation 5652 'and' 'and_ln94_302' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5653 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_302, void %._crit_edge446, void" [../src/matmul.cpp:94]   --->   Operation 5653 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 5654 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_301" [../src/matmul.cpp:95]   --->   Operation 5654 'store' 'store_ln95' <Predicate = (and_ln94_302)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_614 : Operation 5655 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge446" [../src/matmul.cpp:95]   --->   Operation 5655 'br' 'br_ln95' <Predicate = (and_ln94_302)> <Delay = 0.00>
ST_614 : Operation 5656 [1/1] (0.00ns)   --->   "%out_pool_addr_302 = getelementptr i32 %out_pool, i64 0, i64 303" [../src/matmul.cpp:94]   --->   Operation 5656 'getelementptr' 'out_pool_addr_302' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 5657 [2/2] (1.35ns)   --->   "%out_pool_load_302 = load i11 %out_pool_addr_302" [../src/matmul.cpp:94]   --->   Operation 5657 'load' 'out_pool_load_302' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 615 <SV = 613> <Delay = 4.70>
ST_615 : Operation 5658 [1/2] (1.35ns)   --->   "%out_pool_load_302 = load i11 %out_pool_addr_302" [../src/matmul.cpp:94]   --->   Operation 5658 'load' 'out_pool_load_302' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_615 : Operation 5659 [1/1] (0.00ns)   --->   "%bitcast_ln94_303 = bitcast i32 %out_pool_load_302" [../src/matmul.cpp:94]   --->   Operation 5659 'bitcast' 'bitcast_ln94_303' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 5660 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_303, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5660 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 5661 [1/1] (0.00ns)   --->   "%trunc_ln94_303 = trunc i32 %bitcast_ln94_303" [../src/matmul.cpp:94]   --->   Operation 5661 'trunc' 'trunc_ln94_303' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 5662 [1/1] (0.85ns)   --->   "%icmp_ln94_606 = icmp_ne  i8 %tmp_605, i8 255" [../src/matmul.cpp:94]   --->   Operation 5662 'icmp' 'icmp_ln94_606' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 5663 [1/1] (0.97ns)   --->   "%icmp_ln94_607 = icmp_eq  i23 %trunc_ln94_303, i23 0" [../src/matmul.cpp:94]   --->   Operation 5663 'icmp' 'icmp_ln94_607' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 5664 [2/2] (3.34ns)   --->   "%tmp_606 = fcmp_olt  i32 %out_pool_load_302, i32 0" [../src/matmul.cpp:94]   --->   Operation 5664 'fcmp' 'tmp_606' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 614> <Delay = 5.03>
ST_616 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_303)   --->   "%or_ln94_303 = or i1 %icmp_ln94_607, i1 %icmp_ln94_606" [../src/matmul.cpp:94]   --->   Operation 5665 'or' 'or_ln94_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 5666 [1/2] (3.34ns)   --->   "%tmp_606 = fcmp_olt  i32 %out_pool_load_302, i32 0" [../src/matmul.cpp:94]   --->   Operation 5666 'fcmp' 'tmp_606' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 5667 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_303 = and i1 %or_ln94_303, i1 %tmp_606" [../src/matmul.cpp:94]   --->   Operation 5667 'and' 'and_ln94_303' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 5668 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_303, void %._crit_edge447, void" [../src/matmul.cpp:94]   --->   Operation 5668 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_616 : Operation 5669 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_302" [../src/matmul.cpp:95]   --->   Operation 5669 'store' 'store_ln95' <Predicate = (and_ln94_303)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_616 : Operation 5670 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge447" [../src/matmul.cpp:95]   --->   Operation 5670 'br' 'br_ln95' <Predicate = (and_ln94_303)> <Delay = 0.00>
ST_616 : Operation 5671 [1/1] (0.00ns)   --->   "%out_pool_addr_303 = getelementptr i32 %out_pool, i64 0, i64 304" [../src/matmul.cpp:94]   --->   Operation 5671 'getelementptr' 'out_pool_addr_303' <Predicate = true> <Delay = 0.00>
ST_616 : Operation 5672 [2/2] (1.35ns)   --->   "%out_pool_load_303 = load i11 %out_pool_addr_303" [../src/matmul.cpp:94]   --->   Operation 5672 'load' 'out_pool_load_303' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 617 <SV = 615> <Delay = 4.70>
ST_617 : Operation 5673 [1/2] (1.35ns)   --->   "%out_pool_load_303 = load i11 %out_pool_addr_303" [../src/matmul.cpp:94]   --->   Operation 5673 'load' 'out_pool_load_303' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_617 : Operation 5674 [1/1] (0.00ns)   --->   "%bitcast_ln94_304 = bitcast i32 %out_pool_load_303" [../src/matmul.cpp:94]   --->   Operation 5674 'bitcast' 'bitcast_ln94_304' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5675 [1/1] (0.00ns)   --->   "%tmp_607 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_304, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5675 'partselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5676 [1/1] (0.00ns)   --->   "%trunc_ln94_304 = trunc i32 %bitcast_ln94_304" [../src/matmul.cpp:94]   --->   Operation 5676 'trunc' 'trunc_ln94_304' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5677 [1/1] (0.85ns)   --->   "%icmp_ln94_608 = icmp_ne  i8 %tmp_607, i8 255" [../src/matmul.cpp:94]   --->   Operation 5677 'icmp' 'icmp_ln94_608' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5678 [1/1] (0.97ns)   --->   "%icmp_ln94_609 = icmp_eq  i23 %trunc_ln94_304, i23 0" [../src/matmul.cpp:94]   --->   Operation 5678 'icmp' 'icmp_ln94_609' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5679 [2/2] (3.34ns)   --->   "%tmp_608 = fcmp_olt  i32 %out_pool_load_303, i32 0" [../src/matmul.cpp:94]   --->   Operation 5679 'fcmp' 'tmp_608' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 618 <SV = 616> <Delay = 5.03>
ST_618 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_304)   --->   "%or_ln94_304 = or i1 %icmp_ln94_609, i1 %icmp_ln94_608" [../src/matmul.cpp:94]   --->   Operation 5680 'or' 'or_ln94_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5681 [1/2] (3.34ns)   --->   "%tmp_608 = fcmp_olt  i32 %out_pool_load_303, i32 0" [../src/matmul.cpp:94]   --->   Operation 5681 'fcmp' 'tmp_608' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5682 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_304 = and i1 %or_ln94_304, i1 %tmp_608" [../src/matmul.cpp:94]   --->   Operation 5682 'and' 'and_ln94_304' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5683 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_304, void %._crit_edge448, void" [../src/matmul.cpp:94]   --->   Operation 5683 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5684 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_303" [../src/matmul.cpp:95]   --->   Operation 5684 'store' 'store_ln95' <Predicate = (and_ln94_304)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_618 : Operation 5685 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge448" [../src/matmul.cpp:95]   --->   Operation 5685 'br' 'br_ln95' <Predicate = (and_ln94_304)> <Delay = 0.00>
ST_618 : Operation 5686 [1/1] (0.00ns)   --->   "%out_pool_addr_304 = getelementptr i32 %out_pool, i64 0, i64 305" [../src/matmul.cpp:94]   --->   Operation 5686 'getelementptr' 'out_pool_addr_304' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5687 [2/2] (1.35ns)   --->   "%out_pool_load_304 = load i11 %out_pool_addr_304" [../src/matmul.cpp:94]   --->   Operation 5687 'load' 'out_pool_load_304' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 619 <SV = 617> <Delay = 4.70>
ST_619 : Operation 5688 [1/2] (1.35ns)   --->   "%out_pool_load_304 = load i11 %out_pool_addr_304" [../src/matmul.cpp:94]   --->   Operation 5688 'load' 'out_pool_load_304' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_619 : Operation 5689 [1/1] (0.00ns)   --->   "%bitcast_ln94_305 = bitcast i32 %out_pool_load_304" [../src/matmul.cpp:94]   --->   Operation 5689 'bitcast' 'bitcast_ln94_305' <Predicate = true> <Delay = 0.00>
ST_619 : Operation 5690 [1/1] (0.00ns)   --->   "%tmp_609 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_305, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5690 'partselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_619 : Operation 5691 [1/1] (0.00ns)   --->   "%trunc_ln94_305 = trunc i32 %bitcast_ln94_305" [../src/matmul.cpp:94]   --->   Operation 5691 'trunc' 'trunc_ln94_305' <Predicate = true> <Delay = 0.00>
ST_619 : Operation 5692 [1/1] (0.85ns)   --->   "%icmp_ln94_610 = icmp_ne  i8 %tmp_609, i8 255" [../src/matmul.cpp:94]   --->   Operation 5692 'icmp' 'icmp_ln94_610' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5693 [1/1] (0.97ns)   --->   "%icmp_ln94_611 = icmp_eq  i23 %trunc_ln94_305, i23 0" [../src/matmul.cpp:94]   --->   Operation 5693 'icmp' 'icmp_ln94_611' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5694 [2/2] (3.34ns)   --->   "%tmp_610 = fcmp_olt  i32 %out_pool_load_304, i32 0" [../src/matmul.cpp:94]   --->   Operation 5694 'fcmp' 'tmp_610' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 618> <Delay = 5.03>
ST_620 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_305)   --->   "%or_ln94_305 = or i1 %icmp_ln94_611, i1 %icmp_ln94_610" [../src/matmul.cpp:94]   --->   Operation 5695 'or' 'or_ln94_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 5696 [1/2] (3.34ns)   --->   "%tmp_610 = fcmp_olt  i32 %out_pool_load_304, i32 0" [../src/matmul.cpp:94]   --->   Operation 5696 'fcmp' 'tmp_610' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 5697 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_305 = and i1 %or_ln94_305, i1 %tmp_610" [../src/matmul.cpp:94]   --->   Operation 5697 'and' 'and_ln94_305' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 5698 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_305, void %._crit_edge449, void" [../src/matmul.cpp:94]   --->   Operation 5698 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_620 : Operation 5699 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_304" [../src/matmul.cpp:95]   --->   Operation 5699 'store' 'store_ln95' <Predicate = (and_ln94_305)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_620 : Operation 5700 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge449" [../src/matmul.cpp:95]   --->   Operation 5700 'br' 'br_ln95' <Predicate = (and_ln94_305)> <Delay = 0.00>
ST_620 : Operation 5701 [1/1] (0.00ns)   --->   "%out_pool_addr_305 = getelementptr i32 %out_pool, i64 0, i64 306" [../src/matmul.cpp:94]   --->   Operation 5701 'getelementptr' 'out_pool_addr_305' <Predicate = true> <Delay = 0.00>
ST_620 : Operation 5702 [2/2] (1.35ns)   --->   "%out_pool_load_305 = load i11 %out_pool_addr_305" [../src/matmul.cpp:94]   --->   Operation 5702 'load' 'out_pool_load_305' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 621 <SV = 619> <Delay = 4.70>
ST_621 : Operation 5703 [1/2] (1.35ns)   --->   "%out_pool_load_305 = load i11 %out_pool_addr_305" [../src/matmul.cpp:94]   --->   Operation 5703 'load' 'out_pool_load_305' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_621 : Operation 5704 [1/1] (0.00ns)   --->   "%bitcast_ln94_306 = bitcast i32 %out_pool_load_305" [../src/matmul.cpp:94]   --->   Operation 5704 'bitcast' 'bitcast_ln94_306' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5705 [1/1] (0.00ns)   --->   "%tmp_611 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_306, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5705 'partselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5706 [1/1] (0.00ns)   --->   "%trunc_ln94_306 = trunc i32 %bitcast_ln94_306" [../src/matmul.cpp:94]   --->   Operation 5706 'trunc' 'trunc_ln94_306' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5707 [1/1] (0.85ns)   --->   "%icmp_ln94_612 = icmp_ne  i8 %tmp_611, i8 255" [../src/matmul.cpp:94]   --->   Operation 5707 'icmp' 'icmp_ln94_612' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5708 [1/1] (0.97ns)   --->   "%icmp_ln94_613 = icmp_eq  i23 %trunc_ln94_306, i23 0" [../src/matmul.cpp:94]   --->   Operation 5708 'icmp' 'icmp_ln94_613' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5709 [2/2] (3.34ns)   --->   "%tmp_612 = fcmp_olt  i32 %out_pool_load_305, i32 0" [../src/matmul.cpp:94]   --->   Operation 5709 'fcmp' 'tmp_612' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 620> <Delay = 5.03>
ST_622 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_306)   --->   "%or_ln94_306 = or i1 %icmp_ln94_613, i1 %icmp_ln94_612" [../src/matmul.cpp:94]   --->   Operation 5710 'or' 'or_ln94_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5711 [1/2] (3.34ns)   --->   "%tmp_612 = fcmp_olt  i32 %out_pool_load_305, i32 0" [../src/matmul.cpp:94]   --->   Operation 5711 'fcmp' 'tmp_612' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5712 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_306 = and i1 %or_ln94_306, i1 %tmp_612" [../src/matmul.cpp:94]   --->   Operation 5712 'and' 'and_ln94_306' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5713 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_306, void %._crit_edge450, void" [../src/matmul.cpp:94]   --->   Operation 5713 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 5714 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_305" [../src/matmul.cpp:95]   --->   Operation 5714 'store' 'store_ln95' <Predicate = (and_ln94_306)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_622 : Operation 5715 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge450" [../src/matmul.cpp:95]   --->   Operation 5715 'br' 'br_ln95' <Predicate = (and_ln94_306)> <Delay = 0.00>
ST_622 : Operation 5716 [1/1] (0.00ns)   --->   "%out_pool_addr_306 = getelementptr i32 %out_pool, i64 0, i64 307" [../src/matmul.cpp:94]   --->   Operation 5716 'getelementptr' 'out_pool_addr_306' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 5717 [2/2] (1.35ns)   --->   "%out_pool_load_306 = load i11 %out_pool_addr_306" [../src/matmul.cpp:94]   --->   Operation 5717 'load' 'out_pool_load_306' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 623 <SV = 621> <Delay = 4.70>
ST_623 : Operation 5718 [1/2] (1.35ns)   --->   "%out_pool_load_306 = load i11 %out_pool_addr_306" [../src/matmul.cpp:94]   --->   Operation 5718 'load' 'out_pool_load_306' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_623 : Operation 5719 [1/1] (0.00ns)   --->   "%bitcast_ln94_307 = bitcast i32 %out_pool_load_306" [../src/matmul.cpp:94]   --->   Operation 5719 'bitcast' 'bitcast_ln94_307' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 5720 [1/1] (0.00ns)   --->   "%tmp_613 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_307, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5720 'partselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 5721 [1/1] (0.00ns)   --->   "%trunc_ln94_307 = trunc i32 %bitcast_ln94_307" [../src/matmul.cpp:94]   --->   Operation 5721 'trunc' 'trunc_ln94_307' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 5722 [1/1] (0.85ns)   --->   "%icmp_ln94_614 = icmp_ne  i8 %tmp_613, i8 255" [../src/matmul.cpp:94]   --->   Operation 5722 'icmp' 'icmp_ln94_614' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5723 [1/1] (0.97ns)   --->   "%icmp_ln94_615 = icmp_eq  i23 %trunc_ln94_307, i23 0" [../src/matmul.cpp:94]   --->   Operation 5723 'icmp' 'icmp_ln94_615' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5724 [2/2] (3.34ns)   --->   "%tmp_614 = fcmp_olt  i32 %out_pool_load_306, i32 0" [../src/matmul.cpp:94]   --->   Operation 5724 'fcmp' 'tmp_614' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 622> <Delay = 5.03>
ST_624 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_307)   --->   "%or_ln94_307 = or i1 %icmp_ln94_615, i1 %icmp_ln94_614" [../src/matmul.cpp:94]   --->   Operation 5725 'or' 'or_ln94_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 5726 [1/2] (3.34ns)   --->   "%tmp_614 = fcmp_olt  i32 %out_pool_load_306, i32 0" [../src/matmul.cpp:94]   --->   Operation 5726 'fcmp' 'tmp_614' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 5727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_307 = and i1 %or_ln94_307, i1 %tmp_614" [../src/matmul.cpp:94]   --->   Operation 5727 'and' 'and_ln94_307' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 5728 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_307, void %._crit_edge451, void" [../src/matmul.cpp:94]   --->   Operation 5728 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 5729 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_306" [../src/matmul.cpp:95]   --->   Operation 5729 'store' 'store_ln95' <Predicate = (and_ln94_307)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_624 : Operation 5730 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge451" [../src/matmul.cpp:95]   --->   Operation 5730 'br' 'br_ln95' <Predicate = (and_ln94_307)> <Delay = 0.00>
ST_624 : Operation 5731 [1/1] (0.00ns)   --->   "%out_pool_addr_307 = getelementptr i32 %out_pool, i64 0, i64 308" [../src/matmul.cpp:94]   --->   Operation 5731 'getelementptr' 'out_pool_addr_307' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 5732 [2/2] (1.35ns)   --->   "%out_pool_load_307 = load i11 %out_pool_addr_307" [../src/matmul.cpp:94]   --->   Operation 5732 'load' 'out_pool_load_307' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 625 <SV = 623> <Delay = 4.70>
ST_625 : Operation 5733 [1/2] (1.35ns)   --->   "%out_pool_load_307 = load i11 %out_pool_addr_307" [../src/matmul.cpp:94]   --->   Operation 5733 'load' 'out_pool_load_307' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_625 : Operation 5734 [1/1] (0.00ns)   --->   "%bitcast_ln94_308 = bitcast i32 %out_pool_load_307" [../src/matmul.cpp:94]   --->   Operation 5734 'bitcast' 'bitcast_ln94_308' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 5735 [1/1] (0.00ns)   --->   "%tmp_615 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_308, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5735 'partselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 5736 [1/1] (0.00ns)   --->   "%trunc_ln94_308 = trunc i32 %bitcast_ln94_308" [../src/matmul.cpp:94]   --->   Operation 5736 'trunc' 'trunc_ln94_308' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 5737 [1/1] (0.85ns)   --->   "%icmp_ln94_616 = icmp_ne  i8 %tmp_615, i8 255" [../src/matmul.cpp:94]   --->   Operation 5737 'icmp' 'icmp_ln94_616' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 5738 [1/1] (0.97ns)   --->   "%icmp_ln94_617 = icmp_eq  i23 %trunc_ln94_308, i23 0" [../src/matmul.cpp:94]   --->   Operation 5738 'icmp' 'icmp_ln94_617' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 5739 [2/2] (3.34ns)   --->   "%tmp_616 = fcmp_olt  i32 %out_pool_load_307, i32 0" [../src/matmul.cpp:94]   --->   Operation 5739 'fcmp' 'tmp_616' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 624> <Delay = 5.03>
ST_626 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_308)   --->   "%or_ln94_308 = or i1 %icmp_ln94_617, i1 %icmp_ln94_616" [../src/matmul.cpp:94]   --->   Operation 5740 'or' 'or_ln94_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 5741 [1/2] (3.34ns)   --->   "%tmp_616 = fcmp_olt  i32 %out_pool_load_307, i32 0" [../src/matmul.cpp:94]   --->   Operation 5741 'fcmp' 'tmp_616' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 5742 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_308 = and i1 %or_ln94_308, i1 %tmp_616" [../src/matmul.cpp:94]   --->   Operation 5742 'and' 'and_ln94_308' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 5743 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_308, void %._crit_edge452, void" [../src/matmul.cpp:94]   --->   Operation 5743 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 5744 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_307" [../src/matmul.cpp:95]   --->   Operation 5744 'store' 'store_ln95' <Predicate = (and_ln94_308)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_626 : Operation 5745 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge452" [../src/matmul.cpp:95]   --->   Operation 5745 'br' 'br_ln95' <Predicate = (and_ln94_308)> <Delay = 0.00>
ST_626 : Operation 5746 [1/1] (0.00ns)   --->   "%out_pool_addr_308 = getelementptr i32 %out_pool, i64 0, i64 309" [../src/matmul.cpp:94]   --->   Operation 5746 'getelementptr' 'out_pool_addr_308' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 5747 [2/2] (1.35ns)   --->   "%out_pool_load_308 = load i11 %out_pool_addr_308" [../src/matmul.cpp:94]   --->   Operation 5747 'load' 'out_pool_load_308' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 627 <SV = 625> <Delay = 4.70>
ST_627 : Operation 5748 [1/2] (1.35ns)   --->   "%out_pool_load_308 = load i11 %out_pool_addr_308" [../src/matmul.cpp:94]   --->   Operation 5748 'load' 'out_pool_load_308' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_627 : Operation 5749 [1/1] (0.00ns)   --->   "%bitcast_ln94_309 = bitcast i32 %out_pool_load_308" [../src/matmul.cpp:94]   --->   Operation 5749 'bitcast' 'bitcast_ln94_309' <Predicate = true> <Delay = 0.00>
ST_627 : Operation 5750 [1/1] (0.00ns)   --->   "%tmp_617 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_309, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5750 'partselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_627 : Operation 5751 [1/1] (0.00ns)   --->   "%trunc_ln94_309 = trunc i32 %bitcast_ln94_309" [../src/matmul.cpp:94]   --->   Operation 5751 'trunc' 'trunc_ln94_309' <Predicate = true> <Delay = 0.00>
ST_627 : Operation 5752 [1/1] (0.85ns)   --->   "%icmp_ln94_618 = icmp_ne  i8 %tmp_617, i8 255" [../src/matmul.cpp:94]   --->   Operation 5752 'icmp' 'icmp_ln94_618' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 5753 [1/1] (0.97ns)   --->   "%icmp_ln94_619 = icmp_eq  i23 %trunc_ln94_309, i23 0" [../src/matmul.cpp:94]   --->   Operation 5753 'icmp' 'icmp_ln94_619' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 5754 [2/2] (3.34ns)   --->   "%tmp_618 = fcmp_olt  i32 %out_pool_load_308, i32 0" [../src/matmul.cpp:94]   --->   Operation 5754 'fcmp' 'tmp_618' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 626> <Delay = 5.03>
ST_628 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_309)   --->   "%or_ln94_309 = or i1 %icmp_ln94_619, i1 %icmp_ln94_618" [../src/matmul.cpp:94]   --->   Operation 5755 'or' 'or_ln94_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 5756 [1/2] (3.34ns)   --->   "%tmp_618 = fcmp_olt  i32 %out_pool_load_308, i32 0" [../src/matmul.cpp:94]   --->   Operation 5756 'fcmp' 'tmp_618' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 5757 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_309 = and i1 %or_ln94_309, i1 %tmp_618" [../src/matmul.cpp:94]   --->   Operation 5757 'and' 'and_ln94_309' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 5758 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_309, void %._crit_edge453, void" [../src/matmul.cpp:94]   --->   Operation 5758 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_628 : Operation 5759 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_308" [../src/matmul.cpp:95]   --->   Operation 5759 'store' 'store_ln95' <Predicate = (and_ln94_309)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_628 : Operation 5760 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge453" [../src/matmul.cpp:95]   --->   Operation 5760 'br' 'br_ln95' <Predicate = (and_ln94_309)> <Delay = 0.00>
ST_628 : Operation 5761 [1/1] (0.00ns)   --->   "%out_pool_addr_309 = getelementptr i32 %out_pool, i64 0, i64 310" [../src/matmul.cpp:94]   --->   Operation 5761 'getelementptr' 'out_pool_addr_309' <Predicate = true> <Delay = 0.00>
ST_628 : Operation 5762 [2/2] (1.35ns)   --->   "%out_pool_load_309 = load i11 %out_pool_addr_309" [../src/matmul.cpp:94]   --->   Operation 5762 'load' 'out_pool_load_309' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 629 <SV = 627> <Delay = 4.70>
ST_629 : Operation 5763 [1/2] (1.35ns)   --->   "%out_pool_load_309 = load i11 %out_pool_addr_309" [../src/matmul.cpp:94]   --->   Operation 5763 'load' 'out_pool_load_309' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_629 : Operation 5764 [1/1] (0.00ns)   --->   "%bitcast_ln94_310 = bitcast i32 %out_pool_load_309" [../src/matmul.cpp:94]   --->   Operation 5764 'bitcast' 'bitcast_ln94_310' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 5765 [1/1] (0.00ns)   --->   "%tmp_619 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_310, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5765 'partselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 5766 [1/1] (0.00ns)   --->   "%trunc_ln94_310 = trunc i32 %bitcast_ln94_310" [../src/matmul.cpp:94]   --->   Operation 5766 'trunc' 'trunc_ln94_310' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 5767 [1/1] (0.85ns)   --->   "%icmp_ln94_620 = icmp_ne  i8 %tmp_619, i8 255" [../src/matmul.cpp:94]   --->   Operation 5767 'icmp' 'icmp_ln94_620' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 5768 [1/1] (0.97ns)   --->   "%icmp_ln94_621 = icmp_eq  i23 %trunc_ln94_310, i23 0" [../src/matmul.cpp:94]   --->   Operation 5768 'icmp' 'icmp_ln94_621' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 5769 [2/2] (3.34ns)   --->   "%tmp_620 = fcmp_olt  i32 %out_pool_load_309, i32 0" [../src/matmul.cpp:94]   --->   Operation 5769 'fcmp' 'tmp_620' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 628> <Delay = 5.03>
ST_630 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_310)   --->   "%or_ln94_310 = or i1 %icmp_ln94_621, i1 %icmp_ln94_620" [../src/matmul.cpp:94]   --->   Operation 5770 'or' 'or_ln94_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 5771 [1/2] (3.34ns)   --->   "%tmp_620 = fcmp_olt  i32 %out_pool_load_309, i32 0" [../src/matmul.cpp:94]   --->   Operation 5771 'fcmp' 'tmp_620' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 5772 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_310 = and i1 %or_ln94_310, i1 %tmp_620" [../src/matmul.cpp:94]   --->   Operation 5772 'and' 'and_ln94_310' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 5773 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_310, void %._crit_edge454, void" [../src/matmul.cpp:94]   --->   Operation 5773 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 5774 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_309" [../src/matmul.cpp:95]   --->   Operation 5774 'store' 'store_ln95' <Predicate = (and_ln94_310)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_630 : Operation 5775 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge454" [../src/matmul.cpp:95]   --->   Operation 5775 'br' 'br_ln95' <Predicate = (and_ln94_310)> <Delay = 0.00>
ST_630 : Operation 5776 [1/1] (0.00ns)   --->   "%out_pool_addr_310 = getelementptr i32 %out_pool, i64 0, i64 311" [../src/matmul.cpp:94]   --->   Operation 5776 'getelementptr' 'out_pool_addr_310' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 5777 [2/2] (1.35ns)   --->   "%out_pool_load_310 = load i11 %out_pool_addr_310" [../src/matmul.cpp:94]   --->   Operation 5777 'load' 'out_pool_load_310' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 631 <SV = 629> <Delay = 4.70>
ST_631 : Operation 5778 [1/2] (1.35ns)   --->   "%out_pool_load_310 = load i11 %out_pool_addr_310" [../src/matmul.cpp:94]   --->   Operation 5778 'load' 'out_pool_load_310' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_631 : Operation 5779 [1/1] (0.00ns)   --->   "%bitcast_ln94_311 = bitcast i32 %out_pool_load_310" [../src/matmul.cpp:94]   --->   Operation 5779 'bitcast' 'bitcast_ln94_311' <Predicate = true> <Delay = 0.00>
ST_631 : Operation 5780 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_311, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5780 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_631 : Operation 5781 [1/1] (0.00ns)   --->   "%trunc_ln94_311 = trunc i32 %bitcast_ln94_311" [../src/matmul.cpp:94]   --->   Operation 5781 'trunc' 'trunc_ln94_311' <Predicate = true> <Delay = 0.00>
ST_631 : Operation 5782 [1/1] (0.85ns)   --->   "%icmp_ln94_622 = icmp_ne  i8 %tmp_621, i8 255" [../src/matmul.cpp:94]   --->   Operation 5782 'icmp' 'icmp_ln94_622' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 5783 [1/1] (0.97ns)   --->   "%icmp_ln94_623 = icmp_eq  i23 %trunc_ln94_311, i23 0" [../src/matmul.cpp:94]   --->   Operation 5783 'icmp' 'icmp_ln94_623' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 5784 [2/2] (3.34ns)   --->   "%tmp_622 = fcmp_olt  i32 %out_pool_load_310, i32 0" [../src/matmul.cpp:94]   --->   Operation 5784 'fcmp' 'tmp_622' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 630> <Delay = 5.03>
ST_632 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_311)   --->   "%or_ln94_311 = or i1 %icmp_ln94_623, i1 %icmp_ln94_622" [../src/matmul.cpp:94]   --->   Operation 5785 'or' 'or_ln94_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 5786 [1/2] (3.34ns)   --->   "%tmp_622 = fcmp_olt  i32 %out_pool_load_310, i32 0" [../src/matmul.cpp:94]   --->   Operation 5786 'fcmp' 'tmp_622' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 5787 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_311 = and i1 %or_ln94_311, i1 %tmp_622" [../src/matmul.cpp:94]   --->   Operation 5787 'and' 'and_ln94_311' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 5788 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_311, void %._crit_edge455, void" [../src/matmul.cpp:94]   --->   Operation 5788 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 5789 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_310" [../src/matmul.cpp:95]   --->   Operation 5789 'store' 'store_ln95' <Predicate = (and_ln94_311)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_632 : Operation 5790 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge455" [../src/matmul.cpp:95]   --->   Operation 5790 'br' 'br_ln95' <Predicate = (and_ln94_311)> <Delay = 0.00>
ST_632 : Operation 5791 [1/1] (0.00ns)   --->   "%out_pool_addr_311 = getelementptr i32 %out_pool, i64 0, i64 312" [../src/matmul.cpp:94]   --->   Operation 5791 'getelementptr' 'out_pool_addr_311' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 5792 [2/2] (1.35ns)   --->   "%out_pool_load_311 = load i11 %out_pool_addr_311" [../src/matmul.cpp:94]   --->   Operation 5792 'load' 'out_pool_load_311' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 633 <SV = 631> <Delay = 4.70>
ST_633 : Operation 5793 [1/2] (1.35ns)   --->   "%out_pool_load_311 = load i11 %out_pool_addr_311" [../src/matmul.cpp:94]   --->   Operation 5793 'load' 'out_pool_load_311' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_633 : Operation 5794 [1/1] (0.00ns)   --->   "%bitcast_ln94_312 = bitcast i32 %out_pool_load_311" [../src/matmul.cpp:94]   --->   Operation 5794 'bitcast' 'bitcast_ln94_312' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 5795 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_312, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5795 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 5796 [1/1] (0.00ns)   --->   "%trunc_ln94_312 = trunc i32 %bitcast_ln94_312" [../src/matmul.cpp:94]   --->   Operation 5796 'trunc' 'trunc_ln94_312' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 5797 [1/1] (0.85ns)   --->   "%icmp_ln94_624 = icmp_ne  i8 %tmp_623, i8 255" [../src/matmul.cpp:94]   --->   Operation 5797 'icmp' 'icmp_ln94_624' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 5798 [1/1] (0.97ns)   --->   "%icmp_ln94_625 = icmp_eq  i23 %trunc_ln94_312, i23 0" [../src/matmul.cpp:94]   --->   Operation 5798 'icmp' 'icmp_ln94_625' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 5799 [2/2] (3.34ns)   --->   "%tmp_624 = fcmp_olt  i32 %out_pool_load_311, i32 0" [../src/matmul.cpp:94]   --->   Operation 5799 'fcmp' 'tmp_624' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 632> <Delay = 5.03>
ST_634 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_312)   --->   "%or_ln94_312 = or i1 %icmp_ln94_625, i1 %icmp_ln94_624" [../src/matmul.cpp:94]   --->   Operation 5800 'or' 'or_ln94_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 5801 [1/2] (3.34ns)   --->   "%tmp_624 = fcmp_olt  i32 %out_pool_load_311, i32 0" [../src/matmul.cpp:94]   --->   Operation 5801 'fcmp' 'tmp_624' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 5802 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_312 = and i1 %or_ln94_312, i1 %tmp_624" [../src/matmul.cpp:94]   --->   Operation 5802 'and' 'and_ln94_312' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 5803 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_312, void %._crit_edge456, void" [../src/matmul.cpp:94]   --->   Operation 5803 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 5804 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_311" [../src/matmul.cpp:95]   --->   Operation 5804 'store' 'store_ln95' <Predicate = (and_ln94_312)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_634 : Operation 5805 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge456" [../src/matmul.cpp:95]   --->   Operation 5805 'br' 'br_ln95' <Predicate = (and_ln94_312)> <Delay = 0.00>
ST_634 : Operation 5806 [1/1] (0.00ns)   --->   "%out_pool_addr_312 = getelementptr i32 %out_pool, i64 0, i64 313" [../src/matmul.cpp:94]   --->   Operation 5806 'getelementptr' 'out_pool_addr_312' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 5807 [2/2] (1.35ns)   --->   "%out_pool_load_312 = load i11 %out_pool_addr_312" [../src/matmul.cpp:94]   --->   Operation 5807 'load' 'out_pool_load_312' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 635 <SV = 633> <Delay = 4.70>
ST_635 : Operation 5808 [1/2] (1.35ns)   --->   "%out_pool_load_312 = load i11 %out_pool_addr_312" [../src/matmul.cpp:94]   --->   Operation 5808 'load' 'out_pool_load_312' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_635 : Operation 5809 [1/1] (0.00ns)   --->   "%bitcast_ln94_313 = bitcast i32 %out_pool_load_312" [../src/matmul.cpp:94]   --->   Operation 5809 'bitcast' 'bitcast_ln94_313' <Predicate = true> <Delay = 0.00>
ST_635 : Operation 5810 [1/1] (0.00ns)   --->   "%tmp_625 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_313, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5810 'partselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_635 : Operation 5811 [1/1] (0.00ns)   --->   "%trunc_ln94_313 = trunc i32 %bitcast_ln94_313" [../src/matmul.cpp:94]   --->   Operation 5811 'trunc' 'trunc_ln94_313' <Predicate = true> <Delay = 0.00>
ST_635 : Operation 5812 [1/1] (0.85ns)   --->   "%icmp_ln94_626 = icmp_ne  i8 %tmp_625, i8 255" [../src/matmul.cpp:94]   --->   Operation 5812 'icmp' 'icmp_ln94_626' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 5813 [1/1] (0.97ns)   --->   "%icmp_ln94_627 = icmp_eq  i23 %trunc_ln94_313, i23 0" [../src/matmul.cpp:94]   --->   Operation 5813 'icmp' 'icmp_ln94_627' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 5814 [2/2] (3.34ns)   --->   "%tmp_626 = fcmp_olt  i32 %out_pool_load_312, i32 0" [../src/matmul.cpp:94]   --->   Operation 5814 'fcmp' 'tmp_626' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 634> <Delay = 5.03>
ST_636 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_313)   --->   "%or_ln94_313 = or i1 %icmp_ln94_627, i1 %icmp_ln94_626" [../src/matmul.cpp:94]   --->   Operation 5815 'or' 'or_ln94_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 5816 [1/2] (3.34ns)   --->   "%tmp_626 = fcmp_olt  i32 %out_pool_load_312, i32 0" [../src/matmul.cpp:94]   --->   Operation 5816 'fcmp' 'tmp_626' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 5817 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_313 = and i1 %or_ln94_313, i1 %tmp_626" [../src/matmul.cpp:94]   --->   Operation 5817 'and' 'and_ln94_313' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 5818 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_313, void %._crit_edge457, void" [../src/matmul.cpp:94]   --->   Operation 5818 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 5819 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_312" [../src/matmul.cpp:95]   --->   Operation 5819 'store' 'store_ln95' <Predicate = (and_ln94_313)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_636 : Operation 5820 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge457" [../src/matmul.cpp:95]   --->   Operation 5820 'br' 'br_ln95' <Predicate = (and_ln94_313)> <Delay = 0.00>
ST_636 : Operation 5821 [1/1] (0.00ns)   --->   "%out_pool_addr_313 = getelementptr i32 %out_pool, i64 0, i64 314" [../src/matmul.cpp:94]   --->   Operation 5821 'getelementptr' 'out_pool_addr_313' <Predicate = true> <Delay = 0.00>
ST_636 : Operation 5822 [2/2] (1.35ns)   --->   "%out_pool_load_313 = load i11 %out_pool_addr_313" [../src/matmul.cpp:94]   --->   Operation 5822 'load' 'out_pool_load_313' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 637 <SV = 635> <Delay = 4.70>
ST_637 : Operation 5823 [1/2] (1.35ns)   --->   "%out_pool_load_313 = load i11 %out_pool_addr_313" [../src/matmul.cpp:94]   --->   Operation 5823 'load' 'out_pool_load_313' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_637 : Operation 5824 [1/1] (0.00ns)   --->   "%bitcast_ln94_314 = bitcast i32 %out_pool_load_313" [../src/matmul.cpp:94]   --->   Operation 5824 'bitcast' 'bitcast_ln94_314' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 5825 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_314, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5825 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 5826 [1/1] (0.00ns)   --->   "%trunc_ln94_314 = trunc i32 %bitcast_ln94_314" [../src/matmul.cpp:94]   --->   Operation 5826 'trunc' 'trunc_ln94_314' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 5827 [1/1] (0.85ns)   --->   "%icmp_ln94_628 = icmp_ne  i8 %tmp_627, i8 255" [../src/matmul.cpp:94]   --->   Operation 5827 'icmp' 'icmp_ln94_628' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 5828 [1/1] (0.97ns)   --->   "%icmp_ln94_629 = icmp_eq  i23 %trunc_ln94_314, i23 0" [../src/matmul.cpp:94]   --->   Operation 5828 'icmp' 'icmp_ln94_629' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 5829 [2/2] (3.34ns)   --->   "%tmp_628 = fcmp_olt  i32 %out_pool_load_313, i32 0" [../src/matmul.cpp:94]   --->   Operation 5829 'fcmp' 'tmp_628' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 636> <Delay = 5.03>
ST_638 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_314)   --->   "%or_ln94_314 = or i1 %icmp_ln94_629, i1 %icmp_ln94_628" [../src/matmul.cpp:94]   --->   Operation 5830 'or' 'or_ln94_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 5831 [1/2] (3.34ns)   --->   "%tmp_628 = fcmp_olt  i32 %out_pool_load_313, i32 0" [../src/matmul.cpp:94]   --->   Operation 5831 'fcmp' 'tmp_628' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 5832 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_314 = and i1 %or_ln94_314, i1 %tmp_628" [../src/matmul.cpp:94]   --->   Operation 5832 'and' 'and_ln94_314' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 5833 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_314, void %._crit_edge458, void" [../src/matmul.cpp:94]   --->   Operation 5833 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 5834 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_313" [../src/matmul.cpp:95]   --->   Operation 5834 'store' 'store_ln95' <Predicate = (and_ln94_314)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_638 : Operation 5835 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge458" [../src/matmul.cpp:95]   --->   Operation 5835 'br' 'br_ln95' <Predicate = (and_ln94_314)> <Delay = 0.00>
ST_638 : Operation 5836 [1/1] (0.00ns)   --->   "%out_pool_addr_314 = getelementptr i32 %out_pool, i64 0, i64 315" [../src/matmul.cpp:94]   --->   Operation 5836 'getelementptr' 'out_pool_addr_314' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 5837 [2/2] (1.35ns)   --->   "%out_pool_load_314 = load i11 %out_pool_addr_314" [../src/matmul.cpp:94]   --->   Operation 5837 'load' 'out_pool_load_314' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 639 <SV = 637> <Delay = 4.70>
ST_639 : Operation 5838 [1/2] (1.35ns)   --->   "%out_pool_load_314 = load i11 %out_pool_addr_314" [../src/matmul.cpp:94]   --->   Operation 5838 'load' 'out_pool_load_314' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_639 : Operation 5839 [1/1] (0.00ns)   --->   "%bitcast_ln94_315 = bitcast i32 %out_pool_load_314" [../src/matmul.cpp:94]   --->   Operation 5839 'bitcast' 'bitcast_ln94_315' <Predicate = true> <Delay = 0.00>
ST_639 : Operation 5840 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_315, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5840 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_639 : Operation 5841 [1/1] (0.00ns)   --->   "%trunc_ln94_315 = trunc i32 %bitcast_ln94_315" [../src/matmul.cpp:94]   --->   Operation 5841 'trunc' 'trunc_ln94_315' <Predicate = true> <Delay = 0.00>
ST_639 : Operation 5842 [1/1] (0.85ns)   --->   "%icmp_ln94_630 = icmp_ne  i8 %tmp_629, i8 255" [../src/matmul.cpp:94]   --->   Operation 5842 'icmp' 'icmp_ln94_630' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 5843 [1/1] (0.97ns)   --->   "%icmp_ln94_631 = icmp_eq  i23 %trunc_ln94_315, i23 0" [../src/matmul.cpp:94]   --->   Operation 5843 'icmp' 'icmp_ln94_631' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 5844 [2/2] (3.34ns)   --->   "%tmp_630 = fcmp_olt  i32 %out_pool_load_314, i32 0" [../src/matmul.cpp:94]   --->   Operation 5844 'fcmp' 'tmp_630' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 638> <Delay = 5.03>
ST_640 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_315)   --->   "%or_ln94_315 = or i1 %icmp_ln94_631, i1 %icmp_ln94_630" [../src/matmul.cpp:94]   --->   Operation 5845 'or' 'or_ln94_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 5846 [1/2] (3.34ns)   --->   "%tmp_630 = fcmp_olt  i32 %out_pool_load_314, i32 0" [../src/matmul.cpp:94]   --->   Operation 5846 'fcmp' 'tmp_630' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 5847 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_315 = and i1 %or_ln94_315, i1 %tmp_630" [../src/matmul.cpp:94]   --->   Operation 5847 'and' 'and_ln94_315' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 5848 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_315, void %._crit_edge459, void" [../src/matmul.cpp:94]   --->   Operation 5848 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 5849 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_314" [../src/matmul.cpp:95]   --->   Operation 5849 'store' 'store_ln95' <Predicate = (and_ln94_315)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_640 : Operation 5850 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge459" [../src/matmul.cpp:95]   --->   Operation 5850 'br' 'br_ln95' <Predicate = (and_ln94_315)> <Delay = 0.00>
ST_640 : Operation 5851 [1/1] (0.00ns)   --->   "%out_pool_addr_315 = getelementptr i32 %out_pool, i64 0, i64 316" [../src/matmul.cpp:94]   --->   Operation 5851 'getelementptr' 'out_pool_addr_315' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 5852 [2/2] (1.35ns)   --->   "%out_pool_load_315 = load i11 %out_pool_addr_315" [../src/matmul.cpp:94]   --->   Operation 5852 'load' 'out_pool_load_315' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 641 <SV = 639> <Delay = 4.70>
ST_641 : Operation 5853 [1/2] (1.35ns)   --->   "%out_pool_load_315 = load i11 %out_pool_addr_315" [../src/matmul.cpp:94]   --->   Operation 5853 'load' 'out_pool_load_315' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_641 : Operation 5854 [1/1] (0.00ns)   --->   "%bitcast_ln94_316 = bitcast i32 %out_pool_load_315" [../src/matmul.cpp:94]   --->   Operation 5854 'bitcast' 'bitcast_ln94_316' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 5855 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_316, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5855 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 5856 [1/1] (0.00ns)   --->   "%trunc_ln94_316 = trunc i32 %bitcast_ln94_316" [../src/matmul.cpp:94]   --->   Operation 5856 'trunc' 'trunc_ln94_316' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 5857 [1/1] (0.85ns)   --->   "%icmp_ln94_632 = icmp_ne  i8 %tmp_631, i8 255" [../src/matmul.cpp:94]   --->   Operation 5857 'icmp' 'icmp_ln94_632' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 5858 [1/1] (0.97ns)   --->   "%icmp_ln94_633 = icmp_eq  i23 %trunc_ln94_316, i23 0" [../src/matmul.cpp:94]   --->   Operation 5858 'icmp' 'icmp_ln94_633' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 5859 [2/2] (3.34ns)   --->   "%tmp_632 = fcmp_olt  i32 %out_pool_load_315, i32 0" [../src/matmul.cpp:94]   --->   Operation 5859 'fcmp' 'tmp_632' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 640> <Delay = 5.03>
ST_642 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_316)   --->   "%or_ln94_316 = or i1 %icmp_ln94_633, i1 %icmp_ln94_632" [../src/matmul.cpp:94]   --->   Operation 5860 'or' 'or_ln94_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5861 [1/2] (3.34ns)   --->   "%tmp_632 = fcmp_olt  i32 %out_pool_load_315, i32 0" [../src/matmul.cpp:94]   --->   Operation 5861 'fcmp' 'tmp_632' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5862 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_316 = and i1 %or_ln94_316, i1 %tmp_632" [../src/matmul.cpp:94]   --->   Operation 5862 'and' 'and_ln94_316' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5863 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_316, void %._crit_edge460, void" [../src/matmul.cpp:94]   --->   Operation 5863 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5864 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_315" [../src/matmul.cpp:95]   --->   Operation 5864 'store' 'store_ln95' <Predicate = (and_ln94_316)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_642 : Operation 5865 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge460" [../src/matmul.cpp:95]   --->   Operation 5865 'br' 'br_ln95' <Predicate = (and_ln94_316)> <Delay = 0.00>
ST_642 : Operation 5866 [1/1] (0.00ns)   --->   "%out_pool_addr_316 = getelementptr i32 %out_pool, i64 0, i64 317" [../src/matmul.cpp:94]   --->   Operation 5866 'getelementptr' 'out_pool_addr_316' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5867 [2/2] (1.35ns)   --->   "%out_pool_load_316 = load i11 %out_pool_addr_316" [../src/matmul.cpp:94]   --->   Operation 5867 'load' 'out_pool_load_316' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 643 <SV = 641> <Delay = 4.70>
ST_643 : Operation 5868 [1/2] (1.35ns)   --->   "%out_pool_load_316 = load i11 %out_pool_addr_316" [../src/matmul.cpp:94]   --->   Operation 5868 'load' 'out_pool_load_316' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_643 : Operation 5869 [1/1] (0.00ns)   --->   "%bitcast_ln94_317 = bitcast i32 %out_pool_load_316" [../src/matmul.cpp:94]   --->   Operation 5869 'bitcast' 'bitcast_ln94_317' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5870 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_317, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5870 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5871 [1/1] (0.00ns)   --->   "%trunc_ln94_317 = trunc i32 %bitcast_ln94_317" [../src/matmul.cpp:94]   --->   Operation 5871 'trunc' 'trunc_ln94_317' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5872 [1/1] (0.85ns)   --->   "%icmp_ln94_634 = icmp_ne  i8 %tmp_633, i8 255" [../src/matmul.cpp:94]   --->   Operation 5872 'icmp' 'icmp_ln94_634' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5873 [1/1] (0.97ns)   --->   "%icmp_ln94_635 = icmp_eq  i23 %trunc_ln94_317, i23 0" [../src/matmul.cpp:94]   --->   Operation 5873 'icmp' 'icmp_ln94_635' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5874 [2/2] (3.34ns)   --->   "%tmp_634 = fcmp_olt  i32 %out_pool_load_316, i32 0" [../src/matmul.cpp:94]   --->   Operation 5874 'fcmp' 'tmp_634' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 642> <Delay = 5.03>
ST_644 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_317)   --->   "%or_ln94_317 = or i1 %icmp_ln94_635, i1 %icmp_ln94_634" [../src/matmul.cpp:94]   --->   Operation 5875 'or' 'or_ln94_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5876 [1/2] (3.34ns)   --->   "%tmp_634 = fcmp_olt  i32 %out_pool_load_316, i32 0" [../src/matmul.cpp:94]   --->   Operation 5876 'fcmp' 'tmp_634' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5877 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_317 = and i1 %or_ln94_317, i1 %tmp_634" [../src/matmul.cpp:94]   --->   Operation 5877 'and' 'and_ln94_317' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5878 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_317, void %._crit_edge461, void" [../src/matmul.cpp:94]   --->   Operation 5878 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5879 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_316" [../src/matmul.cpp:95]   --->   Operation 5879 'store' 'store_ln95' <Predicate = (and_ln94_317)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_644 : Operation 5880 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge461" [../src/matmul.cpp:95]   --->   Operation 5880 'br' 'br_ln95' <Predicate = (and_ln94_317)> <Delay = 0.00>
ST_644 : Operation 5881 [1/1] (0.00ns)   --->   "%out_pool_addr_317 = getelementptr i32 %out_pool, i64 0, i64 318" [../src/matmul.cpp:94]   --->   Operation 5881 'getelementptr' 'out_pool_addr_317' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5882 [2/2] (1.35ns)   --->   "%out_pool_load_317 = load i11 %out_pool_addr_317" [../src/matmul.cpp:94]   --->   Operation 5882 'load' 'out_pool_load_317' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 645 <SV = 643> <Delay = 4.70>
ST_645 : Operation 5883 [1/2] (1.35ns)   --->   "%out_pool_load_317 = load i11 %out_pool_addr_317" [../src/matmul.cpp:94]   --->   Operation 5883 'load' 'out_pool_load_317' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_645 : Operation 5884 [1/1] (0.00ns)   --->   "%bitcast_ln94_318 = bitcast i32 %out_pool_load_317" [../src/matmul.cpp:94]   --->   Operation 5884 'bitcast' 'bitcast_ln94_318' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5885 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_318, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5885 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5886 [1/1] (0.00ns)   --->   "%trunc_ln94_318 = trunc i32 %bitcast_ln94_318" [../src/matmul.cpp:94]   --->   Operation 5886 'trunc' 'trunc_ln94_318' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5887 [1/1] (0.85ns)   --->   "%icmp_ln94_636 = icmp_ne  i8 %tmp_635, i8 255" [../src/matmul.cpp:94]   --->   Operation 5887 'icmp' 'icmp_ln94_636' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5888 [1/1] (0.97ns)   --->   "%icmp_ln94_637 = icmp_eq  i23 %trunc_ln94_318, i23 0" [../src/matmul.cpp:94]   --->   Operation 5888 'icmp' 'icmp_ln94_637' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5889 [2/2] (3.34ns)   --->   "%tmp_636 = fcmp_olt  i32 %out_pool_load_317, i32 0" [../src/matmul.cpp:94]   --->   Operation 5889 'fcmp' 'tmp_636' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 646 <SV = 644> <Delay = 5.03>
ST_646 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_318)   --->   "%or_ln94_318 = or i1 %icmp_ln94_637, i1 %icmp_ln94_636" [../src/matmul.cpp:94]   --->   Operation 5890 'or' 'or_ln94_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5891 [1/2] (3.34ns)   --->   "%tmp_636 = fcmp_olt  i32 %out_pool_load_317, i32 0" [../src/matmul.cpp:94]   --->   Operation 5891 'fcmp' 'tmp_636' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5892 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_318 = and i1 %or_ln94_318, i1 %tmp_636" [../src/matmul.cpp:94]   --->   Operation 5892 'and' 'and_ln94_318' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5893 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_318, void %._crit_edge462, void" [../src/matmul.cpp:94]   --->   Operation 5893 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5894 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_317" [../src/matmul.cpp:95]   --->   Operation 5894 'store' 'store_ln95' <Predicate = (and_ln94_318)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_646 : Operation 5895 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge462" [../src/matmul.cpp:95]   --->   Operation 5895 'br' 'br_ln95' <Predicate = (and_ln94_318)> <Delay = 0.00>
ST_646 : Operation 5896 [1/1] (0.00ns)   --->   "%out_pool_addr_318 = getelementptr i32 %out_pool, i64 0, i64 319" [../src/matmul.cpp:94]   --->   Operation 5896 'getelementptr' 'out_pool_addr_318' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5897 [2/2] (1.35ns)   --->   "%out_pool_load_318 = load i11 %out_pool_addr_318" [../src/matmul.cpp:94]   --->   Operation 5897 'load' 'out_pool_load_318' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 647 <SV = 645> <Delay = 4.70>
ST_647 : Operation 5898 [1/2] (1.35ns)   --->   "%out_pool_load_318 = load i11 %out_pool_addr_318" [../src/matmul.cpp:94]   --->   Operation 5898 'load' 'out_pool_load_318' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_647 : Operation 5899 [1/1] (0.00ns)   --->   "%bitcast_ln94_319 = bitcast i32 %out_pool_load_318" [../src/matmul.cpp:94]   --->   Operation 5899 'bitcast' 'bitcast_ln94_319' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5900 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_319, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5900 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5901 [1/1] (0.00ns)   --->   "%trunc_ln94_319 = trunc i32 %bitcast_ln94_319" [../src/matmul.cpp:94]   --->   Operation 5901 'trunc' 'trunc_ln94_319' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5902 [1/1] (0.85ns)   --->   "%icmp_ln94_638 = icmp_ne  i8 %tmp_637, i8 255" [../src/matmul.cpp:94]   --->   Operation 5902 'icmp' 'icmp_ln94_638' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5903 [1/1] (0.97ns)   --->   "%icmp_ln94_639 = icmp_eq  i23 %trunc_ln94_319, i23 0" [../src/matmul.cpp:94]   --->   Operation 5903 'icmp' 'icmp_ln94_639' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5904 [2/2] (3.34ns)   --->   "%tmp_638 = fcmp_olt  i32 %out_pool_load_318, i32 0" [../src/matmul.cpp:94]   --->   Operation 5904 'fcmp' 'tmp_638' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 646> <Delay = 5.03>
ST_648 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_319)   --->   "%or_ln94_319 = or i1 %icmp_ln94_639, i1 %icmp_ln94_638" [../src/matmul.cpp:94]   --->   Operation 5905 'or' 'or_ln94_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5906 [1/2] (3.34ns)   --->   "%tmp_638 = fcmp_olt  i32 %out_pool_load_318, i32 0" [../src/matmul.cpp:94]   --->   Operation 5906 'fcmp' 'tmp_638' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5907 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_319 = and i1 %or_ln94_319, i1 %tmp_638" [../src/matmul.cpp:94]   --->   Operation 5907 'and' 'and_ln94_319' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5908 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_319, void %._crit_edge463, void" [../src/matmul.cpp:94]   --->   Operation 5908 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 5909 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_318" [../src/matmul.cpp:95]   --->   Operation 5909 'store' 'store_ln95' <Predicate = (and_ln94_319)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_648 : Operation 5910 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge463" [../src/matmul.cpp:95]   --->   Operation 5910 'br' 'br_ln95' <Predicate = (and_ln94_319)> <Delay = 0.00>
ST_648 : Operation 5911 [1/1] (0.00ns)   --->   "%out_pool_addr_319 = getelementptr i32 %out_pool, i64 0, i64 320" [../src/matmul.cpp:94]   --->   Operation 5911 'getelementptr' 'out_pool_addr_319' <Predicate = true> <Delay = 0.00>
ST_648 : Operation 5912 [2/2] (1.35ns)   --->   "%out_pool_load_319 = load i11 %out_pool_addr_319" [../src/matmul.cpp:94]   --->   Operation 5912 'load' 'out_pool_load_319' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 649 <SV = 647> <Delay = 4.70>
ST_649 : Operation 5913 [1/2] (1.35ns)   --->   "%out_pool_load_319 = load i11 %out_pool_addr_319" [../src/matmul.cpp:94]   --->   Operation 5913 'load' 'out_pool_load_319' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_649 : Operation 5914 [1/1] (0.00ns)   --->   "%bitcast_ln94_320 = bitcast i32 %out_pool_load_319" [../src/matmul.cpp:94]   --->   Operation 5914 'bitcast' 'bitcast_ln94_320' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 5915 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_320, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5915 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 5916 [1/1] (0.00ns)   --->   "%trunc_ln94_320 = trunc i32 %bitcast_ln94_320" [../src/matmul.cpp:94]   --->   Operation 5916 'trunc' 'trunc_ln94_320' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 5917 [1/1] (0.85ns)   --->   "%icmp_ln94_640 = icmp_ne  i8 %tmp_639, i8 255" [../src/matmul.cpp:94]   --->   Operation 5917 'icmp' 'icmp_ln94_640' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 5918 [1/1] (0.97ns)   --->   "%icmp_ln94_641 = icmp_eq  i23 %trunc_ln94_320, i23 0" [../src/matmul.cpp:94]   --->   Operation 5918 'icmp' 'icmp_ln94_641' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 5919 [2/2] (3.34ns)   --->   "%tmp_640 = fcmp_olt  i32 %out_pool_load_319, i32 0" [../src/matmul.cpp:94]   --->   Operation 5919 'fcmp' 'tmp_640' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 648> <Delay = 5.03>
ST_650 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_320)   --->   "%or_ln94_320 = or i1 %icmp_ln94_641, i1 %icmp_ln94_640" [../src/matmul.cpp:94]   --->   Operation 5920 'or' 'or_ln94_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 5921 [1/2] (3.34ns)   --->   "%tmp_640 = fcmp_olt  i32 %out_pool_load_319, i32 0" [../src/matmul.cpp:94]   --->   Operation 5921 'fcmp' 'tmp_640' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 5922 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_320 = and i1 %or_ln94_320, i1 %tmp_640" [../src/matmul.cpp:94]   --->   Operation 5922 'and' 'and_ln94_320' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 5923 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_320, void %._crit_edge464, void" [../src/matmul.cpp:94]   --->   Operation 5923 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 5924 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_319" [../src/matmul.cpp:95]   --->   Operation 5924 'store' 'store_ln95' <Predicate = (and_ln94_320)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_650 : Operation 5925 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge464" [../src/matmul.cpp:95]   --->   Operation 5925 'br' 'br_ln95' <Predicate = (and_ln94_320)> <Delay = 0.00>
ST_650 : Operation 5926 [1/1] (0.00ns)   --->   "%out_pool_addr_320 = getelementptr i32 %out_pool, i64 0, i64 321" [../src/matmul.cpp:94]   --->   Operation 5926 'getelementptr' 'out_pool_addr_320' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 5927 [2/2] (1.35ns)   --->   "%out_pool_load_320 = load i11 %out_pool_addr_320" [../src/matmul.cpp:94]   --->   Operation 5927 'load' 'out_pool_load_320' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 651 <SV = 649> <Delay = 4.70>
ST_651 : Operation 5928 [1/2] (1.35ns)   --->   "%out_pool_load_320 = load i11 %out_pool_addr_320" [../src/matmul.cpp:94]   --->   Operation 5928 'load' 'out_pool_load_320' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_651 : Operation 5929 [1/1] (0.00ns)   --->   "%bitcast_ln94_321 = bitcast i32 %out_pool_load_320" [../src/matmul.cpp:94]   --->   Operation 5929 'bitcast' 'bitcast_ln94_321' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5930 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_321, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5930 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5931 [1/1] (0.00ns)   --->   "%trunc_ln94_321 = trunc i32 %bitcast_ln94_321" [../src/matmul.cpp:94]   --->   Operation 5931 'trunc' 'trunc_ln94_321' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5932 [1/1] (0.85ns)   --->   "%icmp_ln94_642 = icmp_ne  i8 %tmp_641, i8 255" [../src/matmul.cpp:94]   --->   Operation 5932 'icmp' 'icmp_ln94_642' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5933 [1/1] (0.97ns)   --->   "%icmp_ln94_643 = icmp_eq  i23 %trunc_ln94_321, i23 0" [../src/matmul.cpp:94]   --->   Operation 5933 'icmp' 'icmp_ln94_643' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5934 [2/2] (3.34ns)   --->   "%tmp_642 = fcmp_olt  i32 %out_pool_load_320, i32 0" [../src/matmul.cpp:94]   --->   Operation 5934 'fcmp' 'tmp_642' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 650> <Delay = 5.03>
ST_652 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_321)   --->   "%or_ln94_321 = or i1 %icmp_ln94_643, i1 %icmp_ln94_642" [../src/matmul.cpp:94]   --->   Operation 5935 'or' 'or_ln94_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5936 [1/2] (3.34ns)   --->   "%tmp_642 = fcmp_olt  i32 %out_pool_load_320, i32 0" [../src/matmul.cpp:94]   --->   Operation 5936 'fcmp' 'tmp_642' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5937 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_321 = and i1 %or_ln94_321, i1 %tmp_642" [../src/matmul.cpp:94]   --->   Operation 5937 'and' 'and_ln94_321' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5938 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_321, void %._crit_edge465, void" [../src/matmul.cpp:94]   --->   Operation 5938 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_652 : Operation 5939 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_320" [../src/matmul.cpp:95]   --->   Operation 5939 'store' 'store_ln95' <Predicate = (and_ln94_321)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_652 : Operation 5940 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge465" [../src/matmul.cpp:95]   --->   Operation 5940 'br' 'br_ln95' <Predicate = (and_ln94_321)> <Delay = 0.00>
ST_652 : Operation 5941 [1/1] (0.00ns)   --->   "%out_pool_addr_321 = getelementptr i32 %out_pool, i64 0, i64 322" [../src/matmul.cpp:94]   --->   Operation 5941 'getelementptr' 'out_pool_addr_321' <Predicate = true> <Delay = 0.00>
ST_652 : Operation 5942 [2/2] (1.35ns)   --->   "%out_pool_load_321 = load i11 %out_pool_addr_321" [../src/matmul.cpp:94]   --->   Operation 5942 'load' 'out_pool_load_321' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 653 <SV = 651> <Delay = 4.70>
ST_653 : Operation 5943 [1/2] (1.35ns)   --->   "%out_pool_load_321 = load i11 %out_pool_addr_321" [../src/matmul.cpp:94]   --->   Operation 5943 'load' 'out_pool_load_321' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_653 : Operation 5944 [1/1] (0.00ns)   --->   "%bitcast_ln94_322 = bitcast i32 %out_pool_load_321" [../src/matmul.cpp:94]   --->   Operation 5944 'bitcast' 'bitcast_ln94_322' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 5945 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_322, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5945 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 5946 [1/1] (0.00ns)   --->   "%trunc_ln94_322 = trunc i32 %bitcast_ln94_322" [../src/matmul.cpp:94]   --->   Operation 5946 'trunc' 'trunc_ln94_322' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 5947 [1/1] (0.85ns)   --->   "%icmp_ln94_644 = icmp_ne  i8 %tmp_643, i8 255" [../src/matmul.cpp:94]   --->   Operation 5947 'icmp' 'icmp_ln94_644' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 5948 [1/1] (0.97ns)   --->   "%icmp_ln94_645 = icmp_eq  i23 %trunc_ln94_322, i23 0" [../src/matmul.cpp:94]   --->   Operation 5948 'icmp' 'icmp_ln94_645' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 5949 [2/2] (3.34ns)   --->   "%tmp_644 = fcmp_olt  i32 %out_pool_load_321, i32 0" [../src/matmul.cpp:94]   --->   Operation 5949 'fcmp' 'tmp_644' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 652> <Delay = 5.03>
ST_654 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_322)   --->   "%or_ln94_322 = or i1 %icmp_ln94_645, i1 %icmp_ln94_644" [../src/matmul.cpp:94]   --->   Operation 5950 'or' 'or_ln94_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5951 [1/2] (3.34ns)   --->   "%tmp_644 = fcmp_olt  i32 %out_pool_load_321, i32 0" [../src/matmul.cpp:94]   --->   Operation 5951 'fcmp' 'tmp_644' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5952 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_322 = and i1 %or_ln94_322, i1 %tmp_644" [../src/matmul.cpp:94]   --->   Operation 5952 'and' 'and_ln94_322' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5953 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_322, void %._crit_edge466, void" [../src/matmul.cpp:94]   --->   Operation 5953 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5954 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_321" [../src/matmul.cpp:95]   --->   Operation 5954 'store' 'store_ln95' <Predicate = (and_ln94_322)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_654 : Operation 5955 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge466" [../src/matmul.cpp:95]   --->   Operation 5955 'br' 'br_ln95' <Predicate = (and_ln94_322)> <Delay = 0.00>
ST_654 : Operation 5956 [1/1] (0.00ns)   --->   "%out_pool_addr_322 = getelementptr i32 %out_pool, i64 0, i64 323" [../src/matmul.cpp:94]   --->   Operation 5956 'getelementptr' 'out_pool_addr_322' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5957 [2/2] (1.35ns)   --->   "%out_pool_load_322 = load i11 %out_pool_addr_322" [../src/matmul.cpp:94]   --->   Operation 5957 'load' 'out_pool_load_322' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 655 <SV = 653> <Delay = 4.70>
ST_655 : Operation 5958 [1/2] (1.35ns)   --->   "%out_pool_load_322 = load i11 %out_pool_addr_322" [../src/matmul.cpp:94]   --->   Operation 5958 'load' 'out_pool_load_322' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_655 : Operation 5959 [1/1] (0.00ns)   --->   "%bitcast_ln94_323 = bitcast i32 %out_pool_load_322" [../src/matmul.cpp:94]   --->   Operation 5959 'bitcast' 'bitcast_ln94_323' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5960 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_323, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5960 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5961 [1/1] (0.00ns)   --->   "%trunc_ln94_323 = trunc i32 %bitcast_ln94_323" [../src/matmul.cpp:94]   --->   Operation 5961 'trunc' 'trunc_ln94_323' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5962 [1/1] (0.85ns)   --->   "%icmp_ln94_646 = icmp_ne  i8 %tmp_645, i8 255" [../src/matmul.cpp:94]   --->   Operation 5962 'icmp' 'icmp_ln94_646' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5963 [1/1] (0.97ns)   --->   "%icmp_ln94_647 = icmp_eq  i23 %trunc_ln94_323, i23 0" [../src/matmul.cpp:94]   --->   Operation 5963 'icmp' 'icmp_ln94_647' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5964 [2/2] (3.34ns)   --->   "%tmp_646 = fcmp_olt  i32 %out_pool_load_322, i32 0" [../src/matmul.cpp:94]   --->   Operation 5964 'fcmp' 'tmp_646' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 654> <Delay = 5.03>
ST_656 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_323)   --->   "%or_ln94_323 = or i1 %icmp_ln94_647, i1 %icmp_ln94_646" [../src/matmul.cpp:94]   --->   Operation 5965 'or' 'or_ln94_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5966 [1/2] (3.34ns)   --->   "%tmp_646 = fcmp_olt  i32 %out_pool_load_322, i32 0" [../src/matmul.cpp:94]   --->   Operation 5966 'fcmp' 'tmp_646' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5967 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_323 = and i1 %or_ln94_323, i1 %tmp_646" [../src/matmul.cpp:94]   --->   Operation 5967 'and' 'and_ln94_323' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5968 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_323, void %._crit_edge467, void" [../src/matmul.cpp:94]   --->   Operation 5968 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_656 : Operation 5969 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_322" [../src/matmul.cpp:95]   --->   Operation 5969 'store' 'store_ln95' <Predicate = (and_ln94_323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_656 : Operation 5970 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge467" [../src/matmul.cpp:95]   --->   Operation 5970 'br' 'br_ln95' <Predicate = (and_ln94_323)> <Delay = 0.00>
ST_656 : Operation 5971 [1/1] (0.00ns)   --->   "%out_pool_addr_323 = getelementptr i32 %out_pool, i64 0, i64 324" [../src/matmul.cpp:94]   --->   Operation 5971 'getelementptr' 'out_pool_addr_323' <Predicate = true> <Delay = 0.00>
ST_656 : Operation 5972 [2/2] (1.35ns)   --->   "%out_pool_load_323 = load i11 %out_pool_addr_323" [../src/matmul.cpp:94]   --->   Operation 5972 'load' 'out_pool_load_323' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 657 <SV = 655> <Delay = 4.70>
ST_657 : Operation 5973 [1/2] (1.35ns)   --->   "%out_pool_load_323 = load i11 %out_pool_addr_323" [../src/matmul.cpp:94]   --->   Operation 5973 'load' 'out_pool_load_323' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_657 : Operation 5974 [1/1] (0.00ns)   --->   "%bitcast_ln94_324 = bitcast i32 %out_pool_load_323" [../src/matmul.cpp:94]   --->   Operation 5974 'bitcast' 'bitcast_ln94_324' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_324, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5975 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 5976 [1/1] (0.00ns)   --->   "%trunc_ln94_324 = trunc i32 %bitcast_ln94_324" [../src/matmul.cpp:94]   --->   Operation 5976 'trunc' 'trunc_ln94_324' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 5977 [1/1] (0.85ns)   --->   "%icmp_ln94_648 = icmp_ne  i8 %tmp_647, i8 255" [../src/matmul.cpp:94]   --->   Operation 5977 'icmp' 'icmp_ln94_648' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 5978 [1/1] (0.97ns)   --->   "%icmp_ln94_649 = icmp_eq  i23 %trunc_ln94_324, i23 0" [../src/matmul.cpp:94]   --->   Operation 5978 'icmp' 'icmp_ln94_649' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 5979 [2/2] (3.34ns)   --->   "%tmp_648 = fcmp_olt  i32 %out_pool_load_323, i32 0" [../src/matmul.cpp:94]   --->   Operation 5979 'fcmp' 'tmp_648' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 656> <Delay = 5.03>
ST_658 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_324)   --->   "%or_ln94_324 = or i1 %icmp_ln94_649, i1 %icmp_ln94_648" [../src/matmul.cpp:94]   --->   Operation 5980 'or' 'or_ln94_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5981 [1/2] (3.34ns)   --->   "%tmp_648 = fcmp_olt  i32 %out_pool_load_323, i32 0" [../src/matmul.cpp:94]   --->   Operation 5981 'fcmp' 'tmp_648' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5982 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_324 = and i1 %or_ln94_324, i1 %tmp_648" [../src/matmul.cpp:94]   --->   Operation 5982 'and' 'and_ln94_324' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5983 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_324, void %._crit_edge468, void" [../src/matmul.cpp:94]   --->   Operation 5983 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5984 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_323" [../src/matmul.cpp:95]   --->   Operation 5984 'store' 'store_ln95' <Predicate = (and_ln94_324)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_658 : Operation 5985 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge468" [../src/matmul.cpp:95]   --->   Operation 5985 'br' 'br_ln95' <Predicate = (and_ln94_324)> <Delay = 0.00>
ST_658 : Operation 5986 [1/1] (0.00ns)   --->   "%out_pool_addr_324 = getelementptr i32 %out_pool, i64 0, i64 325" [../src/matmul.cpp:94]   --->   Operation 5986 'getelementptr' 'out_pool_addr_324' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5987 [2/2] (1.35ns)   --->   "%out_pool_load_324 = load i11 %out_pool_addr_324" [../src/matmul.cpp:94]   --->   Operation 5987 'load' 'out_pool_load_324' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 659 <SV = 657> <Delay = 4.70>
ST_659 : Operation 5988 [1/2] (1.35ns)   --->   "%out_pool_load_324 = load i11 %out_pool_addr_324" [../src/matmul.cpp:94]   --->   Operation 5988 'load' 'out_pool_load_324' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_659 : Operation 5989 [1/1] (0.00ns)   --->   "%bitcast_ln94_325 = bitcast i32 %out_pool_load_324" [../src/matmul.cpp:94]   --->   Operation 5989 'bitcast' 'bitcast_ln94_325' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5990 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_325, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 5990 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5991 [1/1] (0.00ns)   --->   "%trunc_ln94_325 = trunc i32 %bitcast_ln94_325" [../src/matmul.cpp:94]   --->   Operation 5991 'trunc' 'trunc_ln94_325' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5992 [1/1] (0.85ns)   --->   "%icmp_ln94_650 = icmp_ne  i8 %tmp_649, i8 255" [../src/matmul.cpp:94]   --->   Operation 5992 'icmp' 'icmp_ln94_650' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5993 [1/1] (0.97ns)   --->   "%icmp_ln94_651 = icmp_eq  i23 %trunc_ln94_325, i23 0" [../src/matmul.cpp:94]   --->   Operation 5993 'icmp' 'icmp_ln94_651' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5994 [2/2] (3.34ns)   --->   "%tmp_650 = fcmp_olt  i32 %out_pool_load_324, i32 0" [../src/matmul.cpp:94]   --->   Operation 5994 'fcmp' 'tmp_650' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 658> <Delay = 5.03>
ST_660 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_325)   --->   "%or_ln94_325 = or i1 %icmp_ln94_651, i1 %icmp_ln94_650" [../src/matmul.cpp:94]   --->   Operation 5995 'or' 'or_ln94_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5996 [1/2] (3.34ns)   --->   "%tmp_650 = fcmp_olt  i32 %out_pool_load_324, i32 0" [../src/matmul.cpp:94]   --->   Operation 5996 'fcmp' 'tmp_650' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5997 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_325 = and i1 %or_ln94_325, i1 %tmp_650" [../src/matmul.cpp:94]   --->   Operation 5997 'and' 'and_ln94_325' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5998 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_325, void %._crit_edge469, void" [../src/matmul.cpp:94]   --->   Operation 5998 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_660 : Operation 5999 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_324" [../src/matmul.cpp:95]   --->   Operation 5999 'store' 'store_ln95' <Predicate = (and_ln94_325)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_660 : Operation 6000 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge469" [../src/matmul.cpp:95]   --->   Operation 6000 'br' 'br_ln95' <Predicate = (and_ln94_325)> <Delay = 0.00>
ST_660 : Operation 6001 [1/1] (0.00ns)   --->   "%out_pool_addr_325 = getelementptr i32 %out_pool, i64 0, i64 326" [../src/matmul.cpp:94]   --->   Operation 6001 'getelementptr' 'out_pool_addr_325' <Predicate = true> <Delay = 0.00>
ST_660 : Operation 6002 [2/2] (1.35ns)   --->   "%out_pool_load_325 = load i11 %out_pool_addr_325" [../src/matmul.cpp:94]   --->   Operation 6002 'load' 'out_pool_load_325' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 661 <SV = 659> <Delay = 4.70>
ST_661 : Operation 6003 [1/2] (1.35ns)   --->   "%out_pool_load_325 = load i11 %out_pool_addr_325" [../src/matmul.cpp:94]   --->   Operation 6003 'load' 'out_pool_load_325' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_661 : Operation 6004 [1/1] (0.00ns)   --->   "%bitcast_ln94_326 = bitcast i32 %out_pool_load_325" [../src/matmul.cpp:94]   --->   Operation 6004 'bitcast' 'bitcast_ln94_326' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 6005 [1/1] (0.00ns)   --->   "%tmp_651 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_326, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6005 'partselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 6006 [1/1] (0.00ns)   --->   "%trunc_ln94_326 = trunc i32 %bitcast_ln94_326" [../src/matmul.cpp:94]   --->   Operation 6006 'trunc' 'trunc_ln94_326' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 6007 [1/1] (0.85ns)   --->   "%icmp_ln94_652 = icmp_ne  i8 %tmp_651, i8 255" [../src/matmul.cpp:94]   --->   Operation 6007 'icmp' 'icmp_ln94_652' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 6008 [1/1] (0.97ns)   --->   "%icmp_ln94_653 = icmp_eq  i23 %trunc_ln94_326, i23 0" [../src/matmul.cpp:94]   --->   Operation 6008 'icmp' 'icmp_ln94_653' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 6009 [2/2] (3.34ns)   --->   "%tmp_652 = fcmp_olt  i32 %out_pool_load_325, i32 0" [../src/matmul.cpp:94]   --->   Operation 6009 'fcmp' 'tmp_652' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 660> <Delay = 5.03>
ST_662 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_326)   --->   "%or_ln94_326 = or i1 %icmp_ln94_653, i1 %icmp_ln94_652" [../src/matmul.cpp:94]   --->   Operation 6010 'or' 'or_ln94_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 6011 [1/2] (3.34ns)   --->   "%tmp_652 = fcmp_olt  i32 %out_pool_load_325, i32 0" [../src/matmul.cpp:94]   --->   Operation 6011 'fcmp' 'tmp_652' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 6012 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_326 = and i1 %or_ln94_326, i1 %tmp_652" [../src/matmul.cpp:94]   --->   Operation 6012 'and' 'and_ln94_326' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 6013 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_326, void %._crit_edge470, void" [../src/matmul.cpp:94]   --->   Operation 6013 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 6014 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_325" [../src/matmul.cpp:95]   --->   Operation 6014 'store' 'store_ln95' <Predicate = (and_ln94_326)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_662 : Operation 6015 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge470" [../src/matmul.cpp:95]   --->   Operation 6015 'br' 'br_ln95' <Predicate = (and_ln94_326)> <Delay = 0.00>
ST_662 : Operation 6016 [1/1] (0.00ns)   --->   "%out_pool_addr_326 = getelementptr i32 %out_pool, i64 0, i64 327" [../src/matmul.cpp:94]   --->   Operation 6016 'getelementptr' 'out_pool_addr_326' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 6017 [2/2] (1.35ns)   --->   "%out_pool_load_326 = load i11 %out_pool_addr_326" [../src/matmul.cpp:94]   --->   Operation 6017 'load' 'out_pool_load_326' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 663 <SV = 661> <Delay = 4.70>
ST_663 : Operation 6018 [1/2] (1.35ns)   --->   "%out_pool_load_326 = load i11 %out_pool_addr_326" [../src/matmul.cpp:94]   --->   Operation 6018 'load' 'out_pool_load_326' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_663 : Operation 6019 [1/1] (0.00ns)   --->   "%bitcast_ln94_327 = bitcast i32 %out_pool_load_326" [../src/matmul.cpp:94]   --->   Operation 6019 'bitcast' 'bitcast_ln94_327' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 6020 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_327, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6020 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 6021 [1/1] (0.00ns)   --->   "%trunc_ln94_327 = trunc i32 %bitcast_ln94_327" [../src/matmul.cpp:94]   --->   Operation 6021 'trunc' 'trunc_ln94_327' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 6022 [1/1] (0.85ns)   --->   "%icmp_ln94_654 = icmp_ne  i8 %tmp_653, i8 255" [../src/matmul.cpp:94]   --->   Operation 6022 'icmp' 'icmp_ln94_654' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 6023 [1/1] (0.97ns)   --->   "%icmp_ln94_655 = icmp_eq  i23 %trunc_ln94_327, i23 0" [../src/matmul.cpp:94]   --->   Operation 6023 'icmp' 'icmp_ln94_655' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 6024 [2/2] (3.34ns)   --->   "%tmp_654 = fcmp_olt  i32 %out_pool_load_326, i32 0" [../src/matmul.cpp:94]   --->   Operation 6024 'fcmp' 'tmp_654' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 662> <Delay = 5.03>
ST_664 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_327)   --->   "%or_ln94_327 = or i1 %icmp_ln94_655, i1 %icmp_ln94_654" [../src/matmul.cpp:94]   --->   Operation 6025 'or' 'or_ln94_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 6026 [1/2] (3.34ns)   --->   "%tmp_654 = fcmp_olt  i32 %out_pool_load_326, i32 0" [../src/matmul.cpp:94]   --->   Operation 6026 'fcmp' 'tmp_654' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 6027 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_327 = and i1 %or_ln94_327, i1 %tmp_654" [../src/matmul.cpp:94]   --->   Operation 6027 'and' 'and_ln94_327' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 6028 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_327, void %._crit_edge471, void" [../src/matmul.cpp:94]   --->   Operation 6028 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_664 : Operation 6029 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_326" [../src/matmul.cpp:95]   --->   Operation 6029 'store' 'store_ln95' <Predicate = (and_ln94_327)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_664 : Operation 6030 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge471" [../src/matmul.cpp:95]   --->   Operation 6030 'br' 'br_ln95' <Predicate = (and_ln94_327)> <Delay = 0.00>
ST_664 : Operation 6031 [1/1] (0.00ns)   --->   "%out_pool_addr_327 = getelementptr i32 %out_pool, i64 0, i64 328" [../src/matmul.cpp:94]   --->   Operation 6031 'getelementptr' 'out_pool_addr_327' <Predicate = true> <Delay = 0.00>
ST_664 : Operation 6032 [2/2] (1.35ns)   --->   "%out_pool_load_327 = load i11 %out_pool_addr_327" [../src/matmul.cpp:94]   --->   Operation 6032 'load' 'out_pool_load_327' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 665 <SV = 663> <Delay = 4.70>
ST_665 : Operation 6033 [1/2] (1.35ns)   --->   "%out_pool_load_327 = load i11 %out_pool_addr_327" [../src/matmul.cpp:94]   --->   Operation 6033 'load' 'out_pool_load_327' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_665 : Operation 6034 [1/1] (0.00ns)   --->   "%bitcast_ln94_328 = bitcast i32 %out_pool_load_327" [../src/matmul.cpp:94]   --->   Operation 6034 'bitcast' 'bitcast_ln94_328' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 6035 [1/1] (0.00ns)   --->   "%tmp_655 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_328, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6035 'partselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 6036 [1/1] (0.00ns)   --->   "%trunc_ln94_328 = trunc i32 %bitcast_ln94_328" [../src/matmul.cpp:94]   --->   Operation 6036 'trunc' 'trunc_ln94_328' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 6037 [1/1] (0.85ns)   --->   "%icmp_ln94_656 = icmp_ne  i8 %tmp_655, i8 255" [../src/matmul.cpp:94]   --->   Operation 6037 'icmp' 'icmp_ln94_656' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 6038 [1/1] (0.97ns)   --->   "%icmp_ln94_657 = icmp_eq  i23 %trunc_ln94_328, i23 0" [../src/matmul.cpp:94]   --->   Operation 6038 'icmp' 'icmp_ln94_657' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 6039 [2/2] (3.34ns)   --->   "%tmp_656 = fcmp_olt  i32 %out_pool_load_327, i32 0" [../src/matmul.cpp:94]   --->   Operation 6039 'fcmp' 'tmp_656' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 664> <Delay = 5.03>
ST_666 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_328)   --->   "%or_ln94_328 = or i1 %icmp_ln94_657, i1 %icmp_ln94_656" [../src/matmul.cpp:94]   --->   Operation 6040 'or' 'or_ln94_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 6041 [1/2] (3.34ns)   --->   "%tmp_656 = fcmp_olt  i32 %out_pool_load_327, i32 0" [../src/matmul.cpp:94]   --->   Operation 6041 'fcmp' 'tmp_656' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 6042 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_328 = and i1 %or_ln94_328, i1 %tmp_656" [../src/matmul.cpp:94]   --->   Operation 6042 'and' 'and_ln94_328' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 6043 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_328, void %._crit_edge472, void" [../src/matmul.cpp:94]   --->   Operation 6043 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 6044 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_327" [../src/matmul.cpp:95]   --->   Operation 6044 'store' 'store_ln95' <Predicate = (and_ln94_328)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_666 : Operation 6045 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge472" [../src/matmul.cpp:95]   --->   Operation 6045 'br' 'br_ln95' <Predicate = (and_ln94_328)> <Delay = 0.00>
ST_666 : Operation 6046 [1/1] (0.00ns)   --->   "%out_pool_addr_328 = getelementptr i32 %out_pool, i64 0, i64 329" [../src/matmul.cpp:94]   --->   Operation 6046 'getelementptr' 'out_pool_addr_328' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 6047 [2/2] (1.35ns)   --->   "%out_pool_load_328 = load i11 %out_pool_addr_328" [../src/matmul.cpp:94]   --->   Operation 6047 'load' 'out_pool_load_328' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 667 <SV = 665> <Delay = 4.70>
ST_667 : Operation 6048 [1/2] (1.35ns)   --->   "%out_pool_load_328 = load i11 %out_pool_addr_328" [../src/matmul.cpp:94]   --->   Operation 6048 'load' 'out_pool_load_328' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_667 : Operation 6049 [1/1] (0.00ns)   --->   "%bitcast_ln94_329 = bitcast i32 %out_pool_load_328" [../src/matmul.cpp:94]   --->   Operation 6049 'bitcast' 'bitcast_ln94_329' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 6050 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_329, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6050 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 6051 [1/1] (0.00ns)   --->   "%trunc_ln94_329 = trunc i32 %bitcast_ln94_329" [../src/matmul.cpp:94]   --->   Operation 6051 'trunc' 'trunc_ln94_329' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 6052 [1/1] (0.85ns)   --->   "%icmp_ln94_658 = icmp_ne  i8 %tmp_657, i8 255" [../src/matmul.cpp:94]   --->   Operation 6052 'icmp' 'icmp_ln94_658' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 6053 [1/1] (0.97ns)   --->   "%icmp_ln94_659 = icmp_eq  i23 %trunc_ln94_329, i23 0" [../src/matmul.cpp:94]   --->   Operation 6053 'icmp' 'icmp_ln94_659' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 6054 [2/2] (3.34ns)   --->   "%tmp_658 = fcmp_olt  i32 %out_pool_load_328, i32 0" [../src/matmul.cpp:94]   --->   Operation 6054 'fcmp' 'tmp_658' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 666> <Delay = 5.03>
ST_668 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_329)   --->   "%or_ln94_329 = or i1 %icmp_ln94_659, i1 %icmp_ln94_658" [../src/matmul.cpp:94]   --->   Operation 6055 'or' 'or_ln94_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 6056 [1/2] (3.34ns)   --->   "%tmp_658 = fcmp_olt  i32 %out_pool_load_328, i32 0" [../src/matmul.cpp:94]   --->   Operation 6056 'fcmp' 'tmp_658' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 6057 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_329 = and i1 %or_ln94_329, i1 %tmp_658" [../src/matmul.cpp:94]   --->   Operation 6057 'and' 'and_ln94_329' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 6058 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_329, void %._crit_edge473, void" [../src/matmul.cpp:94]   --->   Operation 6058 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 6059 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_328" [../src/matmul.cpp:95]   --->   Operation 6059 'store' 'store_ln95' <Predicate = (and_ln94_329)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_668 : Operation 6060 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge473" [../src/matmul.cpp:95]   --->   Operation 6060 'br' 'br_ln95' <Predicate = (and_ln94_329)> <Delay = 0.00>
ST_668 : Operation 6061 [1/1] (0.00ns)   --->   "%out_pool_addr_329 = getelementptr i32 %out_pool, i64 0, i64 330" [../src/matmul.cpp:94]   --->   Operation 6061 'getelementptr' 'out_pool_addr_329' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 6062 [2/2] (1.35ns)   --->   "%out_pool_load_329 = load i11 %out_pool_addr_329" [../src/matmul.cpp:94]   --->   Operation 6062 'load' 'out_pool_load_329' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 669 <SV = 667> <Delay = 4.70>
ST_669 : Operation 6063 [1/2] (1.35ns)   --->   "%out_pool_load_329 = load i11 %out_pool_addr_329" [../src/matmul.cpp:94]   --->   Operation 6063 'load' 'out_pool_load_329' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_669 : Operation 6064 [1/1] (0.00ns)   --->   "%bitcast_ln94_330 = bitcast i32 %out_pool_load_329" [../src/matmul.cpp:94]   --->   Operation 6064 'bitcast' 'bitcast_ln94_330' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 6065 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_330, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6065 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 6066 [1/1] (0.00ns)   --->   "%trunc_ln94_330 = trunc i32 %bitcast_ln94_330" [../src/matmul.cpp:94]   --->   Operation 6066 'trunc' 'trunc_ln94_330' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 6067 [1/1] (0.85ns)   --->   "%icmp_ln94_660 = icmp_ne  i8 %tmp_659, i8 255" [../src/matmul.cpp:94]   --->   Operation 6067 'icmp' 'icmp_ln94_660' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 6068 [1/1] (0.97ns)   --->   "%icmp_ln94_661 = icmp_eq  i23 %trunc_ln94_330, i23 0" [../src/matmul.cpp:94]   --->   Operation 6068 'icmp' 'icmp_ln94_661' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 6069 [2/2] (3.34ns)   --->   "%tmp_660 = fcmp_olt  i32 %out_pool_load_329, i32 0" [../src/matmul.cpp:94]   --->   Operation 6069 'fcmp' 'tmp_660' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 668> <Delay = 5.03>
ST_670 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_330)   --->   "%or_ln94_330 = or i1 %icmp_ln94_661, i1 %icmp_ln94_660" [../src/matmul.cpp:94]   --->   Operation 6070 'or' 'or_ln94_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 6071 [1/2] (3.34ns)   --->   "%tmp_660 = fcmp_olt  i32 %out_pool_load_329, i32 0" [../src/matmul.cpp:94]   --->   Operation 6071 'fcmp' 'tmp_660' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 6072 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_330 = and i1 %or_ln94_330, i1 %tmp_660" [../src/matmul.cpp:94]   --->   Operation 6072 'and' 'and_ln94_330' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 6073 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_330, void %._crit_edge474, void" [../src/matmul.cpp:94]   --->   Operation 6073 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 6074 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_329" [../src/matmul.cpp:95]   --->   Operation 6074 'store' 'store_ln95' <Predicate = (and_ln94_330)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_670 : Operation 6075 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge474" [../src/matmul.cpp:95]   --->   Operation 6075 'br' 'br_ln95' <Predicate = (and_ln94_330)> <Delay = 0.00>
ST_670 : Operation 6076 [1/1] (0.00ns)   --->   "%out_pool_addr_330 = getelementptr i32 %out_pool, i64 0, i64 331" [../src/matmul.cpp:94]   --->   Operation 6076 'getelementptr' 'out_pool_addr_330' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 6077 [2/2] (1.35ns)   --->   "%out_pool_load_330 = load i11 %out_pool_addr_330" [../src/matmul.cpp:94]   --->   Operation 6077 'load' 'out_pool_load_330' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 671 <SV = 669> <Delay = 4.70>
ST_671 : Operation 6078 [1/2] (1.35ns)   --->   "%out_pool_load_330 = load i11 %out_pool_addr_330" [../src/matmul.cpp:94]   --->   Operation 6078 'load' 'out_pool_load_330' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_671 : Operation 6079 [1/1] (0.00ns)   --->   "%bitcast_ln94_331 = bitcast i32 %out_pool_load_330" [../src/matmul.cpp:94]   --->   Operation 6079 'bitcast' 'bitcast_ln94_331' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 6080 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_331, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6080 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 6081 [1/1] (0.00ns)   --->   "%trunc_ln94_331 = trunc i32 %bitcast_ln94_331" [../src/matmul.cpp:94]   --->   Operation 6081 'trunc' 'trunc_ln94_331' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 6082 [1/1] (0.85ns)   --->   "%icmp_ln94_662 = icmp_ne  i8 %tmp_661, i8 255" [../src/matmul.cpp:94]   --->   Operation 6082 'icmp' 'icmp_ln94_662' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 6083 [1/1] (0.97ns)   --->   "%icmp_ln94_663 = icmp_eq  i23 %trunc_ln94_331, i23 0" [../src/matmul.cpp:94]   --->   Operation 6083 'icmp' 'icmp_ln94_663' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 6084 [2/2] (3.34ns)   --->   "%tmp_662 = fcmp_olt  i32 %out_pool_load_330, i32 0" [../src/matmul.cpp:94]   --->   Operation 6084 'fcmp' 'tmp_662' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 670> <Delay = 5.03>
ST_672 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_331)   --->   "%or_ln94_331 = or i1 %icmp_ln94_663, i1 %icmp_ln94_662" [../src/matmul.cpp:94]   --->   Operation 6085 'or' 'or_ln94_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 6086 [1/2] (3.34ns)   --->   "%tmp_662 = fcmp_olt  i32 %out_pool_load_330, i32 0" [../src/matmul.cpp:94]   --->   Operation 6086 'fcmp' 'tmp_662' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 6087 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_331 = and i1 %or_ln94_331, i1 %tmp_662" [../src/matmul.cpp:94]   --->   Operation 6087 'and' 'and_ln94_331' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 6088 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_331, void %._crit_edge475, void" [../src/matmul.cpp:94]   --->   Operation 6088 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_672 : Operation 6089 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_330" [../src/matmul.cpp:95]   --->   Operation 6089 'store' 'store_ln95' <Predicate = (and_ln94_331)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_672 : Operation 6090 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge475" [../src/matmul.cpp:95]   --->   Operation 6090 'br' 'br_ln95' <Predicate = (and_ln94_331)> <Delay = 0.00>
ST_672 : Operation 6091 [1/1] (0.00ns)   --->   "%out_pool_addr_331 = getelementptr i32 %out_pool, i64 0, i64 332" [../src/matmul.cpp:94]   --->   Operation 6091 'getelementptr' 'out_pool_addr_331' <Predicate = true> <Delay = 0.00>
ST_672 : Operation 6092 [2/2] (1.35ns)   --->   "%out_pool_load_331 = load i11 %out_pool_addr_331" [../src/matmul.cpp:94]   --->   Operation 6092 'load' 'out_pool_load_331' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 673 <SV = 671> <Delay = 4.70>
ST_673 : Operation 6093 [1/2] (1.35ns)   --->   "%out_pool_load_331 = load i11 %out_pool_addr_331" [../src/matmul.cpp:94]   --->   Operation 6093 'load' 'out_pool_load_331' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_673 : Operation 6094 [1/1] (0.00ns)   --->   "%bitcast_ln94_332 = bitcast i32 %out_pool_load_331" [../src/matmul.cpp:94]   --->   Operation 6094 'bitcast' 'bitcast_ln94_332' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 6095 [1/1] (0.00ns)   --->   "%tmp_663 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_332, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6095 'partselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 6096 [1/1] (0.00ns)   --->   "%trunc_ln94_332 = trunc i32 %bitcast_ln94_332" [../src/matmul.cpp:94]   --->   Operation 6096 'trunc' 'trunc_ln94_332' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 6097 [1/1] (0.85ns)   --->   "%icmp_ln94_664 = icmp_ne  i8 %tmp_663, i8 255" [../src/matmul.cpp:94]   --->   Operation 6097 'icmp' 'icmp_ln94_664' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 6098 [1/1] (0.97ns)   --->   "%icmp_ln94_665 = icmp_eq  i23 %trunc_ln94_332, i23 0" [../src/matmul.cpp:94]   --->   Operation 6098 'icmp' 'icmp_ln94_665' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 6099 [2/2] (3.34ns)   --->   "%tmp_664 = fcmp_olt  i32 %out_pool_load_331, i32 0" [../src/matmul.cpp:94]   --->   Operation 6099 'fcmp' 'tmp_664' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 672> <Delay = 5.03>
ST_674 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_332)   --->   "%or_ln94_332 = or i1 %icmp_ln94_665, i1 %icmp_ln94_664" [../src/matmul.cpp:94]   --->   Operation 6100 'or' 'or_ln94_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 6101 [1/2] (3.34ns)   --->   "%tmp_664 = fcmp_olt  i32 %out_pool_load_331, i32 0" [../src/matmul.cpp:94]   --->   Operation 6101 'fcmp' 'tmp_664' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 6102 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_332 = and i1 %or_ln94_332, i1 %tmp_664" [../src/matmul.cpp:94]   --->   Operation 6102 'and' 'and_ln94_332' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 6103 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_332, void %._crit_edge476, void" [../src/matmul.cpp:94]   --->   Operation 6103 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 6104 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_331" [../src/matmul.cpp:95]   --->   Operation 6104 'store' 'store_ln95' <Predicate = (and_ln94_332)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_674 : Operation 6105 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge476" [../src/matmul.cpp:95]   --->   Operation 6105 'br' 'br_ln95' <Predicate = (and_ln94_332)> <Delay = 0.00>
ST_674 : Operation 6106 [1/1] (0.00ns)   --->   "%out_pool_addr_332 = getelementptr i32 %out_pool, i64 0, i64 333" [../src/matmul.cpp:94]   --->   Operation 6106 'getelementptr' 'out_pool_addr_332' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 6107 [2/2] (1.35ns)   --->   "%out_pool_load_332 = load i11 %out_pool_addr_332" [../src/matmul.cpp:94]   --->   Operation 6107 'load' 'out_pool_load_332' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 675 <SV = 673> <Delay = 4.70>
ST_675 : Operation 6108 [1/2] (1.35ns)   --->   "%out_pool_load_332 = load i11 %out_pool_addr_332" [../src/matmul.cpp:94]   --->   Operation 6108 'load' 'out_pool_load_332' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_675 : Operation 6109 [1/1] (0.00ns)   --->   "%bitcast_ln94_333 = bitcast i32 %out_pool_load_332" [../src/matmul.cpp:94]   --->   Operation 6109 'bitcast' 'bitcast_ln94_333' <Predicate = true> <Delay = 0.00>
ST_675 : Operation 6110 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_333, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6110 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_675 : Operation 6111 [1/1] (0.00ns)   --->   "%trunc_ln94_333 = trunc i32 %bitcast_ln94_333" [../src/matmul.cpp:94]   --->   Operation 6111 'trunc' 'trunc_ln94_333' <Predicate = true> <Delay = 0.00>
ST_675 : Operation 6112 [1/1] (0.85ns)   --->   "%icmp_ln94_666 = icmp_ne  i8 %tmp_665, i8 255" [../src/matmul.cpp:94]   --->   Operation 6112 'icmp' 'icmp_ln94_666' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 6113 [1/1] (0.97ns)   --->   "%icmp_ln94_667 = icmp_eq  i23 %trunc_ln94_333, i23 0" [../src/matmul.cpp:94]   --->   Operation 6113 'icmp' 'icmp_ln94_667' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 6114 [2/2] (3.34ns)   --->   "%tmp_666 = fcmp_olt  i32 %out_pool_load_332, i32 0" [../src/matmul.cpp:94]   --->   Operation 6114 'fcmp' 'tmp_666' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 674> <Delay = 5.03>
ST_676 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_333)   --->   "%or_ln94_333 = or i1 %icmp_ln94_667, i1 %icmp_ln94_666" [../src/matmul.cpp:94]   --->   Operation 6115 'or' 'or_ln94_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 6116 [1/2] (3.34ns)   --->   "%tmp_666 = fcmp_olt  i32 %out_pool_load_332, i32 0" [../src/matmul.cpp:94]   --->   Operation 6116 'fcmp' 'tmp_666' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 6117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_333 = and i1 %or_ln94_333, i1 %tmp_666" [../src/matmul.cpp:94]   --->   Operation 6117 'and' 'and_ln94_333' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 6118 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_333, void %._crit_edge477, void" [../src/matmul.cpp:94]   --->   Operation 6118 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_676 : Operation 6119 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_332" [../src/matmul.cpp:95]   --->   Operation 6119 'store' 'store_ln95' <Predicate = (and_ln94_333)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_676 : Operation 6120 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge477" [../src/matmul.cpp:95]   --->   Operation 6120 'br' 'br_ln95' <Predicate = (and_ln94_333)> <Delay = 0.00>
ST_676 : Operation 6121 [1/1] (0.00ns)   --->   "%out_pool_addr_333 = getelementptr i32 %out_pool, i64 0, i64 334" [../src/matmul.cpp:94]   --->   Operation 6121 'getelementptr' 'out_pool_addr_333' <Predicate = true> <Delay = 0.00>
ST_676 : Operation 6122 [2/2] (1.35ns)   --->   "%out_pool_load_333 = load i11 %out_pool_addr_333" [../src/matmul.cpp:94]   --->   Operation 6122 'load' 'out_pool_load_333' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 677 <SV = 675> <Delay = 4.70>
ST_677 : Operation 6123 [1/2] (1.35ns)   --->   "%out_pool_load_333 = load i11 %out_pool_addr_333" [../src/matmul.cpp:94]   --->   Operation 6123 'load' 'out_pool_load_333' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_677 : Operation 6124 [1/1] (0.00ns)   --->   "%bitcast_ln94_334 = bitcast i32 %out_pool_load_333" [../src/matmul.cpp:94]   --->   Operation 6124 'bitcast' 'bitcast_ln94_334' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 6125 [1/1] (0.00ns)   --->   "%tmp_667 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_334, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6125 'partselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 6126 [1/1] (0.00ns)   --->   "%trunc_ln94_334 = trunc i32 %bitcast_ln94_334" [../src/matmul.cpp:94]   --->   Operation 6126 'trunc' 'trunc_ln94_334' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 6127 [1/1] (0.85ns)   --->   "%icmp_ln94_668 = icmp_ne  i8 %tmp_667, i8 255" [../src/matmul.cpp:94]   --->   Operation 6127 'icmp' 'icmp_ln94_668' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 6128 [1/1] (0.97ns)   --->   "%icmp_ln94_669 = icmp_eq  i23 %trunc_ln94_334, i23 0" [../src/matmul.cpp:94]   --->   Operation 6128 'icmp' 'icmp_ln94_669' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 6129 [2/2] (3.34ns)   --->   "%tmp_668 = fcmp_olt  i32 %out_pool_load_333, i32 0" [../src/matmul.cpp:94]   --->   Operation 6129 'fcmp' 'tmp_668' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 676> <Delay = 5.03>
ST_678 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_334)   --->   "%or_ln94_334 = or i1 %icmp_ln94_669, i1 %icmp_ln94_668" [../src/matmul.cpp:94]   --->   Operation 6130 'or' 'or_ln94_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 6131 [1/2] (3.34ns)   --->   "%tmp_668 = fcmp_olt  i32 %out_pool_load_333, i32 0" [../src/matmul.cpp:94]   --->   Operation 6131 'fcmp' 'tmp_668' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 6132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_334 = and i1 %or_ln94_334, i1 %tmp_668" [../src/matmul.cpp:94]   --->   Operation 6132 'and' 'and_ln94_334' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 6133 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_334, void %._crit_edge478, void" [../src/matmul.cpp:94]   --->   Operation 6133 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 6134 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_333" [../src/matmul.cpp:95]   --->   Operation 6134 'store' 'store_ln95' <Predicate = (and_ln94_334)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_678 : Operation 6135 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge478" [../src/matmul.cpp:95]   --->   Operation 6135 'br' 'br_ln95' <Predicate = (and_ln94_334)> <Delay = 0.00>
ST_678 : Operation 6136 [1/1] (0.00ns)   --->   "%out_pool_addr_334 = getelementptr i32 %out_pool, i64 0, i64 335" [../src/matmul.cpp:94]   --->   Operation 6136 'getelementptr' 'out_pool_addr_334' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 6137 [2/2] (1.35ns)   --->   "%out_pool_load_334 = load i11 %out_pool_addr_334" [../src/matmul.cpp:94]   --->   Operation 6137 'load' 'out_pool_load_334' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 679 <SV = 677> <Delay = 4.70>
ST_679 : Operation 6138 [1/2] (1.35ns)   --->   "%out_pool_load_334 = load i11 %out_pool_addr_334" [../src/matmul.cpp:94]   --->   Operation 6138 'load' 'out_pool_load_334' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_679 : Operation 6139 [1/1] (0.00ns)   --->   "%bitcast_ln94_335 = bitcast i32 %out_pool_load_334" [../src/matmul.cpp:94]   --->   Operation 6139 'bitcast' 'bitcast_ln94_335' <Predicate = true> <Delay = 0.00>
ST_679 : Operation 6140 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_335, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6140 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_679 : Operation 6141 [1/1] (0.00ns)   --->   "%trunc_ln94_335 = trunc i32 %bitcast_ln94_335" [../src/matmul.cpp:94]   --->   Operation 6141 'trunc' 'trunc_ln94_335' <Predicate = true> <Delay = 0.00>
ST_679 : Operation 6142 [1/1] (0.85ns)   --->   "%icmp_ln94_670 = icmp_ne  i8 %tmp_669, i8 255" [../src/matmul.cpp:94]   --->   Operation 6142 'icmp' 'icmp_ln94_670' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 6143 [1/1] (0.97ns)   --->   "%icmp_ln94_671 = icmp_eq  i23 %trunc_ln94_335, i23 0" [../src/matmul.cpp:94]   --->   Operation 6143 'icmp' 'icmp_ln94_671' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 6144 [2/2] (3.34ns)   --->   "%tmp_670 = fcmp_olt  i32 %out_pool_load_334, i32 0" [../src/matmul.cpp:94]   --->   Operation 6144 'fcmp' 'tmp_670' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 678> <Delay = 5.03>
ST_680 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_335)   --->   "%or_ln94_335 = or i1 %icmp_ln94_671, i1 %icmp_ln94_670" [../src/matmul.cpp:94]   --->   Operation 6145 'or' 'or_ln94_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 6146 [1/2] (3.34ns)   --->   "%tmp_670 = fcmp_olt  i32 %out_pool_load_334, i32 0" [../src/matmul.cpp:94]   --->   Operation 6146 'fcmp' 'tmp_670' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 6147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_335 = and i1 %or_ln94_335, i1 %tmp_670" [../src/matmul.cpp:94]   --->   Operation 6147 'and' 'and_ln94_335' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 6148 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_335, void %._crit_edge479, void" [../src/matmul.cpp:94]   --->   Operation 6148 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_680 : Operation 6149 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_334" [../src/matmul.cpp:95]   --->   Operation 6149 'store' 'store_ln95' <Predicate = (and_ln94_335)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_680 : Operation 6150 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge479" [../src/matmul.cpp:95]   --->   Operation 6150 'br' 'br_ln95' <Predicate = (and_ln94_335)> <Delay = 0.00>
ST_680 : Operation 6151 [1/1] (0.00ns)   --->   "%out_pool_addr_335 = getelementptr i32 %out_pool, i64 0, i64 336" [../src/matmul.cpp:94]   --->   Operation 6151 'getelementptr' 'out_pool_addr_335' <Predicate = true> <Delay = 0.00>
ST_680 : Operation 6152 [2/2] (1.35ns)   --->   "%out_pool_load_335 = load i11 %out_pool_addr_335" [../src/matmul.cpp:94]   --->   Operation 6152 'load' 'out_pool_load_335' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 681 <SV = 679> <Delay = 4.70>
ST_681 : Operation 6153 [1/2] (1.35ns)   --->   "%out_pool_load_335 = load i11 %out_pool_addr_335" [../src/matmul.cpp:94]   --->   Operation 6153 'load' 'out_pool_load_335' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_681 : Operation 6154 [1/1] (0.00ns)   --->   "%bitcast_ln94_336 = bitcast i32 %out_pool_load_335" [../src/matmul.cpp:94]   --->   Operation 6154 'bitcast' 'bitcast_ln94_336' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 6155 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_336, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6155 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 6156 [1/1] (0.00ns)   --->   "%trunc_ln94_336 = trunc i32 %bitcast_ln94_336" [../src/matmul.cpp:94]   --->   Operation 6156 'trunc' 'trunc_ln94_336' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 6157 [1/1] (0.85ns)   --->   "%icmp_ln94_672 = icmp_ne  i8 %tmp_671, i8 255" [../src/matmul.cpp:94]   --->   Operation 6157 'icmp' 'icmp_ln94_672' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 6158 [1/1] (0.97ns)   --->   "%icmp_ln94_673 = icmp_eq  i23 %trunc_ln94_336, i23 0" [../src/matmul.cpp:94]   --->   Operation 6158 'icmp' 'icmp_ln94_673' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 6159 [2/2] (3.34ns)   --->   "%tmp_672 = fcmp_olt  i32 %out_pool_load_335, i32 0" [../src/matmul.cpp:94]   --->   Operation 6159 'fcmp' 'tmp_672' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 680> <Delay = 5.03>
ST_682 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_336)   --->   "%or_ln94_336 = or i1 %icmp_ln94_673, i1 %icmp_ln94_672" [../src/matmul.cpp:94]   --->   Operation 6160 'or' 'or_ln94_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 6161 [1/2] (3.34ns)   --->   "%tmp_672 = fcmp_olt  i32 %out_pool_load_335, i32 0" [../src/matmul.cpp:94]   --->   Operation 6161 'fcmp' 'tmp_672' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 6162 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_336 = and i1 %or_ln94_336, i1 %tmp_672" [../src/matmul.cpp:94]   --->   Operation 6162 'and' 'and_ln94_336' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 6163 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_336, void %._crit_edge480, void" [../src/matmul.cpp:94]   --->   Operation 6163 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 6164 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_335" [../src/matmul.cpp:95]   --->   Operation 6164 'store' 'store_ln95' <Predicate = (and_ln94_336)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_682 : Operation 6165 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge480" [../src/matmul.cpp:95]   --->   Operation 6165 'br' 'br_ln95' <Predicate = (and_ln94_336)> <Delay = 0.00>
ST_682 : Operation 6166 [1/1] (0.00ns)   --->   "%out_pool_addr_336 = getelementptr i32 %out_pool, i64 0, i64 337" [../src/matmul.cpp:94]   --->   Operation 6166 'getelementptr' 'out_pool_addr_336' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 6167 [2/2] (1.35ns)   --->   "%out_pool_load_336 = load i11 %out_pool_addr_336" [../src/matmul.cpp:94]   --->   Operation 6167 'load' 'out_pool_load_336' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 683 <SV = 681> <Delay = 4.70>
ST_683 : Operation 6168 [1/2] (1.35ns)   --->   "%out_pool_load_336 = load i11 %out_pool_addr_336" [../src/matmul.cpp:94]   --->   Operation 6168 'load' 'out_pool_load_336' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_683 : Operation 6169 [1/1] (0.00ns)   --->   "%bitcast_ln94_337 = bitcast i32 %out_pool_load_336" [../src/matmul.cpp:94]   --->   Operation 6169 'bitcast' 'bitcast_ln94_337' <Predicate = true> <Delay = 0.00>
ST_683 : Operation 6170 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_337, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6170 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_683 : Operation 6171 [1/1] (0.00ns)   --->   "%trunc_ln94_337 = trunc i32 %bitcast_ln94_337" [../src/matmul.cpp:94]   --->   Operation 6171 'trunc' 'trunc_ln94_337' <Predicate = true> <Delay = 0.00>
ST_683 : Operation 6172 [1/1] (0.85ns)   --->   "%icmp_ln94_674 = icmp_ne  i8 %tmp_673, i8 255" [../src/matmul.cpp:94]   --->   Operation 6172 'icmp' 'icmp_ln94_674' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 6173 [1/1] (0.97ns)   --->   "%icmp_ln94_675 = icmp_eq  i23 %trunc_ln94_337, i23 0" [../src/matmul.cpp:94]   --->   Operation 6173 'icmp' 'icmp_ln94_675' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 6174 [2/2] (3.34ns)   --->   "%tmp_674 = fcmp_olt  i32 %out_pool_load_336, i32 0" [../src/matmul.cpp:94]   --->   Operation 6174 'fcmp' 'tmp_674' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 682> <Delay = 5.03>
ST_684 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_337)   --->   "%or_ln94_337 = or i1 %icmp_ln94_675, i1 %icmp_ln94_674" [../src/matmul.cpp:94]   --->   Operation 6175 'or' 'or_ln94_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 6176 [1/2] (3.34ns)   --->   "%tmp_674 = fcmp_olt  i32 %out_pool_load_336, i32 0" [../src/matmul.cpp:94]   --->   Operation 6176 'fcmp' 'tmp_674' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 6177 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_337 = and i1 %or_ln94_337, i1 %tmp_674" [../src/matmul.cpp:94]   --->   Operation 6177 'and' 'and_ln94_337' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 6178 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_337, void %._crit_edge481, void" [../src/matmul.cpp:94]   --->   Operation 6178 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_684 : Operation 6179 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_336" [../src/matmul.cpp:95]   --->   Operation 6179 'store' 'store_ln95' <Predicate = (and_ln94_337)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_684 : Operation 6180 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge481" [../src/matmul.cpp:95]   --->   Operation 6180 'br' 'br_ln95' <Predicate = (and_ln94_337)> <Delay = 0.00>
ST_684 : Operation 6181 [1/1] (0.00ns)   --->   "%out_pool_addr_337 = getelementptr i32 %out_pool, i64 0, i64 338" [../src/matmul.cpp:94]   --->   Operation 6181 'getelementptr' 'out_pool_addr_337' <Predicate = true> <Delay = 0.00>
ST_684 : Operation 6182 [2/2] (1.35ns)   --->   "%out_pool_load_337 = load i11 %out_pool_addr_337" [../src/matmul.cpp:94]   --->   Operation 6182 'load' 'out_pool_load_337' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 685 <SV = 683> <Delay = 4.70>
ST_685 : Operation 6183 [1/2] (1.35ns)   --->   "%out_pool_load_337 = load i11 %out_pool_addr_337" [../src/matmul.cpp:94]   --->   Operation 6183 'load' 'out_pool_load_337' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_685 : Operation 6184 [1/1] (0.00ns)   --->   "%bitcast_ln94_338 = bitcast i32 %out_pool_load_337" [../src/matmul.cpp:94]   --->   Operation 6184 'bitcast' 'bitcast_ln94_338' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 6185 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_338, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6185 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 6186 [1/1] (0.00ns)   --->   "%trunc_ln94_338 = trunc i32 %bitcast_ln94_338" [../src/matmul.cpp:94]   --->   Operation 6186 'trunc' 'trunc_ln94_338' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 6187 [1/1] (0.85ns)   --->   "%icmp_ln94_676 = icmp_ne  i8 %tmp_675, i8 255" [../src/matmul.cpp:94]   --->   Operation 6187 'icmp' 'icmp_ln94_676' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 6188 [1/1] (0.97ns)   --->   "%icmp_ln94_677 = icmp_eq  i23 %trunc_ln94_338, i23 0" [../src/matmul.cpp:94]   --->   Operation 6188 'icmp' 'icmp_ln94_677' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 6189 [2/2] (3.34ns)   --->   "%tmp_676 = fcmp_olt  i32 %out_pool_load_337, i32 0" [../src/matmul.cpp:94]   --->   Operation 6189 'fcmp' 'tmp_676' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 684> <Delay = 5.03>
ST_686 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_338)   --->   "%or_ln94_338 = or i1 %icmp_ln94_677, i1 %icmp_ln94_676" [../src/matmul.cpp:94]   --->   Operation 6190 'or' 'or_ln94_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 6191 [1/2] (3.34ns)   --->   "%tmp_676 = fcmp_olt  i32 %out_pool_load_337, i32 0" [../src/matmul.cpp:94]   --->   Operation 6191 'fcmp' 'tmp_676' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 6192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_338 = and i1 %or_ln94_338, i1 %tmp_676" [../src/matmul.cpp:94]   --->   Operation 6192 'and' 'and_ln94_338' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 6193 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_338, void %._crit_edge482, void" [../src/matmul.cpp:94]   --->   Operation 6193 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 6194 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_337" [../src/matmul.cpp:95]   --->   Operation 6194 'store' 'store_ln95' <Predicate = (and_ln94_338)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_686 : Operation 6195 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge482" [../src/matmul.cpp:95]   --->   Operation 6195 'br' 'br_ln95' <Predicate = (and_ln94_338)> <Delay = 0.00>
ST_686 : Operation 6196 [1/1] (0.00ns)   --->   "%out_pool_addr_338 = getelementptr i32 %out_pool, i64 0, i64 339" [../src/matmul.cpp:94]   --->   Operation 6196 'getelementptr' 'out_pool_addr_338' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 6197 [2/2] (1.35ns)   --->   "%out_pool_load_338 = load i11 %out_pool_addr_338" [../src/matmul.cpp:94]   --->   Operation 6197 'load' 'out_pool_load_338' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 687 <SV = 685> <Delay = 4.70>
ST_687 : Operation 6198 [1/2] (1.35ns)   --->   "%out_pool_load_338 = load i11 %out_pool_addr_338" [../src/matmul.cpp:94]   --->   Operation 6198 'load' 'out_pool_load_338' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_687 : Operation 6199 [1/1] (0.00ns)   --->   "%bitcast_ln94_339 = bitcast i32 %out_pool_load_338" [../src/matmul.cpp:94]   --->   Operation 6199 'bitcast' 'bitcast_ln94_339' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 6200 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_339, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6200 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 6201 [1/1] (0.00ns)   --->   "%trunc_ln94_339 = trunc i32 %bitcast_ln94_339" [../src/matmul.cpp:94]   --->   Operation 6201 'trunc' 'trunc_ln94_339' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 6202 [1/1] (0.85ns)   --->   "%icmp_ln94_678 = icmp_ne  i8 %tmp_677, i8 255" [../src/matmul.cpp:94]   --->   Operation 6202 'icmp' 'icmp_ln94_678' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 6203 [1/1] (0.97ns)   --->   "%icmp_ln94_679 = icmp_eq  i23 %trunc_ln94_339, i23 0" [../src/matmul.cpp:94]   --->   Operation 6203 'icmp' 'icmp_ln94_679' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 6204 [2/2] (3.34ns)   --->   "%tmp_678 = fcmp_olt  i32 %out_pool_load_338, i32 0" [../src/matmul.cpp:94]   --->   Operation 6204 'fcmp' 'tmp_678' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 686> <Delay = 5.03>
ST_688 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_339)   --->   "%or_ln94_339 = or i1 %icmp_ln94_679, i1 %icmp_ln94_678" [../src/matmul.cpp:94]   --->   Operation 6205 'or' 'or_ln94_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 6206 [1/2] (3.34ns)   --->   "%tmp_678 = fcmp_olt  i32 %out_pool_load_338, i32 0" [../src/matmul.cpp:94]   --->   Operation 6206 'fcmp' 'tmp_678' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 6207 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_339 = and i1 %or_ln94_339, i1 %tmp_678" [../src/matmul.cpp:94]   --->   Operation 6207 'and' 'and_ln94_339' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 6208 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_339, void %._crit_edge483, void" [../src/matmul.cpp:94]   --->   Operation 6208 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_688 : Operation 6209 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_338" [../src/matmul.cpp:95]   --->   Operation 6209 'store' 'store_ln95' <Predicate = (and_ln94_339)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_688 : Operation 6210 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge483" [../src/matmul.cpp:95]   --->   Operation 6210 'br' 'br_ln95' <Predicate = (and_ln94_339)> <Delay = 0.00>
ST_688 : Operation 6211 [1/1] (0.00ns)   --->   "%out_pool_addr_339 = getelementptr i32 %out_pool, i64 0, i64 340" [../src/matmul.cpp:94]   --->   Operation 6211 'getelementptr' 'out_pool_addr_339' <Predicate = true> <Delay = 0.00>
ST_688 : Operation 6212 [2/2] (1.35ns)   --->   "%out_pool_load_339 = load i11 %out_pool_addr_339" [../src/matmul.cpp:94]   --->   Operation 6212 'load' 'out_pool_load_339' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 689 <SV = 687> <Delay = 4.70>
ST_689 : Operation 6213 [1/2] (1.35ns)   --->   "%out_pool_load_339 = load i11 %out_pool_addr_339" [../src/matmul.cpp:94]   --->   Operation 6213 'load' 'out_pool_load_339' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_689 : Operation 6214 [1/1] (0.00ns)   --->   "%bitcast_ln94_340 = bitcast i32 %out_pool_load_339" [../src/matmul.cpp:94]   --->   Operation 6214 'bitcast' 'bitcast_ln94_340' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 6215 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_340, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6215 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 6216 [1/1] (0.00ns)   --->   "%trunc_ln94_340 = trunc i32 %bitcast_ln94_340" [../src/matmul.cpp:94]   --->   Operation 6216 'trunc' 'trunc_ln94_340' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 6217 [1/1] (0.85ns)   --->   "%icmp_ln94_680 = icmp_ne  i8 %tmp_679, i8 255" [../src/matmul.cpp:94]   --->   Operation 6217 'icmp' 'icmp_ln94_680' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 6218 [1/1] (0.97ns)   --->   "%icmp_ln94_681 = icmp_eq  i23 %trunc_ln94_340, i23 0" [../src/matmul.cpp:94]   --->   Operation 6218 'icmp' 'icmp_ln94_681' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 6219 [2/2] (3.34ns)   --->   "%tmp_680 = fcmp_olt  i32 %out_pool_load_339, i32 0" [../src/matmul.cpp:94]   --->   Operation 6219 'fcmp' 'tmp_680' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 688> <Delay = 5.03>
ST_690 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_340)   --->   "%or_ln94_340 = or i1 %icmp_ln94_681, i1 %icmp_ln94_680" [../src/matmul.cpp:94]   --->   Operation 6220 'or' 'or_ln94_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 6221 [1/2] (3.34ns)   --->   "%tmp_680 = fcmp_olt  i32 %out_pool_load_339, i32 0" [../src/matmul.cpp:94]   --->   Operation 6221 'fcmp' 'tmp_680' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 6222 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_340 = and i1 %or_ln94_340, i1 %tmp_680" [../src/matmul.cpp:94]   --->   Operation 6222 'and' 'and_ln94_340' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 6223 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_340, void %._crit_edge484, void" [../src/matmul.cpp:94]   --->   Operation 6223 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 6224 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_339" [../src/matmul.cpp:95]   --->   Operation 6224 'store' 'store_ln95' <Predicate = (and_ln94_340)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_690 : Operation 6225 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge484" [../src/matmul.cpp:95]   --->   Operation 6225 'br' 'br_ln95' <Predicate = (and_ln94_340)> <Delay = 0.00>
ST_690 : Operation 6226 [1/1] (0.00ns)   --->   "%out_pool_addr_340 = getelementptr i32 %out_pool, i64 0, i64 341" [../src/matmul.cpp:94]   --->   Operation 6226 'getelementptr' 'out_pool_addr_340' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 6227 [2/2] (1.35ns)   --->   "%out_pool_load_340 = load i11 %out_pool_addr_340" [../src/matmul.cpp:94]   --->   Operation 6227 'load' 'out_pool_load_340' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 691 <SV = 689> <Delay = 4.70>
ST_691 : Operation 6228 [1/2] (1.35ns)   --->   "%out_pool_load_340 = load i11 %out_pool_addr_340" [../src/matmul.cpp:94]   --->   Operation 6228 'load' 'out_pool_load_340' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_691 : Operation 6229 [1/1] (0.00ns)   --->   "%bitcast_ln94_341 = bitcast i32 %out_pool_load_340" [../src/matmul.cpp:94]   --->   Operation 6229 'bitcast' 'bitcast_ln94_341' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 6230 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_341, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6230 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 6231 [1/1] (0.00ns)   --->   "%trunc_ln94_341 = trunc i32 %bitcast_ln94_341" [../src/matmul.cpp:94]   --->   Operation 6231 'trunc' 'trunc_ln94_341' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 6232 [1/1] (0.85ns)   --->   "%icmp_ln94_682 = icmp_ne  i8 %tmp_681, i8 255" [../src/matmul.cpp:94]   --->   Operation 6232 'icmp' 'icmp_ln94_682' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 6233 [1/1] (0.97ns)   --->   "%icmp_ln94_683 = icmp_eq  i23 %trunc_ln94_341, i23 0" [../src/matmul.cpp:94]   --->   Operation 6233 'icmp' 'icmp_ln94_683' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 6234 [2/2] (3.34ns)   --->   "%tmp_682 = fcmp_olt  i32 %out_pool_load_340, i32 0" [../src/matmul.cpp:94]   --->   Operation 6234 'fcmp' 'tmp_682' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 690> <Delay = 5.03>
ST_692 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_341)   --->   "%or_ln94_341 = or i1 %icmp_ln94_683, i1 %icmp_ln94_682" [../src/matmul.cpp:94]   --->   Operation 6235 'or' 'or_ln94_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 6236 [1/2] (3.34ns)   --->   "%tmp_682 = fcmp_olt  i32 %out_pool_load_340, i32 0" [../src/matmul.cpp:94]   --->   Operation 6236 'fcmp' 'tmp_682' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 6237 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_341 = and i1 %or_ln94_341, i1 %tmp_682" [../src/matmul.cpp:94]   --->   Operation 6237 'and' 'and_ln94_341' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 6238 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_341, void %._crit_edge485, void" [../src/matmul.cpp:94]   --->   Operation 6238 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 6239 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_340" [../src/matmul.cpp:95]   --->   Operation 6239 'store' 'store_ln95' <Predicate = (and_ln94_341)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_692 : Operation 6240 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge485" [../src/matmul.cpp:95]   --->   Operation 6240 'br' 'br_ln95' <Predicate = (and_ln94_341)> <Delay = 0.00>
ST_692 : Operation 6241 [1/1] (0.00ns)   --->   "%out_pool_addr_341 = getelementptr i32 %out_pool, i64 0, i64 342" [../src/matmul.cpp:94]   --->   Operation 6241 'getelementptr' 'out_pool_addr_341' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 6242 [2/2] (1.35ns)   --->   "%out_pool_load_341 = load i11 %out_pool_addr_341" [../src/matmul.cpp:94]   --->   Operation 6242 'load' 'out_pool_load_341' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 693 <SV = 691> <Delay = 4.70>
ST_693 : Operation 6243 [1/2] (1.35ns)   --->   "%out_pool_load_341 = load i11 %out_pool_addr_341" [../src/matmul.cpp:94]   --->   Operation 6243 'load' 'out_pool_load_341' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_693 : Operation 6244 [1/1] (0.00ns)   --->   "%bitcast_ln94_342 = bitcast i32 %out_pool_load_341" [../src/matmul.cpp:94]   --->   Operation 6244 'bitcast' 'bitcast_ln94_342' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6245 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_342, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6245 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6246 [1/1] (0.00ns)   --->   "%trunc_ln94_342 = trunc i32 %bitcast_ln94_342" [../src/matmul.cpp:94]   --->   Operation 6246 'trunc' 'trunc_ln94_342' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6247 [1/1] (0.85ns)   --->   "%icmp_ln94_684 = icmp_ne  i8 %tmp_683, i8 255" [../src/matmul.cpp:94]   --->   Operation 6247 'icmp' 'icmp_ln94_684' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6248 [1/1] (0.97ns)   --->   "%icmp_ln94_685 = icmp_eq  i23 %trunc_ln94_342, i23 0" [../src/matmul.cpp:94]   --->   Operation 6248 'icmp' 'icmp_ln94_685' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6249 [2/2] (3.34ns)   --->   "%tmp_684 = fcmp_olt  i32 %out_pool_load_341, i32 0" [../src/matmul.cpp:94]   --->   Operation 6249 'fcmp' 'tmp_684' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 692> <Delay = 5.03>
ST_694 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_342)   --->   "%or_ln94_342 = or i1 %icmp_ln94_685, i1 %icmp_ln94_684" [../src/matmul.cpp:94]   --->   Operation 6250 'or' 'or_ln94_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6251 [1/2] (3.34ns)   --->   "%tmp_684 = fcmp_olt  i32 %out_pool_load_341, i32 0" [../src/matmul.cpp:94]   --->   Operation 6251 'fcmp' 'tmp_684' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6252 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_342 = and i1 %or_ln94_342, i1 %tmp_684" [../src/matmul.cpp:94]   --->   Operation 6252 'and' 'and_ln94_342' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6253 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_342, void %._crit_edge486, void" [../src/matmul.cpp:94]   --->   Operation 6253 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6254 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_341" [../src/matmul.cpp:95]   --->   Operation 6254 'store' 'store_ln95' <Predicate = (and_ln94_342)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_694 : Operation 6255 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge486" [../src/matmul.cpp:95]   --->   Operation 6255 'br' 'br_ln95' <Predicate = (and_ln94_342)> <Delay = 0.00>
ST_694 : Operation 6256 [1/1] (0.00ns)   --->   "%out_pool_addr_342 = getelementptr i32 %out_pool, i64 0, i64 343" [../src/matmul.cpp:94]   --->   Operation 6256 'getelementptr' 'out_pool_addr_342' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6257 [2/2] (1.35ns)   --->   "%out_pool_load_342 = load i11 %out_pool_addr_342" [../src/matmul.cpp:94]   --->   Operation 6257 'load' 'out_pool_load_342' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 695 <SV = 693> <Delay = 4.70>
ST_695 : Operation 6258 [1/2] (1.35ns)   --->   "%out_pool_load_342 = load i11 %out_pool_addr_342" [../src/matmul.cpp:94]   --->   Operation 6258 'load' 'out_pool_load_342' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_695 : Operation 6259 [1/1] (0.00ns)   --->   "%bitcast_ln94_343 = bitcast i32 %out_pool_load_342" [../src/matmul.cpp:94]   --->   Operation 6259 'bitcast' 'bitcast_ln94_343' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6260 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_343, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6260 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6261 [1/1] (0.00ns)   --->   "%trunc_ln94_343 = trunc i32 %bitcast_ln94_343" [../src/matmul.cpp:94]   --->   Operation 6261 'trunc' 'trunc_ln94_343' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6262 [1/1] (0.85ns)   --->   "%icmp_ln94_686 = icmp_ne  i8 %tmp_685, i8 255" [../src/matmul.cpp:94]   --->   Operation 6262 'icmp' 'icmp_ln94_686' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6263 [1/1] (0.97ns)   --->   "%icmp_ln94_687 = icmp_eq  i23 %trunc_ln94_343, i23 0" [../src/matmul.cpp:94]   --->   Operation 6263 'icmp' 'icmp_ln94_687' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6264 [2/2] (3.34ns)   --->   "%tmp_686 = fcmp_olt  i32 %out_pool_load_342, i32 0" [../src/matmul.cpp:94]   --->   Operation 6264 'fcmp' 'tmp_686' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 694> <Delay = 5.03>
ST_696 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_343)   --->   "%or_ln94_343 = or i1 %icmp_ln94_687, i1 %icmp_ln94_686" [../src/matmul.cpp:94]   --->   Operation 6265 'or' 'or_ln94_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6266 [1/2] (3.34ns)   --->   "%tmp_686 = fcmp_olt  i32 %out_pool_load_342, i32 0" [../src/matmul.cpp:94]   --->   Operation 6266 'fcmp' 'tmp_686' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6267 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_343 = and i1 %or_ln94_343, i1 %tmp_686" [../src/matmul.cpp:94]   --->   Operation 6267 'and' 'and_ln94_343' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6268 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_343, void %._crit_edge487, void" [../src/matmul.cpp:94]   --->   Operation 6268 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 6269 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_342" [../src/matmul.cpp:95]   --->   Operation 6269 'store' 'store_ln95' <Predicate = (and_ln94_343)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_696 : Operation 6270 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge487" [../src/matmul.cpp:95]   --->   Operation 6270 'br' 'br_ln95' <Predicate = (and_ln94_343)> <Delay = 0.00>
ST_696 : Operation 6271 [1/1] (0.00ns)   --->   "%out_pool_addr_343 = getelementptr i32 %out_pool, i64 0, i64 344" [../src/matmul.cpp:94]   --->   Operation 6271 'getelementptr' 'out_pool_addr_343' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 6272 [2/2] (1.35ns)   --->   "%out_pool_load_343 = load i11 %out_pool_addr_343" [../src/matmul.cpp:94]   --->   Operation 6272 'load' 'out_pool_load_343' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 697 <SV = 695> <Delay = 4.70>
ST_697 : Operation 6273 [1/2] (1.35ns)   --->   "%out_pool_load_343 = load i11 %out_pool_addr_343" [../src/matmul.cpp:94]   --->   Operation 6273 'load' 'out_pool_load_343' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_697 : Operation 6274 [1/1] (0.00ns)   --->   "%bitcast_ln94_344 = bitcast i32 %out_pool_load_343" [../src/matmul.cpp:94]   --->   Operation 6274 'bitcast' 'bitcast_ln94_344' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 6275 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_344, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6275 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 6276 [1/1] (0.00ns)   --->   "%trunc_ln94_344 = trunc i32 %bitcast_ln94_344" [../src/matmul.cpp:94]   --->   Operation 6276 'trunc' 'trunc_ln94_344' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 6277 [1/1] (0.85ns)   --->   "%icmp_ln94_688 = icmp_ne  i8 %tmp_687, i8 255" [../src/matmul.cpp:94]   --->   Operation 6277 'icmp' 'icmp_ln94_688' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6278 [1/1] (0.97ns)   --->   "%icmp_ln94_689 = icmp_eq  i23 %trunc_ln94_344, i23 0" [../src/matmul.cpp:94]   --->   Operation 6278 'icmp' 'icmp_ln94_689' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6279 [2/2] (3.34ns)   --->   "%tmp_688 = fcmp_olt  i32 %out_pool_load_343, i32 0" [../src/matmul.cpp:94]   --->   Operation 6279 'fcmp' 'tmp_688' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 696> <Delay = 5.03>
ST_698 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_344)   --->   "%or_ln94_344 = or i1 %icmp_ln94_689, i1 %icmp_ln94_688" [../src/matmul.cpp:94]   --->   Operation 6280 'or' 'or_ln94_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 6281 [1/2] (3.34ns)   --->   "%tmp_688 = fcmp_olt  i32 %out_pool_load_343, i32 0" [../src/matmul.cpp:94]   --->   Operation 6281 'fcmp' 'tmp_688' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 6282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_344 = and i1 %or_ln94_344, i1 %tmp_688" [../src/matmul.cpp:94]   --->   Operation 6282 'and' 'and_ln94_344' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 6283 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_344, void %._crit_edge488, void" [../src/matmul.cpp:94]   --->   Operation 6283 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 6284 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_343" [../src/matmul.cpp:95]   --->   Operation 6284 'store' 'store_ln95' <Predicate = (and_ln94_344)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_698 : Operation 6285 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge488" [../src/matmul.cpp:95]   --->   Operation 6285 'br' 'br_ln95' <Predicate = (and_ln94_344)> <Delay = 0.00>
ST_698 : Operation 6286 [1/1] (0.00ns)   --->   "%out_pool_addr_344 = getelementptr i32 %out_pool, i64 0, i64 345" [../src/matmul.cpp:94]   --->   Operation 6286 'getelementptr' 'out_pool_addr_344' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 6287 [2/2] (1.35ns)   --->   "%out_pool_load_344 = load i11 %out_pool_addr_344" [../src/matmul.cpp:94]   --->   Operation 6287 'load' 'out_pool_load_344' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 699 <SV = 697> <Delay = 4.70>
ST_699 : Operation 6288 [1/2] (1.35ns)   --->   "%out_pool_load_344 = load i11 %out_pool_addr_344" [../src/matmul.cpp:94]   --->   Operation 6288 'load' 'out_pool_load_344' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_699 : Operation 6289 [1/1] (0.00ns)   --->   "%bitcast_ln94_345 = bitcast i32 %out_pool_load_344" [../src/matmul.cpp:94]   --->   Operation 6289 'bitcast' 'bitcast_ln94_345' <Predicate = true> <Delay = 0.00>
ST_699 : Operation 6290 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_345, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6290 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_699 : Operation 6291 [1/1] (0.00ns)   --->   "%trunc_ln94_345 = trunc i32 %bitcast_ln94_345" [../src/matmul.cpp:94]   --->   Operation 6291 'trunc' 'trunc_ln94_345' <Predicate = true> <Delay = 0.00>
ST_699 : Operation 6292 [1/1] (0.85ns)   --->   "%icmp_ln94_690 = icmp_ne  i8 %tmp_689, i8 255" [../src/matmul.cpp:94]   --->   Operation 6292 'icmp' 'icmp_ln94_690' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 6293 [1/1] (0.97ns)   --->   "%icmp_ln94_691 = icmp_eq  i23 %trunc_ln94_345, i23 0" [../src/matmul.cpp:94]   --->   Operation 6293 'icmp' 'icmp_ln94_691' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 6294 [2/2] (3.34ns)   --->   "%tmp_690 = fcmp_olt  i32 %out_pool_load_344, i32 0" [../src/matmul.cpp:94]   --->   Operation 6294 'fcmp' 'tmp_690' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 698> <Delay = 5.03>
ST_700 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_345)   --->   "%or_ln94_345 = or i1 %icmp_ln94_691, i1 %icmp_ln94_690" [../src/matmul.cpp:94]   --->   Operation 6295 'or' 'or_ln94_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6296 [1/2] (3.34ns)   --->   "%tmp_690 = fcmp_olt  i32 %out_pool_load_344, i32 0" [../src/matmul.cpp:94]   --->   Operation 6296 'fcmp' 'tmp_690' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6297 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_345 = and i1 %or_ln94_345, i1 %tmp_690" [../src/matmul.cpp:94]   --->   Operation 6297 'and' 'and_ln94_345' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6298 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_345, void %._crit_edge489, void" [../src/matmul.cpp:94]   --->   Operation 6298 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 6299 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_344" [../src/matmul.cpp:95]   --->   Operation 6299 'store' 'store_ln95' <Predicate = (and_ln94_345)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_700 : Operation 6300 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge489" [../src/matmul.cpp:95]   --->   Operation 6300 'br' 'br_ln95' <Predicate = (and_ln94_345)> <Delay = 0.00>
ST_700 : Operation 6301 [1/1] (0.00ns)   --->   "%out_pool_addr_345 = getelementptr i32 %out_pool, i64 0, i64 346" [../src/matmul.cpp:94]   --->   Operation 6301 'getelementptr' 'out_pool_addr_345' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 6302 [2/2] (1.35ns)   --->   "%out_pool_load_345 = load i11 %out_pool_addr_345" [../src/matmul.cpp:94]   --->   Operation 6302 'load' 'out_pool_load_345' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 701 <SV = 699> <Delay = 4.70>
ST_701 : Operation 6303 [1/2] (1.35ns)   --->   "%out_pool_load_345 = load i11 %out_pool_addr_345" [../src/matmul.cpp:94]   --->   Operation 6303 'load' 'out_pool_load_345' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_701 : Operation 6304 [1/1] (0.00ns)   --->   "%bitcast_ln94_346 = bitcast i32 %out_pool_load_345" [../src/matmul.cpp:94]   --->   Operation 6304 'bitcast' 'bitcast_ln94_346' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 6305 [1/1] (0.00ns)   --->   "%tmp_691 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_346, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6305 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 6306 [1/1] (0.00ns)   --->   "%trunc_ln94_346 = trunc i32 %bitcast_ln94_346" [../src/matmul.cpp:94]   --->   Operation 6306 'trunc' 'trunc_ln94_346' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 6307 [1/1] (0.85ns)   --->   "%icmp_ln94_692 = icmp_ne  i8 %tmp_691, i8 255" [../src/matmul.cpp:94]   --->   Operation 6307 'icmp' 'icmp_ln94_692' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6308 [1/1] (0.97ns)   --->   "%icmp_ln94_693 = icmp_eq  i23 %trunc_ln94_346, i23 0" [../src/matmul.cpp:94]   --->   Operation 6308 'icmp' 'icmp_ln94_693' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6309 [2/2] (3.34ns)   --->   "%tmp_692 = fcmp_olt  i32 %out_pool_load_345, i32 0" [../src/matmul.cpp:94]   --->   Operation 6309 'fcmp' 'tmp_692' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 700> <Delay = 5.03>
ST_702 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_346)   --->   "%or_ln94_346 = or i1 %icmp_ln94_693, i1 %icmp_ln94_692" [../src/matmul.cpp:94]   --->   Operation 6310 'or' 'or_ln94_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 6311 [1/2] (3.34ns)   --->   "%tmp_692 = fcmp_olt  i32 %out_pool_load_345, i32 0" [../src/matmul.cpp:94]   --->   Operation 6311 'fcmp' 'tmp_692' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 6312 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_346 = and i1 %or_ln94_346, i1 %tmp_692" [../src/matmul.cpp:94]   --->   Operation 6312 'and' 'and_ln94_346' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 6313 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_346, void %._crit_edge490, void" [../src/matmul.cpp:94]   --->   Operation 6313 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 6314 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_345" [../src/matmul.cpp:95]   --->   Operation 6314 'store' 'store_ln95' <Predicate = (and_ln94_346)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_702 : Operation 6315 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge490" [../src/matmul.cpp:95]   --->   Operation 6315 'br' 'br_ln95' <Predicate = (and_ln94_346)> <Delay = 0.00>
ST_702 : Operation 6316 [1/1] (0.00ns)   --->   "%out_pool_addr_346 = getelementptr i32 %out_pool, i64 0, i64 347" [../src/matmul.cpp:94]   --->   Operation 6316 'getelementptr' 'out_pool_addr_346' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 6317 [2/2] (1.35ns)   --->   "%out_pool_load_346 = load i11 %out_pool_addr_346" [../src/matmul.cpp:94]   --->   Operation 6317 'load' 'out_pool_load_346' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 703 <SV = 701> <Delay = 4.70>
ST_703 : Operation 6318 [1/2] (1.35ns)   --->   "%out_pool_load_346 = load i11 %out_pool_addr_346" [../src/matmul.cpp:94]   --->   Operation 6318 'load' 'out_pool_load_346' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_703 : Operation 6319 [1/1] (0.00ns)   --->   "%bitcast_ln94_347 = bitcast i32 %out_pool_load_346" [../src/matmul.cpp:94]   --->   Operation 6319 'bitcast' 'bitcast_ln94_347' <Predicate = true> <Delay = 0.00>
ST_703 : Operation 6320 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_347, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6320 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_703 : Operation 6321 [1/1] (0.00ns)   --->   "%trunc_ln94_347 = trunc i32 %bitcast_ln94_347" [../src/matmul.cpp:94]   --->   Operation 6321 'trunc' 'trunc_ln94_347' <Predicate = true> <Delay = 0.00>
ST_703 : Operation 6322 [1/1] (0.85ns)   --->   "%icmp_ln94_694 = icmp_ne  i8 %tmp_693, i8 255" [../src/matmul.cpp:94]   --->   Operation 6322 'icmp' 'icmp_ln94_694' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 6323 [1/1] (0.97ns)   --->   "%icmp_ln94_695 = icmp_eq  i23 %trunc_ln94_347, i23 0" [../src/matmul.cpp:94]   --->   Operation 6323 'icmp' 'icmp_ln94_695' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 6324 [2/2] (3.34ns)   --->   "%tmp_694 = fcmp_olt  i32 %out_pool_load_346, i32 0" [../src/matmul.cpp:94]   --->   Operation 6324 'fcmp' 'tmp_694' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 702> <Delay = 5.03>
ST_704 : Operation 6325 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_347)   --->   "%or_ln94_347 = or i1 %icmp_ln94_695, i1 %icmp_ln94_694" [../src/matmul.cpp:94]   --->   Operation 6325 'or' 'or_ln94_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6326 [1/2] (3.34ns)   --->   "%tmp_694 = fcmp_olt  i32 %out_pool_load_346, i32 0" [../src/matmul.cpp:94]   --->   Operation 6326 'fcmp' 'tmp_694' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6327 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_347 = and i1 %or_ln94_347, i1 %tmp_694" [../src/matmul.cpp:94]   --->   Operation 6327 'and' 'and_ln94_347' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6328 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_347, void %._crit_edge491, void" [../src/matmul.cpp:94]   --->   Operation 6328 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 6329 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_346" [../src/matmul.cpp:95]   --->   Operation 6329 'store' 'store_ln95' <Predicate = (and_ln94_347)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_704 : Operation 6330 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge491" [../src/matmul.cpp:95]   --->   Operation 6330 'br' 'br_ln95' <Predicate = (and_ln94_347)> <Delay = 0.00>
ST_704 : Operation 6331 [1/1] (0.00ns)   --->   "%out_pool_addr_347 = getelementptr i32 %out_pool, i64 0, i64 348" [../src/matmul.cpp:94]   --->   Operation 6331 'getelementptr' 'out_pool_addr_347' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 6332 [2/2] (1.35ns)   --->   "%out_pool_load_347 = load i11 %out_pool_addr_347" [../src/matmul.cpp:94]   --->   Operation 6332 'load' 'out_pool_load_347' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 705 <SV = 703> <Delay = 4.70>
ST_705 : Operation 6333 [1/2] (1.35ns)   --->   "%out_pool_load_347 = load i11 %out_pool_addr_347" [../src/matmul.cpp:94]   --->   Operation 6333 'load' 'out_pool_load_347' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_705 : Operation 6334 [1/1] (0.00ns)   --->   "%bitcast_ln94_348 = bitcast i32 %out_pool_load_347" [../src/matmul.cpp:94]   --->   Operation 6334 'bitcast' 'bitcast_ln94_348' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 6335 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_348, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6335 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 6336 [1/1] (0.00ns)   --->   "%trunc_ln94_348 = trunc i32 %bitcast_ln94_348" [../src/matmul.cpp:94]   --->   Operation 6336 'trunc' 'trunc_ln94_348' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 6337 [1/1] (0.85ns)   --->   "%icmp_ln94_696 = icmp_ne  i8 %tmp_695, i8 255" [../src/matmul.cpp:94]   --->   Operation 6337 'icmp' 'icmp_ln94_696' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 6338 [1/1] (0.97ns)   --->   "%icmp_ln94_697 = icmp_eq  i23 %trunc_ln94_348, i23 0" [../src/matmul.cpp:94]   --->   Operation 6338 'icmp' 'icmp_ln94_697' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 6339 [2/2] (3.34ns)   --->   "%tmp_696 = fcmp_olt  i32 %out_pool_load_347, i32 0" [../src/matmul.cpp:94]   --->   Operation 6339 'fcmp' 'tmp_696' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 704> <Delay = 5.03>
ST_706 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_348)   --->   "%or_ln94_348 = or i1 %icmp_ln94_697, i1 %icmp_ln94_696" [../src/matmul.cpp:94]   --->   Operation 6340 'or' 'or_ln94_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 6341 [1/2] (3.34ns)   --->   "%tmp_696 = fcmp_olt  i32 %out_pool_load_347, i32 0" [../src/matmul.cpp:94]   --->   Operation 6341 'fcmp' 'tmp_696' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 6342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_348 = and i1 %or_ln94_348, i1 %tmp_696" [../src/matmul.cpp:94]   --->   Operation 6342 'and' 'and_ln94_348' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 6343 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_348, void %._crit_edge492, void" [../src/matmul.cpp:94]   --->   Operation 6343 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 6344 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_347" [../src/matmul.cpp:95]   --->   Operation 6344 'store' 'store_ln95' <Predicate = (and_ln94_348)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_706 : Operation 6345 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge492" [../src/matmul.cpp:95]   --->   Operation 6345 'br' 'br_ln95' <Predicate = (and_ln94_348)> <Delay = 0.00>
ST_706 : Operation 6346 [1/1] (0.00ns)   --->   "%out_pool_addr_348 = getelementptr i32 %out_pool, i64 0, i64 349" [../src/matmul.cpp:94]   --->   Operation 6346 'getelementptr' 'out_pool_addr_348' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 6347 [2/2] (1.35ns)   --->   "%out_pool_load_348 = load i11 %out_pool_addr_348" [../src/matmul.cpp:94]   --->   Operation 6347 'load' 'out_pool_load_348' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 707 <SV = 705> <Delay = 4.70>
ST_707 : Operation 6348 [1/2] (1.35ns)   --->   "%out_pool_load_348 = load i11 %out_pool_addr_348" [../src/matmul.cpp:94]   --->   Operation 6348 'load' 'out_pool_load_348' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_707 : Operation 6349 [1/1] (0.00ns)   --->   "%bitcast_ln94_349 = bitcast i32 %out_pool_load_348" [../src/matmul.cpp:94]   --->   Operation 6349 'bitcast' 'bitcast_ln94_349' <Predicate = true> <Delay = 0.00>
ST_707 : Operation 6350 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_349, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6350 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_707 : Operation 6351 [1/1] (0.00ns)   --->   "%trunc_ln94_349 = trunc i32 %bitcast_ln94_349" [../src/matmul.cpp:94]   --->   Operation 6351 'trunc' 'trunc_ln94_349' <Predicate = true> <Delay = 0.00>
ST_707 : Operation 6352 [1/1] (0.85ns)   --->   "%icmp_ln94_698 = icmp_ne  i8 %tmp_697, i8 255" [../src/matmul.cpp:94]   --->   Operation 6352 'icmp' 'icmp_ln94_698' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 6353 [1/1] (0.97ns)   --->   "%icmp_ln94_699 = icmp_eq  i23 %trunc_ln94_349, i23 0" [../src/matmul.cpp:94]   --->   Operation 6353 'icmp' 'icmp_ln94_699' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 6354 [2/2] (3.34ns)   --->   "%tmp_698 = fcmp_olt  i32 %out_pool_load_348, i32 0" [../src/matmul.cpp:94]   --->   Operation 6354 'fcmp' 'tmp_698' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 706> <Delay = 5.03>
ST_708 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_349)   --->   "%or_ln94_349 = or i1 %icmp_ln94_699, i1 %icmp_ln94_698" [../src/matmul.cpp:94]   --->   Operation 6355 'or' 'or_ln94_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6356 [1/2] (3.34ns)   --->   "%tmp_698 = fcmp_olt  i32 %out_pool_load_348, i32 0" [../src/matmul.cpp:94]   --->   Operation 6356 'fcmp' 'tmp_698' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_349 = and i1 %or_ln94_349, i1 %tmp_698" [../src/matmul.cpp:94]   --->   Operation 6357 'and' 'and_ln94_349' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6358 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_349, void %._crit_edge493, void" [../src/matmul.cpp:94]   --->   Operation 6358 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 6359 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_348" [../src/matmul.cpp:95]   --->   Operation 6359 'store' 'store_ln95' <Predicate = (and_ln94_349)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_708 : Operation 6360 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge493" [../src/matmul.cpp:95]   --->   Operation 6360 'br' 'br_ln95' <Predicate = (and_ln94_349)> <Delay = 0.00>
ST_708 : Operation 6361 [1/1] (0.00ns)   --->   "%out_pool_addr_349 = getelementptr i32 %out_pool, i64 0, i64 350" [../src/matmul.cpp:94]   --->   Operation 6361 'getelementptr' 'out_pool_addr_349' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 6362 [2/2] (1.35ns)   --->   "%out_pool_load_349 = load i11 %out_pool_addr_349" [../src/matmul.cpp:94]   --->   Operation 6362 'load' 'out_pool_load_349' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 709 <SV = 707> <Delay = 4.70>
ST_709 : Operation 6363 [1/2] (1.35ns)   --->   "%out_pool_load_349 = load i11 %out_pool_addr_349" [../src/matmul.cpp:94]   --->   Operation 6363 'load' 'out_pool_load_349' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_709 : Operation 6364 [1/1] (0.00ns)   --->   "%bitcast_ln94_350 = bitcast i32 %out_pool_load_349" [../src/matmul.cpp:94]   --->   Operation 6364 'bitcast' 'bitcast_ln94_350' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 6365 [1/1] (0.00ns)   --->   "%tmp_699 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_350, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6365 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 6366 [1/1] (0.00ns)   --->   "%trunc_ln94_350 = trunc i32 %bitcast_ln94_350" [../src/matmul.cpp:94]   --->   Operation 6366 'trunc' 'trunc_ln94_350' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 6367 [1/1] (0.85ns)   --->   "%icmp_ln94_700 = icmp_ne  i8 %tmp_699, i8 255" [../src/matmul.cpp:94]   --->   Operation 6367 'icmp' 'icmp_ln94_700' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6368 [1/1] (0.97ns)   --->   "%icmp_ln94_701 = icmp_eq  i23 %trunc_ln94_350, i23 0" [../src/matmul.cpp:94]   --->   Operation 6368 'icmp' 'icmp_ln94_701' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6369 [2/2] (3.34ns)   --->   "%tmp_700 = fcmp_olt  i32 %out_pool_load_349, i32 0" [../src/matmul.cpp:94]   --->   Operation 6369 'fcmp' 'tmp_700' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 708> <Delay = 5.03>
ST_710 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_350)   --->   "%or_ln94_350 = or i1 %icmp_ln94_701, i1 %icmp_ln94_700" [../src/matmul.cpp:94]   --->   Operation 6370 'or' 'or_ln94_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 6371 [1/2] (3.34ns)   --->   "%tmp_700 = fcmp_olt  i32 %out_pool_load_349, i32 0" [../src/matmul.cpp:94]   --->   Operation 6371 'fcmp' 'tmp_700' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 6372 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_350 = and i1 %or_ln94_350, i1 %tmp_700" [../src/matmul.cpp:94]   --->   Operation 6372 'and' 'and_ln94_350' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 6373 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_350, void %._crit_edge494, void" [../src/matmul.cpp:94]   --->   Operation 6373 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 6374 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_349" [../src/matmul.cpp:95]   --->   Operation 6374 'store' 'store_ln95' <Predicate = (and_ln94_350)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_710 : Operation 6375 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge494" [../src/matmul.cpp:95]   --->   Operation 6375 'br' 'br_ln95' <Predicate = (and_ln94_350)> <Delay = 0.00>
ST_710 : Operation 6376 [1/1] (0.00ns)   --->   "%out_pool_addr_350 = getelementptr i32 %out_pool, i64 0, i64 351" [../src/matmul.cpp:94]   --->   Operation 6376 'getelementptr' 'out_pool_addr_350' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 6377 [2/2] (1.35ns)   --->   "%out_pool_load_350 = load i11 %out_pool_addr_350" [../src/matmul.cpp:94]   --->   Operation 6377 'load' 'out_pool_load_350' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 711 <SV = 709> <Delay = 4.70>
ST_711 : Operation 6378 [1/2] (1.35ns)   --->   "%out_pool_load_350 = load i11 %out_pool_addr_350" [../src/matmul.cpp:94]   --->   Operation 6378 'load' 'out_pool_load_350' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_711 : Operation 6379 [1/1] (0.00ns)   --->   "%bitcast_ln94_351 = bitcast i32 %out_pool_load_350" [../src/matmul.cpp:94]   --->   Operation 6379 'bitcast' 'bitcast_ln94_351' <Predicate = true> <Delay = 0.00>
ST_711 : Operation 6380 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_351, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6380 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_711 : Operation 6381 [1/1] (0.00ns)   --->   "%trunc_ln94_351 = trunc i32 %bitcast_ln94_351" [../src/matmul.cpp:94]   --->   Operation 6381 'trunc' 'trunc_ln94_351' <Predicate = true> <Delay = 0.00>
ST_711 : Operation 6382 [1/1] (0.85ns)   --->   "%icmp_ln94_702 = icmp_ne  i8 %tmp_701, i8 255" [../src/matmul.cpp:94]   --->   Operation 6382 'icmp' 'icmp_ln94_702' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 6383 [1/1] (0.97ns)   --->   "%icmp_ln94_703 = icmp_eq  i23 %trunc_ln94_351, i23 0" [../src/matmul.cpp:94]   --->   Operation 6383 'icmp' 'icmp_ln94_703' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 6384 [2/2] (3.34ns)   --->   "%tmp_702 = fcmp_olt  i32 %out_pool_load_350, i32 0" [../src/matmul.cpp:94]   --->   Operation 6384 'fcmp' 'tmp_702' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 710> <Delay = 5.03>
ST_712 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_351)   --->   "%or_ln94_351 = or i1 %icmp_ln94_703, i1 %icmp_ln94_702" [../src/matmul.cpp:94]   --->   Operation 6385 'or' 'or_ln94_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6386 [1/2] (3.34ns)   --->   "%tmp_702 = fcmp_olt  i32 %out_pool_load_350, i32 0" [../src/matmul.cpp:94]   --->   Operation 6386 'fcmp' 'tmp_702' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_351 = and i1 %or_ln94_351, i1 %tmp_702" [../src/matmul.cpp:94]   --->   Operation 6387 'and' 'and_ln94_351' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6388 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_351, void %._crit_edge495, void" [../src/matmul.cpp:94]   --->   Operation 6388 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 6389 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_350" [../src/matmul.cpp:95]   --->   Operation 6389 'store' 'store_ln95' <Predicate = (and_ln94_351)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_712 : Operation 6390 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge495" [../src/matmul.cpp:95]   --->   Operation 6390 'br' 'br_ln95' <Predicate = (and_ln94_351)> <Delay = 0.00>
ST_712 : Operation 6391 [1/1] (0.00ns)   --->   "%out_pool_addr_351 = getelementptr i32 %out_pool, i64 0, i64 352" [../src/matmul.cpp:94]   --->   Operation 6391 'getelementptr' 'out_pool_addr_351' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 6392 [2/2] (1.35ns)   --->   "%out_pool_load_351 = load i11 %out_pool_addr_351" [../src/matmul.cpp:94]   --->   Operation 6392 'load' 'out_pool_load_351' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 713 <SV = 711> <Delay = 4.70>
ST_713 : Operation 6393 [1/2] (1.35ns)   --->   "%out_pool_load_351 = load i11 %out_pool_addr_351" [../src/matmul.cpp:94]   --->   Operation 6393 'load' 'out_pool_load_351' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_713 : Operation 6394 [1/1] (0.00ns)   --->   "%bitcast_ln94_352 = bitcast i32 %out_pool_load_351" [../src/matmul.cpp:94]   --->   Operation 6394 'bitcast' 'bitcast_ln94_352' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 6395 [1/1] (0.00ns)   --->   "%tmp_703 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_352, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6395 'partselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 6396 [1/1] (0.00ns)   --->   "%trunc_ln94_352 = trunc i32 %bitcast_ln94_352" [../src/matmul.cpp:94]   --->   Operation 6396 'trunc' 'trunc_ln94_352' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 6397 [1/1] (0.85ns)   --->   "%icmp_ln94_704 = icmp_ne  i8 %tmp_703, i8 255" [../src/matmul.cpp:94]   --->   Operation 6397 'icmp' 'icmp_ln94_704' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 6398 [1/1] (0.97ns)   --->   "%icmp_ln94_705 = icmp_eq  i23 %trunc_ln94_352, i23 0" [../src/matmul.cpp:94]   --->   Operation 6398 'icmp' 'icmp_ln94_705' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 6399 [2/2] (3.34ns)   --->   "%tmp_704 = fcmp_olt  i32 %out_pool_load_351, i32 0" [../src/matmul.cpp:94]   --->   Operation 6399 'fcmp' 'tmp_704' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 712> <Delay = 5.03>
ST_714 : Operation 6400 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_352)   --->   "%or_ln94_352 = or i1 %icmp_ln94_705, i1 %icmp_ln94_704" [../src/matmul.cpp:94]   --->   Operation 6400 'or' 'or_ln94_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 6401 [1/2] (3.34ns)   --->   "%tmp_704 = fcmp_olt  i32 %out_pool_load_351, i32 0" [../src/matmul.cpp:94]   --->   Operation 6401 'fcmp' 'tmp_704' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 6402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_352 = and i1 %or_ln94_352, i1 %tmp_704" [../src/matmul.cpp:94]   --->   Operation 6402 'and' 'and_ln94_352' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 6403 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_352, void %._crit_edge496, void" [../src/matmul.cpp:94]   --->   Operation 6403 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 6404 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_351" [../src/matmul.cpp:95]   --->   Operation 6404 'store' 'store_ln95' <Predicate = (and_ln94_352)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_714 : Operation 6405 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge496" [../src/matmul.cpp:95]   --->   Operation 6405 'br' 'br_ln95' <Predicate = (and_ln94_352)> <Delay = 0.00>
ST_714 : Operation 6406 [1/1] (0.00ns)   --->   "%out_pool_addr_352 = getelementptr i32 %out_pool, i64 0, i64 353" [../src/matmul.cpp:94]   --->   Operation 6406 'getelementptr' 'out_pool_addr_352' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 6407 [2/2] (1.35ns)   --->   "%out_pool_load_352 = load i11 %out_pool_addr_352" [../src/matmul.cpp:94]   --->   Operation 6407 'load' 'out_pool_load_352' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 715 <SV = 713> <Delay = 4.70>
ST_715 : Operation 6408 [1/2] (1.35ns)   --->   "%out_pool_load_352 = load i11 %out_pool_addr_352" [../src/matmul.cpp:94]   --->   Operation 6408 'load' 'out_pool_load_352' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_715 : Operation 6409 [1/1] (0.00ns)   --->   "%bitcast_ln94_353 = bitcast i32 %out_pool_load_352" [../src/matmul.cpp:94]   --->   Operation 6409 'bitcast' 'bitcast_ln94_353' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 6410 [1/1] (0.00ns)   --->   "%tmp_705 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_353, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6410 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 6411 [1/1] (0.00ns)   --->   "%trunc_ln94_353 = trunc i32 %bitcast_ln94_353" [../src/matmul.cpp:94]   --->   Operation 6411 'trunc' 'trunc_ln94_353' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 6412 [1/1] (0.85ns)   --->   "%icmp_ln94_706 = icmp_ne  i8 %tmp_705, i8 255" [../src/matmul.cpp:94]   --->   Operation 6412 'icmp' 'icmp_ln94_706' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 6413 [1/1] (0.97ns)   --->   "%icmp_ln94_707 = icmp_eq  i23 %trunc_ln94_353, i23 0" [../src/matmul.cpp:94]   --->   Operation 6413 'icmp' 'icmp_ln94_707' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 6414 [2/2] (3.34ns)   --->   "%tmp_706 = fcmp_olt  i32 %out_pool_load_352, i32 0" [../src/matmul.cpp:94]   --->   Operation 6414 'fcmp' 'tmp_706' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 714> <Delay = 5.03>
ST_716 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_353)   --->   "%or_ln94_353 = or i1 %icmp_ln94_707, i1 %icmp_ln94_706" [../src/matmul.cpp:94]   --->   Operation 6415 'or' 'or_ln94_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6416 [1/2] (3.34ns)   --->   "%tmp_706 = fcmp_olt  i32 %out_pool_load_352, i32 0" [../src/matmul.cpp:94]   --->   Operation 6416 'fcmp' 'tmp_706' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6417 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_353 = and i1 %or_ln94_353, i1 %tmp_706" [../src/matmul.cpp:94]   --->   Operation 6417 'and' 'and_ln94_353' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6418 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_353, void %._crit_edge497, void" [../src/matmul.cpp:94]   --->   Operation 6418 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 6419 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_352" [../src/matmul.cpp:95]   --->   Operation 6419 'store' 'store_ln95' <Predicate = (and_ln94_353)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_716 : Operation 6420 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge497" [../src/matmul.cpp:95]   --->   Operation 6420 'br' 'br_ln95' <Predicate = (and_ln94_353)> <Delay = 0.00>
ST_716 : Operation 6421 [1/1] (0.00ns)   --->   "%out_pool_addr_353 = getelementptr i32 %out_pool, i64 0, i64 354" [../src/matmul.cpp:94]   --->   Operation 6421 'getelementptr' 'out_pool_addr_353' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 6422 [2/2] (1.35ns)   --->   "%out_pool_load_353 = load i11 %out_pool_addr_353" [../src/matmul.cpp:94]   --->   Operation 6422 'load' 'out_pool_load_353' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 717 <SV = 715> <Delay = 4.70>
ST_717 : Operation 6423 [1/2] (1.35ns)   --->   "%out_pool_load_353 = load i11 %out_pool_addr_353" [../src/matmul.cpp:94]   --->   Operation 6423 'load' 'out_pool_load_353' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_717 : Operation 6424 [1/1] (0.00ns)   --->   "%bitcast_ln94_354 = bitcast i32 %out_pool_load_353" [../src/matmul.cpp:94]   --->   Operation 6424 'bitcast' 'bitcast_ln94_354' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 6425 [1/1] (0.00ns)   --->   "%tmp_707 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_354, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6425 'partselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 6426 [1/1] (0.00ns)   --->   "%trunc_ln94_354 = trunc i32 %bitcast_ln94_354" [../src/matmul.cpp:94]   --->   Operation 6426 'trunc' 'trunc_ln94_354' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 6427 [1/1] (0.85ns)   --->   "%icmp_ln94_708 = icmp_ne  i8 %tmp_707, i8 255" [../src/matmul.cpp:94]   --->   Operation 6427 'icmp' 'icmp_ln94_708' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6428 [1/1] (0.97ns)   --->   "%icmp_ln94_709 = icmp_eq  i23 %trunc_ln94_354, i23 0" [../src/matmul.cpp:94]   --->   Operation 6428 'icmp' 'icmp_ln94_709' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6429 [2/2] (3.34ns)   --->   "%tmp_708 = fcmp_olt  i32 %out_pool_load_353, i32 0" [../src/matmul.cpp:94]   --->   Operation 6429 'fcmp' 'tmp_708' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 716> <Delay = 5.03>
ST_718 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_354)   --->   "%or_ln94_354 = or i1 %icmp_ln94_709, i1 %icmp_ln94_708" [../src/matmul.cpp:94]   --->   Operation 6430 'or' 'or_ln94_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 6431 [1/2] (3.34ns)   --->   "%tmp_708 = fcmp_olt  i32 %out_pool_load_353, i32 0" [../src/matmul.cpp:94]   --->   Operation 6431 'fcmp' 'tmp_708' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 6432 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_354 = and i1 %or_ln94_354, i1 %tmp_708" [../src/matmul.cpp:94]   --->   Operation 6432 'and' 'and_ln94_354' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 6433 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_354, void %._crit_edge498, void" [../src/matmul.cpp:94]   --->   Operation 6433 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 6434 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_353" [../src/matmul.cpp:95]   --->   Operation 6434 'store' 'store_ln95' <Predicate = (and_ln94_354)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_718 : Operation 6435 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge498" [../src/matmul.cpp:95]   --->   Operation 6435 'br' 'br_ln95' <Predicate = (and_ln94_354)> <Delay = 0.00>
ST_718 : Operation 6436 [1/1] (0.00ns)   --->   "%out_pool_addr_354 = getelementptr i32 %out_pool, i64 0, i64 355" [../src/matmul.cpp:94]   --->   Operation 6436 'getelementptr' 'out_pool_addr_354' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 6437 [2/2] (1.35ns)   --->   "%out_pool_load_354 = load i11 %out_pool_addr_354" [../src/matmul.cpp:94]   --->   Operation 6437 'load' 'out_pool_load_354' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 719 <SV = 717> <Delay = 4.70>
ST_719 : Operation 6438 [1/2] (1.35ns)   --->   "%out_pool_load_354 = load i11 %out_pool_addr_354" [../src/matmul.cpp:94]   --->   Operation 6438 'load' 'out_pool_load_354' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_719 : Operation 6439 [1/1] (0.00ns)   --->   "%bitcast_ln94_355 = bitcast i32 %out_pool_load_354" [../src/matmul.cpp:94]   --->   Operation 6439 'bitcast' 'bitcast_ln94_355' <Predicate = true> <Delay = 0.00>
ST_719 : Operation 6440 [1/1] (0.00ns)   --->   "%tmp_709 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_355, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6440 'partselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_719 : Operation 6441 [1/1] (0.00ns)   --->   "%trunc_ln94_355 = trunc i32 %bitcast_ln94_355" [../src/matmul.cpp:94]   --->   Operation 6441 'trunc' 'trunc_ln94_355' <Predicate = true> <Delay = 0.00>
ST_719 : Operation 6442 [1/1] (0.85ns)   --->   "%icmp_ln94_710 = icmp_ne  i8 %tmp_709, i8 255" [../src/matmul.cpp:94]   --->   Operation 6442 'icmp' 'icmp_ln94_710' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 6443 [1/1] (0.97ns)   --->   "%icmp_ln94_711 = icmp_eq  i23 %trunc_ln94_355, i23 0" [../src/matmul.cpp:94]   --->   Operation 6443 'icmp' 'icmp_ln94_711' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 6444 [2/2] (3.34ns)   --->   "%tmp_710 = fcmp_olt  i32 %out_pool_load_354, i32 0" [../src/matmul.cpp:94]   --->   Operation 6444 'fcmp' 'tmp_710' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 718> <Delay = 5.03>
ST_720 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_355)   --->   "%or_ln94_355 = or i1 %icmp_ln94_711, i1 %icmp_ln94_710" [../src/matmul.cpp:94]   --->   Operation 6445 'or' 'or_ln94_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6446 [1/2] (3.34ns)   --->   "%tmp_710 = fcmp_olt  i32 %out_pool_load_354, i32 0" [../src/matmul.cpp:94]   --->   Operation 6446 'fcmp' 'tmp_710' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6447 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_355 = and i1 %or_ln94_355, i1 %tmp_710" [../src/matmul.cpp:94]   --->   Operation 6447 'and' 'and_ln94_355' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6448 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_355, void %._crit_edge499, void" [../src/matmul.cpp:94]   --->   Operation 6448 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 6449 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_354" [../src/matmul.cpp:95]   --->   Operation 6449 'store' 'store_ln95' <Predicate = (and_ln94_355)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_720 : Operation 6450 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge499" [../src/matmul.cpp:95]   --->   Operation 6450 'br' 'br_ln95' <Predicate = (and_ln94_355)> <Delay = 0.00>
ST_720 : Operation 6451 [1/1] (0.00ns)   --->   "%out_pool_addr_355 = getelementptr i32 %out_pool, i64 0, i64 356" [../src/matmul.cpp:94]   --->   Operation 6451 'getelementptr' 'out_pool_addr_355' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 6452 [2/2] (1.35ns)   --->   "%out_pool_load_355 = load i11 %out_pool_addr_355" [../src/matmul.cpp:94]   --->   Operation 6452 'load' 'out_pool_load_355' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 721 <SV = 719> <Delay = 4.70>
ST_721 : Operation 6453 [1/2] (1.35ns)   --->   "%out_pool_load_355 = load i11 %out_pool_addr_355" [../src/matmul.cpp:94]   --->   Operation 6453 'load' 'out_pool_load_355' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_721 : Operation 6454 [1/1] (0.00ns)   --->   "%bitcast_ln94_356 = bitcast i32 %out_pool_load_355" [../src/matmul.cpp:94]   --->   Operation 6454 'bitcast' 'bitcast_ln94_356' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 6455 [1/1] (0.00ns)   --->   "%tmp_711 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_356, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6455 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 6456 [1/1] (0.00ns)   --->   "%trunc_ln94_356 = trunc i32 %bitcast_ln94_356" [../src/matmul.cpp:94]   --->   Operation 6456 'trunc' 'trunc_ln94_356' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 6457 [1/1] (0.85ns)   --->   "%icmp_ln94_712 = icmp_ne  i8 %tmp_711, i8 255" [../src/matmul.cpp:94]   --->   Operation 6457 'icmp' 'icmp_ln94_712' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6458 [1/1] (0.97ns)   --->   "%icmp_ln94_713 = icmp_eq  i23 %trunc_ln94_356, i23 0" [../src/matmul.cpp:94]   --->   Operation 6458 'icmp' 'icmp_ln94_713' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6459 [2/2] (3.34ns)   --->   "%tmp_712 = fcmp_olt  i32 %out_pool_load_355, i32 0" [../src/matmul.cpp:94]   --->   Operation 6459 'fcmp' 'tmp_712' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 720> <Delay = 5.03>
ST_722 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_356)   --->   "%or_ln94_356 = or i1 %icmp_ln94_713, i1 %icmp_ln94_712" [../src/matmul.cpp:94]   --->   Operation 6460 'or' 'or_ln94_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 6461 [1/2] (3.34ns)   --->   "%tmp_712 = fcmp_olt  i32 %out_pool_load_355, i32 0" [../src/matmul.cpp:94]   --->   Operation 6461 'fcmp' 'tmp_712' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 6462 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_356 = and i1 %or_ln94_356, i1 %tmp_712" [../src/matmul.cpp:94]   --->   Operation 6462 'and' 'and_ln94_356' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 6463 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_356, void %._crit_edge500, void" [../src/matmul.cpp:94]   --->   Operation 6463 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 6464 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_355" [../src/matmul.cpp:95]   --->   Operation 6464 'store' 'store_ln95' <Predicate = (and_ln94_356)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_722 : Operation 6465 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge500" [../src/matmul.cpp:95]   --->   Operation 6465 'br' 'br_ln95' <Predicate = (and_ln94_356)> <Delay = 0.00>
ST_722 : Operation 6466 [1/1] (0.00ns)   --->   "%out_pool_addr_356 = getelementptr i32 %out_pool, i64 0, i64 357" [../src/matmul.cpp:94]   --->   Operation 6466 'getelementptr' 'out_pool_addr_356' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 6467 [2/2] (1.35ns)   --->   "%out_pool_load_356 = load i11 %out_pool_addr_356" [../src/matmul.cpp:94]   --->   Operation 6467 'load' 'out_pool_load_356' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 723 <SV = 721> <Delay = 4.70>
ST_723 : Operation 6468 [1/2] (1.35ns)   --->   "%out_pool_load_356 = load i11 %out_pool_addr_356" [../src/matmul.cpp:94]   --->   Operation 6468 'load' 'out_pool_load_356' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_723 : Operation 6469 [1/1] (0.00ns)   --->   "%bitcast_ln94_357 = bitcast i32 %out_pool_load_356" [../src/matmul.cpp:94]   --->   Operation 6469 'bitcast' 'bitcast_ln94_357' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 6470 [1/1] (0.00ns)   --->   "%tmp_713 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_357, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6470 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 6471 [1/1] (0.00ns)   --->   "%trunc_ln94_357 = trunc i32 %bitcast_ln94_357" [../src/matmul.cpp:94]   --->   Operation 6471 'trunc' 'trunc_ln94_357' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 6472 [1/1] (0.85ns)   --->   "%icmp_ln94_714 = icmp_ne  i8 %tmp_713, i8 255" [../src/matmul.cpp:94]   --->   Operation 6472 'icmp' 'icmp_ln94_714' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 6473 [1/1] (0.97ns)   --->   "%icmp_ln94_715 = icmp_eq  i23 %trunc_ln94_357, i23 0" [../src/matmul.cpp:94]   --->   Operation 6473 'icmp' 'icmp_ln94_715' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 6474 [2/2] (3.34ns)   --->   "%tmp_714 = fcmp_olt  i32 %out_pool_load_356, i32 0" [../src/matmul.cpp:94]   --->   Operation 6474 'fcmp' 'tmp_714' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 722> <Delay = 5.03>
ST_724 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_357)   --->   "%or_ln94_357 = or i1 %icmp_ln94_715, i1 %icmp_ln94_714" [../src/matmul.cpp:94]   --->   Operation 6475 'or' 'or_ln94_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 6476 [1/2] (3.34ns)   --->   "%tmp_714 = fcmp_olt  i32 %out_pool_load_356, i32 0" [../src/matmul.cpp:94]   --->   Operation 6476 'fcmp' 'tmp_714' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 6477 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_357 = and i1 %or_ln94_357, i1 %tmp_714" [../src/matmul.cpp:94]   --->   Operation 6477 'and' 'and_ln94_357' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 6478 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_357, void %._crit_edge501, void" [../src/matmul.cpp:94]   --->   Operation 6478 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_724 : Operation 6479 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_356" [../src/matmul.cpp:95]   --->   Operation 6479 'store' 'store_ln95' <Predicate = (and_ln94_357)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_724 : Operation 6480 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge501" [../src/matmul.cpp:95]   --->   Operation 6480 'br' 'br_ln95' <Predicate = (and_ln94_357)> <Delay = 0.00>
ST_724 : Operation 6481 [1/1] (0.00ns)   --->   "%out_pool_addr_357 = getelementptr i32 %out_pool, i64 0, i64 358" [../src/matmul.cpp:94]   --->   Operation 6481 'getelementptr' 'out_pool_addr_357' <Predicate = true> <Delay = 0.00>
ST_724 : Operation 6482 [2/2] (1.35ns)   --->   "%out_pool_load_357 = load i11 %out_pool_addr_357" [../src/matmul.cpp:94]   --->   Operation 6482 'load' 'out_pool_load_357' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 725 <SV = 723> <Delay = 4.70>
ST_725 : Operation 6483 [1/2] (1.35ns)   --->   "%out_pool_load_357 = load i11 %out_pool_addr_357" [../src/matmul.cpp:94]   --->   Operation 6483 'load' 'out_pool_load_357' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_725 : Operation 6484 [1/1] (0.00ns)   --->   "%bitcast_ln94_358 = bitcast i32 %out_pool_load_357" [../src/matmul.cpp:94]   --->   Operation 6484 'bitcast' 'bitcast_ln94_358' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 6485 [1/1] (0.00ns)   --->   "%tmp_715 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_358, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6485 'partselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 6486 [1/1] (0.00ns)   --->   "%trunc_ln94_358 = trunc i32 %bitcast_ln94_358" [../src/matmul.cpp:94]   --->   Operation 6486 'trunc' 'trunc_ln94_358' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 6487 [1/1] (0.85ns)   --->   "%icmp_ln94_716 = icmp_ne  i8 %tmp_715, i8 255" [../src/matmul.cpp:94]   --->   Operation 6487 'icmp' 'icmp_ln94_716' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 6488 [1/1] (0.97ns)   --->   "%icmp_ln94_717 = icmp_eq  i23 %trunc_ln94_358, i23 0" [../src/matmul.cpp:94]   --->   Operation 6488 'icmp' 'icmp_ln94_717' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 6489 [2/2] (3.34ns)   --->   "%tmp_716 = fcmp_olt  i32 %out_pool_load_357, i32 0" [../src/matmul.cpp:94]   --->   Operation 6489 'fcmp' 'tmp_716' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 724> <Delay = 5.03>
ST_726 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_358)   --->   "%or_ln94_358 = or i1 %icmp_ln94_717, i1 %icmp_ln94_716" [../src/matmul.cpp:94]   --->   Operation 6490 'or' 'or_ln94_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 6491 [1/2] (3.34ns)   --->   "%tmp_716 = fcmp_olt  i32 %out_pool_load_357, i32 0" [../src/matmul.cpp:94]   --->   Operation 6491 'fcmp' 'tmp_716' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 6492 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_358 = and i1 %or_ln94_358, i1 %tmp_716" [../src/matmul.cpp:94]   --->   Operation 6492 'and' 'and_ln94_358' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 6493 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_358, void %._crit_edge502, void" [../src/matmul.cpp:94]   --->   Operation 6493 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 6494 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_357" [../src/matmul.cpp:95]   --->   Operation 6494 'store' 'store_ln95' <Predicate = (and_ln94_358)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_726 : Operation 6495 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge502" [../src/matmul.cpp:95]   --->   Operation 6495 'br' 'br_ln95' <Predicate = (and_ln94_358)> <Delay = 0.00>
ST_726 : Operation 6496 [1/1] (0.00ns)   --->   "%out_pool_addr_358 = getelementptr i32 %out_pool, i64 0, i64 359" [../src/matmul.cpp:94]   --->   Operation 6496 'getelementptr' 'out_pool_addr_358' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 6497 [2/2] (1.35ns)   --->   "%out_pool_load_358 = load i11 %out_pool_addr_358" [../src/matmul.cpp:94]   --->   Operation 6497 'load' 'out_pool_load_358' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 727 <SV = 725> <Delay = 4.70>
ST_727 : Operation 6498 [1/2] (1.35ns)   --->   "%out_pool_load_358 = load i11 %out_pool_addr_358" [../src/matmul.cpp:94]   --->   Operation 6498 'load' 'out_pool_load_358' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_727 : Operation 6499 [1/1] (0.00ns)   --->   "%bitcast_ln94_359 = bitcast i32 %out_pool_load_358" [../src/matmul.cpp:94]   --->   Operation 6499 'bitcast' 'bitcast_ln94_359' <Predicate = true> <Delay = 0.00>
ST_727 : Operation 6500 [1/1] (0.00ns)   --->   "%tmp_717 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_359, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6500 'partselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_727 : Operation 6501 [1/1] (0.00ns)   --->   "%trunc_ln94_359 = trunc i32 %bitcast_ln94_359" [../src/matmul.cpp:94]   --->   Operation 6501 'trunc' 'trunc_ln94_359' <Predicate = true> <Delay = 0.00>
ST_727 : Operation 6502 [1/1] (0.85ns)   --->   "%icmp_ln94_718 = icmp_ne  i8 %tmp_717, i8 255" [../src/matmul.cpp:94]   --->   Operation 6502 'icmp' 'icmp_ln94_718' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 6503 [1/1] (0.97ns)   --->   "%icmp_ln94_719 = icmp_eq  i23 %trunc_ln94_359, i23 0" [../src/matmul.cpp:94]   --->   Operation 6503 'icmp' 'icmp_ln94_719' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 6504 [2/2] (3.34ns)   --->   "%tmp_718 = fcmp_olt  i32 %out_pool_load_358, i32 0" [../src/matmul.cpp:94]   --->   Operation 6504 'fcmp' 'tmp_718' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 726> <Delay = 5.03>
ST_728 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_359)   --->   "%or_ln94_359 = or i1 %icmp_ln94_719, i1 %icmp_ln94_718" [../src/matmul.cpp:94]   --->   Operation 6505 'or' 'or_ln94_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 6506 [1/2] (3.34ns)   --->   "%tmp_718 = fcmp_olt  i32 %out_pool_load_358, i32 0" [../src/matmul.cpp:94]   --->   Operation 6506 'fcmp' 'tmp_718' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 6507 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_359 = and i1 %or_ln94_359, i1 %tmp_718" [../src/matmul.cpp:94]   --->   Operation 6507 'and' 'and_ln94_359' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 6508 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_359, void %._crit_edge503, void" [../src/matmul.cpp:94]   --->   Operation 6508 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 6509 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_358" [../src/matmul.cpp:95]   --->   Operation 6509 'store' 'store_ln95' <Predicate = (and_ln94_359)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_728 : Operation 6510 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge503" [../src/matmul.cpp:95]   --->   Operation 6510 'br' 'br_ln95' <Predicate = (and_ln94_359)> <Delay = 0.00>
ST_728 : Operation 6511 [1/1] (0.00ns)   --->   "%out_pool_addr_359 = getelementptr i32 %out_pool, i64 0, i64 360" [../src/matmul.cpp:94]   --->   Operation 6511 'getelementptr' 'out_pool_addr_359' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 6512 [2/2] (1.35ns)   --->   "%out_pool_load_359 = load i11 %out_pool_addr_359" [../src/matmul.cpp:94]   --->   Operation 6512 'load' 'out_pool_load_359' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 729 <SV = 727> <Delay = 4.70>
ST_729 : Operation 6513 [1/2] (1.35ns)   --->   "%out_pool_load_359 = load i11 %out_pool_addr_359" [../src/matmul.cpp:94]   --->   Operation 6513 'load' 'out_pool_load_359' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_729 : Operation 6514 [1/1] (0.00ns)   --->   "%bitcast_ln94_360 = bitcast i32 %out_pool_load_359" [../src/matmul.cpp:94]   --->   Operation 6514 'bitcast' 'bitcast_ln94_360' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 6515 [1/1] (0.00ns)   --->   "%tmp_719 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_360, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6515 'partselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 6516 [1/1] (0.00ns)   --->   "%trunc_ln94_360 = trunc i32 %bitcast_ln94_360" [../src/matmul.cpp:94]   --->   Operation 6516 'trunc' 'trunc_ln94_360' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 6517 [1/1] (0.85ns)   --->   "%icmp_ln94_720 = icmp_ne  i8 %tmp_719, i8 255" [../src/matmul.cpp:94]   --->   Operation 6517 'icmp' 'icmp_ln94_720' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 6518 [1/1] (0.97ns)   --->   "%icmp_ln94_721 = icmp_eq  i23 %trunc_ln94_360, i23 0" [../src/matmul.cpp:94]   --->   Operation 6518 'icmp' 'icmp_ln94_721' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 6519 [2/2] (3.34ns)   --->   "%tmp_720 = fcmp_olt  i32 %out_pool_load_359, i32 0" [../src/matmul.cpp:94]   --->   Operation 6519 'fcmp' 'tmp_720' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 728> <Delay = 5.03>
ST_730 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_360)   --->   "%or_ln94_360 = or i1 %icmp_ln94_721, i1 %icmp_ln94_720" [../src/matmul.cpp:94]   --->   Operation 6520 'or' 'or_ln94_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 6521 [1/2] (3.34ns)   --->   "%tmp_720 = fcmp_olt  i32 %out_pool_load_359, i32 0" [../src/matmul.cpp:94]   --->   Operation 6521 'fcmp' 'tmp_720' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 6522 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_360 = and i1 %or_ln94_360, i1 %tmp_720" [../src/matmul.cpp:94]   --->   Operation 6522 'and' 'and_ln94_360' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 6523 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_360, void %._crit_edge504, void" [../src/matmul.cpp:94]   --->   Operation 6523 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 6524 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_359" [../src/matmul.cpp:95]   --->   Operation 6524 'store' 'store_ln95' <Predicate = (and_ln94_360)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_730 : Operation 6525 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge504" [../src/matmul.cpp:95]   --->   Operation 6525 'br' 'br_ln95' <Predicate = (and_ln94_360)> <Delay = 0.00>
ST_730 : Operation 6526 [1/1] (0.00ns)   --->   "%out_pool_addr_360 = getelementptr i32 %out_pool, i64 0, i64 361" [../src/matmul.cpp:94]   --->   Operation 6526 'getelementptr' 'out_pool_addr_360' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 6527 [2/2] (1.35ns)   --->   "%out_pool_load_360 = load i11 %out_pool_addr_360" [../src/matmul.cpp:94]   --->   Operation 6527 'load' 'out_pool_load_360' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 731 <SV = 729> <Delay = 4.70>
ST_731 : Operation 6528 [1/2] (1.35ns)   --->   "%out_pool_load_360 = load i11 %out_pool_addr_360" [../src/matmul.cpp:94]   --->   Operation 6528 'load' 'out_pool_load_360' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_731 : Operation 6529 [1/1] (0.00ns)   --->   "%bitcast_ln94_361 = bitcast i32 %out_pool_load_360" [../src/matmul.cpp:94]   --->   Operation 6529 'bitcast' 'bitcast_ln94_361' <Predicate = true> <Delay = 0.00>
ST_731 : Operation 6530 [1/1] (0.00ns)   --->   "%tmp_721 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_361, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6530 'partselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_731 : Operation 6531 [1/1] (0.00ns)   --->   "%trunc_ln94_361 = trunc i32 %bitcast_ln94_361" [../src/matmul.cpp:94]   --->   Operation 6531 'trunc' 'trunc_ln94_361' <Predicate = true> <Delay = 0.00>
ST_731 : Operation 6532 [1/1] (0.85ns)   --->   "%icmp_ln94_722 = icmp_ne  i8 %tmp_721, i8 255" [../src/matmul.cpp:94]   --->   Operation 6532 'icmp' 'icmp_ln94_722' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 6533 [1/1] (0.97ns)   --->   "%icmp_ln94_723 = icmp_eq  i23 %trunc_ln94_361, i23 0" [../src/matmul.cpp:94]   --->   Operation 6533 'icmp' 'icmp_ln94_723' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 6534 [2/2] (3.34ns)   --->   "%tmp_722 = fcmp_olt  i32 %out_pool_load_360, i32 0" [../src/matmul.cpp:94]   --->   Operation 6534 'fcmp' 'tmp_722' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 730> <Delay = 5.03>
ST_732 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_361)   --->   "%or_ln94_361 = or i1 %icmp_ln94_723, i1 %icmp_ln94_722" [../src/matmul.cpp:94]   --->   Operation 6535 'or' 'or_ln94_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 6536 [1/2] (3.34ns)   --->   "%tmp_722 = fcmp_olt  i32 %out_pool_load_360, i32 0" [../src/matmul.cpp:94]   --->   Operation 6536 'fcmp' 'tmp_722' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 6537 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_361 = and i1 %or_ln94_361, i1 %tmp_722" [../src/matmul.cpp:94]   --->   Operation 6537 'and' 'and_ln94_361' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 6538 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_361, void %._crit_edge505, void" [../src/matmul.cpp:94]   --->   Operation 6538 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 6539 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_360" [../src/matmul.cpp:95]   --->   Operation 6539 'store' 'store_ln95' <Predicate = (and_ln94_361)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_732 : Operation 6540 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge505" [../src/matmul.cpp:95]   --->   Operation 6540 'br' 'br_ln95' <Predicate = (and_ln94_361)> <Delay = 0.00>
ST_732 : Operation 6541 [1/1] (0.00ns)   --->   "%out_pool_addr_361 = getelementptr i32 %out_pool, i64 0, i64 362" [../src/matmul.cpp:94]   --->   Operation 6541 'getelementptr' 'out_pool_addr_361' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 6542 [2/2] (1.35ns)   --->   "%out_pool_load_361 = load i11 %out_pool_addr_361" [../src/matmul.cpp:94]   --->   Operation 6542 'load' 'out_pool_load_361' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 733 <SV = 731> <Delay = 4.70>
ST_733 : Operation 6543 [1/2] (1.35ns)   --->   "%out_pool_load_361 = load i11 %out_pool_addr_361" [../src/matmul.cpp:94]   --->   Operation 6543 'load' 'out_pool_load_361' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_733 : Operation 6544 [1/1] (0.00ns)   --->   "%bitcast_ln94_362 = bitcast i32 %out_pool_load_361" [../src/matmul.cpp:94]   --->   Operation 6544 'bitcast' 'bitcast_ln94_362' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 6545 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_362, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6545 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 6546 [1/1] (0.00ns)   --->   "%trunc_ln94_362 = trunc i32 %bitcast_ln94_362" [../src/matmul.cpp:94]   --->   Operation 6546 'trunc' 'trunc_ln94_362' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 6547 [1/1] (0.85ns)   --->   "%icmp_ln94_724 = icmp_ne  i8 %tmp_723, i8 255" [../src/matmul.cpp:94]   --->   Operation 6547 'icmp' 'icmp_ln94_724' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 6548 [1/1] (0.97ns)   --->   "%icmp_ln94_725 = icmp_eq  i23 %trunc_ln94_362, i23 0" [../src/matmul.cpp:94]   --->   Operation 6548 'icmp' 'icmp_ln94_725' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 6549 [2/2] (3.34ns)   --->   "%tmp_724 = fcmp_olt  i32 %out_pool_load_361, i32 0" [../src/matmul.cpp:94]   --->   Operation 6549 'fcmp' 'tmp_724' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 732> <Delay = 5.03>
ST_734 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_362)   --->   "%or_ln94_362 = or i1 %icmp_ln94_725, i1 %icmp_ln94_724" [../src/matmul.cpp:94]   --->   Operation 6550 'or' 'or_ln94_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 6551 [1/2] (3.34ns)   --->   "%tmp_724 = fcmp_olt  i32 %out_pool_load_361, i32 0" [../src/matmul.cpp:94]   --->   Operation 6551 'fcmp' 'tmp_724' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 6552 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_362 = and i1 %or_ln94_362, i1 %tmp_724" [../src/matmul.cpp:94]   --->   Operation 6552 'and' 'and_ln94_362' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 6553 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_362, void %._crit_edge506, void" [../src/matmul.cpp:94]   --->   Operation 6553 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 6554 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_361" [../src/matmul.cpp:95]   --->   Operation 6554 'store' 'store_ln95' <Predicate = (and_ln94_362)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_734 : Operation 6555 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge506" [../src/matmul.cpp:95]   --->   Operation 6555 'br' 'br_ln95' <Predicate = (and_ln94_362)> <Delay = 0.00>
ST_734 : Operation 6556 [1/1] (0.00ns)   --->   "%out_pool_addr_362 = getelementptr i32 %out_pool, i64 0, i64 363" [../src/matmul.cpp:94]   --->   Operation 6556 'getelementptr' 'out_pool_addr_362' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 6557 [2/2] (1.35ns)   --->   "%out_pool_load_362 = load i11 %out_pool_addr_362" [../src/matmul.cpp:94]   --->   Operation 6557 'load' 'out_pool_load_362' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 735 <SV = 733> <Delay = 4.70>
ST_735 : Operation 6558 [1/2] (1.35ns)   --->   "%out_pool_load_362 = load i11 %out_pool_addr_362" [../src/matmul.cpp:94]   --->   Operation 6558 'load' 'out_pool_load_362' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_735 : Operation 6559 [1/1] (0.00ns)   --->   "%bitcast_ln94_363 = bitcast i32 %out_pool_load_362" [../src/matmul.cpp:94]   --->   Operation 6559 'bitcast' 'bitcast_ln94_363' <Predicate = true> <Delay = 0.00>
ST_735 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_363, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6560 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_735 : Operation 6561 [1/1] (0.00ns)   --->   "%trunc_ln94_363 = trunc i32 %bitcast_ln94_363" [../src/matmul.cpp:94]   --->   Operation 6561 'trunc' 'trunc_ln94_363' <Predicate = true> <Delay = 0.00>
ST_735 : Operation 6562 [1/1] (0.85ns)   --->   "%icmp_ln94_726 = icmp_ne  i8 %tmp_725, i8 255" [../src/matmul.cpp:94]   --->   Operation 6562 'icmp' 'icmp_ln94_726' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 6563 [1/1] (0.97ns)   --->   "%icmp_ln94_727 = icmp_eq  i23 %trunc_ln94_363, i23 0" [../src/matmul.cpp:94]   --->   Operation 6563 'icmp' 'icmp_ln94_727' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 6564 [2/2] (3.34ns)   --->   "%tmp_726 = fcmp_olt  i32 %out_pool_load_362, i32 0" [../src/matmul.cpp:94]   --->   Operation 6564 'fcmp' 'tmp_726' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 734> <Delay = 5.03>
ST_736 : Operation 6565 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_363)   --->   "%or_ln94_363 = or i1 %icmp_ln94_727, i1 %icmp_ln94_726" [../src/matmul.cpp:94]   --->   Operation 6565 'or' 'or_ln94_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 6566 [1/2] (3.34ns)   --->   "%tmp_726 = fcmp_olt  i32 %out_pool_load_362, i32 0" [../src/matmul.cpp:94]   --->   Operation 6566 'fcmp' 'tmp_726' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 6567 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_363 = and i1 %or_ln94_363, i1 %tmp_726" [../src/matmul.cpp:94]   --->   Operation 6567 'and' 'and_ln94_363' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 6568 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_363, void %_Z4reluPfS_i.exit131, void" [../src/matmul.cpp:94]   --->   Operation 6568 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_736 : Operation 6569 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_362" [../src/matmul.cpp:95]   --->   Operation 6569 'store' 'store_ln95' <Predicate = (and_ln94_363)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_736 : Operation 6570 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit131" [../src/matmul.cpp:95]   --->   Operation 6570 'br' 'br_ln95' <Predicate = (and_ln94_363)> <Delay = 0.00>

State 737 <SV = 735> <Delay = 1.43>
ST_737 : Operation 6571 [2/2] (1.43ns)   --->   "%call_ln133 = call void @applySingleKernel, i32 %out_pool, i32 0.0441895, i32 0.195655, i32 0.344124, i32 -0.337963, i32 0.899392, i32 0.678066, i32 -0.366233, i32 1.2162, i32 -0.426813, i6 26, i5 14, i32 %out_conv" [../src/matmul.cpp:133]   --->   Operation 6571 'call' 'call_ln133' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 738 <SV = 736> <Delay = 0.00>
ST_738 : Operation 6572 [1/2] (0.00ns)   --->   "%call_ln133 = call void @applySingleKernel, i32 %out_pool, i32 0.0441895, i32 0.195655, i32 0.344124, i32 -0.337963, i32 0.899392, i32 0.678066, i32 -0.366233, i32 1.2162, i32 -0.426813, i6 26, i5 14, i32 %out_conv" [../src/matmul.cpp:133]   --->   Operation 6572 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 739 <SV = 737> <Delay = 4.04>
ST_739 : Operation 6573 [2/2] (4.04ns)   --->   "%call_ln134 = call void @maxPooling, i32 %out_conv, i6 24, i5 12, i32 %out_pool" [../src/matmul.cpp:134]   --->   Operation 6573 'call' 'call_ln134' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 740 <SV = 738> <Delay = 0.00>
ST_740 : Operation 6574 [1/2] (0.00ns)   --->   "%call_ln134 = call void @maxPooling, i32 %out_conv, i6 24, i5 12, i32 %out_pool" [../src/matmul.cpp:134]   --->   Operation 6574 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 741 <SV = 739> <Delay = 1.35>
ST_741 : Operation 6575 [2/2] (1.35ns)   --->   "%out_pool_load_476 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 6575 'load' 'out_pool_load_476' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 742 <SV = 740> <Delay = 4.70>
ST_742 : Operation 6576 [1/2] (1.35ns)   --->   "%out_pool_load_476 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 6576 'load' 'out_pool_load_476' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_742 : Operation 6577 [1/1] (0.00ns)   --->   "%bitcast_ln94_364 = bitcast i32 %out_pool_load_476" [../src/matmul.cpp:94]   --->   Operation 6577 'bitcast' 'bitcast_ln94_364' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6578 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_364, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6578 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6579 [1/1] (0.00ns)   --->   "%trunc_ln94_364 = trunc i32 %bitcast_ln94_364" [../src/matmul.cpp:94]   --->   Operation 6579 'trunc' 'trunc_ln94_364' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6580 [1/1] (0.85ns)   --->   "%icmp_ln94_728 = icmp_ne  i8 %tmp_727, i8 255" [../src/matmul.cpp:94]   --->   Operation 6580 'icmp' 'icmp_ln94_728' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6581 [1/1] (0.97ns)   --->   "%icmp_ln94_729 = icmp_eq  i23 %trunc_ln94_364, i23 0" [../src/matmul.cpp:94]   --->   Operation 6581 'icmp' 'icmp_ln94_729' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6582 [2/2] (3.34ns)   --->   "%tmp_728 = fcmp_olt  i32 %out_pool_load_476, i32 0" [../src/matmul.cpp:94]   --->   Operation 6582 'fcmp' 'tmp_728' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 741> <Delay = 5.03>
ST_743 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_364)   --->   "%or_ln94_364 = or i1 %icmp_ln94_729, i1 %icmp_ln94_728" [../src/matmul.cpp:94]   --->   Operation 6583 'or' 'or_ln94_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6584 [1/2] (3.34ns)   --->   "%tmp_728 = fcmp_olt  i32 %out_pool_load_476, i32 0" [../src/matmul.cpp:94]   --->   Operation 6584 'fcmp' 'tmp_728' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6585 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_364 = and i1 %or_ln94_364, i1 %tmp_728" [../src/matmul.cpp:94]   --->   Operation 6585 'and' 'and_ln94_364' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6586 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_364, void %_Z4reluPfS_i.exit131._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 6586 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6587 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_363" [../src/matmul.cpp:95]   --->   Operation 6587 'store' 'store_ln95' <Predicate = (and_ln94_364)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_743 : Operation 6588 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit131._crit_edge" [../src/matmul.cpp:95]   --->   Operation 6588 'br' 'br_ln95' <Predicate = (and_ln94_364)> <Delay = 0.00>
ST_743 : Operation 6589 [2/2] (1.35ns)   --->   "%out_pool_load_363 = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 6589 'load' 'out_pool_load_363' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 744 <SV = 742> <Delay = 4.70>
ST_744 : Operation 6590 [1/2] (1.35ns)   --->   "%out_pool_load_363 = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 6590 'load' 'out_pool_load_363' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_744 : Operation 6591 [1/1] (0.00ns)   --->   "%bitcast_ln94_365 = bitcast i32 %out_pool_load_363" [../src/matmul.cpp:94]   --->   Operation 6591 'bitcast' 'bitcast_ln94_365' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6592 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_365, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6592 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6593 [1/1] (0.00ns)   --->   "%trunc_ln94_365 = trunc i32 %bitcast_ln94_365" [../src/matmul.cpp:94]   --->   Operation 6593 'trunc' 'trunc_ln94_365' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6594 [1/1] (0.85ns)   --->   "%icmp_ln94_730 = icmp_ne  i8 %tmp_729, i8 255" [../src/matmul.cpp:94]   --->   Operation 6594 'icmp' 'icmp_ln94_730' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6595 [1/1] (0.97ns)   --->   "%icmp_ln94_731 = icmp_eq  i23 %trunc_ln94_365, i23 0" [../src/matmul.cpp:94]   --->   Operation 6595 'icmp' 'icmp_ln94_731' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6596 [2/2] (3.34ns)   --->   "%tmp_730 = fcmp_olt  i32 %out_pool_load_363, i32 0" [../src/matmul.cpp:94]   --->   Operation 6596 'fcmp' 'tmp_730' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 743> <Delay = 5.03>
ST_745 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_365)   --->   "%or_ln94_365 = or i1 %icmp_ln94_731, i1 %icmp_ln94_730" [../src/matmul.cpp:94]   --->   Operation 6597 'or' 'or_ln94_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6598 [1/2] (3.34ns)   --->   "%tmp_730 = fcmp_olt  i32 %out_pool_load_363, i32 0" [../src/matmul.cpp:94]   --->   Operation 6598 'fcmp' 'tmp_730' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6599 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_365 = and i1 %or_ln94_365, i1 %tmp_730" [../src/matmul.cpp:94]   --->   Operation 6599 'and' 'and_ln94_365' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6600 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_365, void %._crit_edge2, void" [../src/matmul.cpp:94]   --->   Operation 6600 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 6601 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr" [../src/matmul.cpp:95]   --->   Operation 6601 'store' 'store_ln95' <Predicate = (and_ln94_365)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_745 : Operation 6602 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge2" [../src/matmul.cpp:95]   --->   Operation 6602 'br' 'br_ln95' <Predicate = (and_ln94_365)> <Delay = 0.00>
ST_745 : Operation 6603 [2/2] (1.35ns)   --->   "%out_pool_load_364 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 6603 'load' 'out_pool_load_364' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 746 <SV = 744> <Delay = 4.70>
ST_746 : Operation 6604 [1/2] (1.35ns)   --->   "%out_pool_load_364 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 6604 'load' 'out_pool_load_364' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_746 : Operation 6605 [1/1] (0.00ns)   --->   "%bitcast_ln94_366 = bitcast i32 %out_pool_load_364" [../src/matmul.cpp:94]   --->   Operation 6605 'bitcast' 'bitcast_ln94_366' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 6606 [1/1] (0.00ns)   --->   "%tmp_731 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_366, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6606 'partselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 6607 [1/1] (0.00ns)   --->   "%trunc_ln94_366 = trunc i32 %bitcast_ln94_366" [../src/matmul.cpp:94]   --->   Operation 6607 'trunc' 'trunc_ln94_366' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 6608 [1/1] (0.85ns)   --->   "%icmp_ln94_732 = icmp_ne  i8 %tmp_731, i8 255" [../src/matmul.cpp:94]   --->   Operation 6608 'icmp' 'icmp_ln94_732' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6609 [1/1] (0.97ns)   --->   "%icmp_ln94_733 = icmp_eq  i23 %trunc_ln94_366, i23 0" [../src/matmul.cpp:94]   --->   Operation 6609 'icmp' 'icmp_ln94_733' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6610 [2/2] (3.34ns)   --->   "%tmp_732 = fcmp_olt  i32 %out_pool_load_364, i32 0" [../src/matmul.cpp:94]   --->   Operation 6610 'fcmp' 'tmp_732' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 745> <Delay = 5.03>
ST_747 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_366)   --->   "%or_ln94_366 = or i1 %icmp_ln94_733, i1 %icmp_ln94_732" [../src/matmul.cpp:94]   --->   Operation 6611 'or' 'or_ln94_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 6612 [1/2] (3.34ns)   --->   "%tmp_732 = fcmp_olt  i32 %out_pool_load_364, i32 0" [../src/matmul.cpp:94]   --->   Operation 6612 'fcmp' 'tmp_732' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 6613 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_366 = and i1 %or_ln94_366, i1 %tmp_732" [../src/matmul.cpp:94]   --->   Operation 6613 'and' 'and_ln94_366' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 6614 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_366, void %._crit_edge77, void" [../src/matmul.cpp:94]   --->   Operation 6614 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_747 : Operation 6615 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_1" [../src/matmul.cpp:95]   --->   Operation 6615 'store' 'store_ln95' <Predicate = (and_ln94_366)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_747 : Operation 6616 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge77" [../src/matmul.cpp:95]   --->   Operation 6616 'br' 'br_ln95' <Predicate = (and_ln94_366)> <Delay = 0.00>
ST_747 : Operation 6617 [2/2] (1.35ns)   --->   "%out_pool_load_365 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 6617 'load' 'out_pool_load_365' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 748 <SV = 746> <Delay = 4.70>
ST_748 : Operation 6618 [1/2] (1.35ns)   --->   "%out_pool_load_365 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 6618 'load' 'out_pool_load_365' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_748 : Operation 6619 [1/1] (0.00ns)   --->   "%bitcast_ln94_367 = bitcast i32 %out_pool_load_365" [../src/matmul.cpp:94]   --->   Operation 6619 'bitcast' 'bitcast_ln94_367' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 6620 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_367, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6620 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 6621 [1/1] (0.00ns)   --->   "%trunc_ln94_367 = trunc i32 %bitcast_ln94_367" [../src/matmul.cpp:94]   --->   Operation 6621 'trunc' 'trunc_ln94_367' <Predicate = true> <Delay = 0.00>
ST_748 : Operation 6622 [1/1] (0.85ns)   --->   "%icmp_ln94_734 = icmp_ne  i8 %tmp_733, i8 255" [../src/matmul.cpp:94]   --->   Operation 6622 'icmp' 'icmp_ln94_734' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 6623 [1/1] (0.97ns)   --->   "%icmp_ln94_735 = icmp_eq  i23 %trunc_ln94_367, i23 0" [../src/matmul.cpp:94]   --->   Operation 6623 'icmp' 'icmp_ln94_735' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 6624 [2/2] (3.34ns)   --->   "%tmp_734 = fcmp_olt  i32 %out_pool_load_365, i32 0" [../src/matmul.cpp:94]   --->   Operation 6624 'fcmp' 'tmp_734' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 747> <Delay = 5.03>
ST_749 : Operation 6625 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_367)   --->   "%or_ln94_367 = or i1 %icmp_ln94_735, i1 %icmp_ln94_734" [../src/matmul.cpp:94]   --->   Operation 6625 'or' 'or_ln94_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 6626 [1/2] (3.34ns)   --->   "%tmp_734 = fcmp_olt  i32 %out_pool_load_365, i32 0" [../src/matmul.cpp:94]   --->   Operation 6626 'fcmp' 'tmp_734' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 6627 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_367 = and i1 %or_ln94_367, i1 %tmp_734" [../src/matmul.cpp:94]   --->   Operation 6627 'and' 'and_ln94_367' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 6628 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_367, void %._crit_edge78, void" [../src/matmul.cpp:94]   --->   Operation 6628 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 6629 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_2" [../src/matmul.cpp:95]   --->   Operation 6629 'store' 'store_ln95' <Predicate = (and_ln94_367)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_749 : Operation 6630 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge78" [../src/matmul.cpp:95]   --->   Operation 6630 'br' 'br_ln95' <Predicate = (and_ln94_367)> <Delay = 0.00>
ST_749 : Operation 6631 [2/2] (1.35ns)   --->   "%out_pool_load_366 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 6631 'load' 'out_pool_load_366' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 750 <SV = 748> <Delay = 4.70>
ST_750 : Operation 6632 [1/2] (1.35ns)   --->   "%out_pool_load_366 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 6632 'load' 'out_pool_load_366' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_750 : Operation 6633 [1/1] (0.00ns)   --->   "%bitcast_ln94_368 = bitcast i32 %out_pool_load_366" [../src/matmul.cpp:94]   --->   Operation 6633 'bitcast' 'bitcast_ln94_368' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 6634 [1/1] (0.00ns)   --->   "%tmp_735 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_368, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6634 'partselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 6635 [1/1] (0.00ns)   --->   "%trunc_ln94_368 = trunc i32 %bitcast_ln94_368" [../src/matmul.cpp:94]   --->   Operation 6635 'trunc' 'trunc_ln94_368' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 6636 [1/1] (0.85ns)   --->   "%icmp_ln94_736 = icmp_ne  i8 %tmp_735, i8 255" [../src/matmul.cpp:94]   --->   Operation 6636 'icmp' 'icmp_ln94_736' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 6637 [1/1] (0.97ns)   --->   "%icmp_ln94_737 = icmp_eq  i23 %trunc_ln94_368, i23 0" [../src/matmul.cpp:94]   --->   Operation 6637 'icmp' 'icmp_ln94_737' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 6638 [2/2] (3.34ns)   --->   "%tmp_736 = fcmp_olt  i32 %out_pool_load_366, i32 0" [../src/matmul.cpp:94]   --->   Operation 6638 'fcmp' 'tmp_736' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 749> <Delay = 5.03>
ST_751 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_368)   --->   "%or_ln94_368 = or i1 %icmp_ln94_737, i1 %icmp_ln94_736" [../src/matmul.cpp:94]   --->   Operation 6639 'or' 'or_ln94_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 6640 [1/2] (3.34ns)   --->   "%tmp_736 = fcmp_olt  i32 %out_pool_load_366, i32 0" [../src/matmul.cpp:94]   --->   Operation 6640 'fcmp' 'tmp_736' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 6641 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_368 = and i1 %or_ln94_368, i1 %tmp_736" [../src/matmul.cpp:94]   --->   Operation 6641 'and' 'and_ln94_368' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 6642 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_368, void %._crit_edge79, void" [../src/matmul.cpp:94]   --->   Operation 6642 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_751 : Operation 6643 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_3" [../src/matmul.cpp:95]   --->   Operation 6643 'store' 'store_ln95' <Predicate = (and_ln94_368)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_751 : Operation 6644 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge79" [../src/matmul.cpp:95]   --->   Operation 6644 'br' 'br_ln95' <Predicate = (and_ln94_368)> <Delay = 0.00>
ST_751 : Operation 6645 [2/2] (1.35ns)   --->   "%out_pool_load_367 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 6645 'load' 'out_pool_load_367' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 752 <SV = 750> <Delay = 4.70>
ST_752 : Operation 6646 [1/2] (1.35ns)   --->   "%out_pool_load_367 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 6646 'load' 'out_pool_load_367' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_752 : Operation 6647 [1/1] (0.00ns)   --->   "%bitcast_ln94_369 = bitcast i32 %out_pool_load_367" [../src/matmul.cpp:94]   --->   Operation 6647 'bitcast' 'bitcast_ln94_369' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 6648 [1/1] (0.00ns)   --->   "%tmp_737 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_369, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6648 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 6649 [1/1] (0.00ns)   --->   "%trunc_ln94_369 = trunc i32 %bitcast_ln94_369" [../src/matmul.cpp:94]   --->   Operation 6649 'trunc' 'trunc_ln94_369' <Predicate = true> <Delay = 0.00>
ST_752 : Operation 6650 [1/1] (0.85ns)   --->   "%icmp_ln94_738 = icmp_ne  i8 %tmp_737, i8 255" [../src/matmul.cpp:94]   --->   Operation 6650 'icmp' 'icmp_ln94_738' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 6651 [1/1] (0.97ns)   --->   "%icmp_ln94_739 = icmp_eq  i23 %trunc_ln94_369, i23 0" [../src/matmul.cpp:94]   --->   Operation 6651 'icmp' 'icmp_ln94_739' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 6652 [2/2] (3.34ns)   --->   "%tmp_738 = fcmp_olt  i32 %out_pool_load_367, i32 0" [../src/matmul.cpp:94]   --->   Operation 6652 'fcmp' 'tmp_738' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 751> <Delay = 5.03>
ST_753 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_369)   --->   "%or_ln94_369 = or i1 %icmp_ln94_739, i1 %icmp_ln94_738" [../src/matmul.cpp:94]   --->   Operation 6653 'or' 'or_ln94_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 6654 [1/2] (3.34ns)   --->   "%tmp_738 = fcmp_olt  i32 %out_pool_load_367, i32 0" [../src/matmul.cpp:94]   --->   Operation 6654 'fcmp' 'tmp_738' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 6655 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_369 = and i1 %or_ln94_369, i1 %tmp_738" [../src/matmul.cpp:94]   --->   Operation 6655 'and' 'and_ln94_369' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 6656 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_369, void %._crit_edge80, void" [../src/matmul.cpp:94]   --->   Operation 6656 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 6657 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_4" [../src/matmul.cpp:95]   --->   Operation 6657 'store' 'store_ln95' <Predicate = (and_ln94_369)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_753 : Operation 6658 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge80" [../src/matmul.cpp:95]   --->   Operation 6658 'br' 'br_ln95' <Predicate = (and_ln94_369)> <Delay = 0.00>
ST_753 : Operation 6659 [2/2] (1.35ns)   --->   "%out_pool_load_368 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 6659 'load' 'out_pool_load_368' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 754 <SV = 752> <Delay = 4.70>
ST_754 : Operation 6660 [1/2] (1.35ns)   --->   "%out_pool_load_368 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 6660 'load' 'out_pool_load_368' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_754 : Operation 6661 [1/1] (0.00ns)   --->   "%bitcast_ln94_370 = bitcast i32 %out_pool_load_368" [../src/matmul.cpp:94]   --->   Operation 6661 'bitcast' 'bitcast_ln94_370' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 6662 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_370, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6662 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 6663 [1/1] (0.00ns)   --->   "%trunc_ln94_370 = trunc i32 %bitcast_ln94_370" [../src/matmul.cpp:94]   --->   Operation 6663 'trunc' 'trunc_ln94_370' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 6664 [1/1] (0.85ns)   --->   "%icmp_ln94_740 = icmp_ne  i8 %tmp_739, i8 255" [../src/matmul.cpp:94]   --->   Operation 6664 'icmp' 'icmp_ln94_740' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 6665 [1/1] (0.97ns)   --->   "%icmp_ln94_741 = icmp_eq  i23 %trunc_ln94_370, i23 0" [../src/matmul.cpp:94]   --->   Operation 6665 'icmp' 'icmp_ln94_741' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 6666 [2/2] (3.34ns)   --->   "%tmp_740 = fcmp_olt  i32 %out_pool_load_368, i32 0" [../src/matmul.cpp:94]   --->   Operation 6666 'fcmp' 'tmp_740' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 753> <Delay = 5.03>
ST_755 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_370)   --->   "%or_ln94_370 = or i1 %icmp_ln94_741, i1 %icmp_ln94_740" [../src/matmul.cpp:94]   --->   Operation 6667 'or' 'or_ln94_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 6668 [1/2] (3.34ns)   --->   "%tmp_740 = fcmp_olt  i32 %out_pool_load_368, i32 0" [../src/matmul.cpp:94]   --->   Operation 6668 'fcmp' 'tmp_740' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 6669 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_370 = and i1 %or_ln94_370, i1 %tmp_740" [../src/matmul.cpp:94]   --->   Operation 6669 'and' 'and_ln94_370' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 6670 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_370, void %._crit_edge81, void" [../src/matmul.cpp:94]   --->   Operation 6670 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_755 : Operation 6671 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_5" [../src/matmul.cpp:95]   --->   Operation 6671 'store' 'store_ln95' <Predicate = (and_ln94_370)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_755 : Operation 6672 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge81" [../src/matmul.cpp:95]   --->   Operation 6672 'br' 'br_ln95' <Predicate = (and_ln94_370)> <Delay = 0.00>
ST_755 : Operation 6673 [2/2] (1.35ns)   --->   "%out_pool_load_369 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 6673 'load' 'out_pool_load_369' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 756 <SV = 754> <Delay = 4.70>
ST_756 : Operation 6674 [1/2] (1.35ns)   --->   "%out_pool_load_369 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 6674 'load' 'out_pool_load_369' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_756 : Operation 6675 [1/1] (0.00ns)   --->   "%bitcast_ln94_371 = bitcast i32 %out_pool_load_369" [../src/matmul.cpp:94]   --->   Operation 6675 'bitcast' 'bitcast_ln94_371' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 6676 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_371, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6676 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 6677 [1/1] (0.00ns)   --->   "%trunc_ln94_371 = trunc i32 %bitcast_ln94_371" [../src/matmul.cpp:94]   --->   Operation 6677 'trunc' 'trunc_ln94_371' <Predicate = true> <Delay = 0.00>
ST_756 : Operation 6678 [1/1] (0.85ns)   --->   "%icmp_ln94_742 = icmp_ne  i8 %tmp_741, i8 255" [../src/matmul.cpp:94]   --->   Operation 6678 'icmp' 'icmp_ln94_742' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 6679 [1/1] (0.97ns)   --->   "%icmp_ln94_743 = icmp_eq  i23 %trunc_ln94_371, i23 0" [../src/matmul.cpp:94]   --->   Operation 6679 'icmp' 'icmp_ln94_743' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 6680 [2/2] (3.34ns)   --->   "%tmp_742 = fcmp_olt  i32 %out_pool_load_369, i32 0" [../src/matmul.cpp:94]   --->   Operation 6680 'fcmp' 'tmp_742' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 755> <Delay = 5.03>
ST_757 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_371)   --->   "%or_ln94_371 = or i1 %icmp_ln94_743, i1 %icmp_ln94_742" [../src/matmul.cpp:94]   --->   Operation 6681 'or' 'or_ln94_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 6682 [1/2] (3.34ns)   --->   "%tmp_742 = fcmp_olt  i32 %out_pool_load_369, i32 0" [../src/matmul.cpp:94]   --->   Operation 6682 'fcmp' 'tmp_742' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 6683 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_371 = and i1 %or_ln94_371, i1 %tmp_742" [../src/matmul.cpp:94]   --->   Operation 6683 'and' 'and_ln94_371' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 6684 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_371, void %._crit_edge82, void" [../src/matmul.cpp:94]   --->   Operation 6684 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 6685 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_6" [../src/matmul.cpp:95]   --->   Operation 6685 'store' 'store_ln95' <Predicate = (and_ln94_371)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_757 : Operation 6686 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge82" [../src/matmul.cpp:95]   --->   Operation 6686 'br' 'br_ln95' <Predicate = (and_ln94_371)> <Delay = 0.00>
ST_757 : Operation 6687 [2/2] (1.35ns)   --->   "%out_pool_load_370 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 6687 'load' 'out_pool_load_370' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 758 <SV = 756> <Delay = 4.70>
ST_758 : Operation 6688 [1/2] (1.35ns)   --->   "%out_pool_load_370 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 6688 'load' 'out_pool_load_370' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_758 : Operation 6689 [1/1] (0.00ns)   --->   "%bitcast_ln94_372 = bitcast i32 %out_pool_load_370" [../src/matmul.cpp:94]   --->   Operation 6689 'bitcast' 'bitcast_ln94_372' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 6690 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_372, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6690 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 6691 [1/1] (0.00ns)   --->   "%trunc_ln94_372 = trunc i32 %bitcast_ln94_372" [../src/matmul.cpp:94]   --->   Operation 6691 'trunc' 'trunc_ln94_372' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 6692 [1/1] (0.85ns)   --->   "%icmp_ln94_744 = icmp_ne  i8 %tmp_743, i8 255" [../src/matmul.cpp:94]   --->   Operation 6692 'icmp' 'icmp_ln94_744' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 6693 [1/1] (0.97ns)   --->   "%icmp_ln94_745 = icmp_eq  i23 %trunc_ln94_372, i23 0" [../src/matmul.cpp:94]   --->   Operation 6693 'icmp' 'icmp_ln94_745' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 6694 [2/2] (3.34ns)   --->   "%tmp_744 = fcmp_olt  i32 %out_pool_load_370, i32 0" [../src/matmul.cpp:94]   --->   Operation 6694 'fcmp' 'tmp_744' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 757> <Delay = 5.03>
ST_759 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_372)   --->   "%or_ln94_372 = or i1 %icmp_ln94_745, i1 %icmp_ln94_744" [../src/matmul.cpp:94]   --->   Operation 6695 'or' 'or_ln94_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 6696 [1/2] (3.34ns)   --->   "%tmp_744 = fcmp_olt  i32 %out_pool_load_370, i32 0" [../src/matmul.cpp:94]   --->   Operation 6696 'fcmp' 'tmp_744' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 6697 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_372 = and i1 %or_ln94_372, i1 %tmp_744" [../src/matmul.cpp:94]   --->   Operation 6697 'and' 'and_ln94_372' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 6698 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_372, void %._crit_edge83, void" [../src/matmul.cpp:94]   --->   Operation 6698 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 6699 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_7" [../src/matmul.cpp:95]   --->   Operation 6699 'store' 'store_ln95' <Predicate = (and_ln94_372)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_759 : Operation 6700 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge83" [../src/matmul.cpp:95]   --->   Operation 6700 'br' 'br_ln95' <Predicate = (and_ln94_372)> <Delay = 0.00>
ST_759 : Operation 6701 [2/2] (1.35ns)   --->   "%out_pool_load_371 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 6701 'load' 'out_pool_load_371' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 760 <SV = 758> <Delay = 4.70>
ST_760 : Operation 6702 [1/2] (1.35ns)   --->   "%out_pool_load_371 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 6702 'load' 'out_pool_load_371' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_760 : Operation 6703 [1/1] (0.00ns)   --->   "%bitcast_ln94_373 = bitcast i32 %out_pool_load_371" [../src/matmul.cpp:94]   --->   Operation 6703 'bitcast' 'bitcast_ln94_373' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 6704 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_373, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6704 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 6705 [1/1] (0.00ns)   --->   "%trunc_ln94_373 = trunc i32 %bitcast_ln94_373" [../src/matmul.cpp:94]   --->   Operation 6705 'trunc' 'trunc_ln94_373' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 6706 [1/1] (0.85ns)   --->   "%icmp_ln94_746 = icmp_ne  i8 %tmp_745, i8 255" [../src/matmul.cpp:94]   --->   Operation 6706 'icmp' 'icmp_ln94_746' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 6707 [1/1] (0.97ns)   --->   "%icmp_ln94_747 = icmp_eq  i23 %trunc_ln94_373, i23 0" [../src/matmul.cpp:94]   --->   Operation 6707 'icmp' 'icmp_ln94_747' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 6708 [2/2] (3.34ns)   --->   "%tmp_746 = fcmp_olt  i32 %out_pool_load_371, i32 0" [../src/matmul.cpp:94]   --->   Operation 6708 'fcmp' 'tmp_746' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 759> <Delay = 5.03>
ST_761 : Operation 6709 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_373)   --->   "%or_ln94_373 = or i1 %icmp_ln94_747, i1 %icmp_ln94_746" [../src/matmul.cpp:94]   --->   Operation 6709 'or' 'or_ln94_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 6710 [1/2] (3.34ns)   --->   "%tmp_746 = fcmp_olt  i32 %out_pool_load_371, i32 0" [../src/matmul.cpp:94]   --->   Operation 6710 'fcmp' 'tmp_746' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 6711 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_373 = and i1 %or_ln94_373, i1 %tmp_746" [../src/matmul.cpp:94]   --->   Operation 6711 'and' 'and_ln94_373' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 6712 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_373, void %._crit_edge84, void" [../src/matmul.cpp:94]   --->   Operation 6712 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 6713 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_8" [../src/matmul.cpp:95]   --->   Operation 6713 'store' 'store_ln95' <Predicate = (and_ln94_373)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_761 : Operation 6714 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge84" [../src/matmul.cpp:95]   --->   Operation 6714 'br' 'br_ln95' <Predicate = (and_ln94_373)> <Delay = 0.00>
ST_761 : Operation 6715 [2/2] (1.35ns)   --->   "%out_pool_load_372 = load i11 %out_pool_addr_9" [../src/matmul.cpp:94]   --->   Operation 6715 'load' 'out_pool_load_372' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 762 <SV = 760> <Delay = 4.70>
ST_762 : Operation 6716 [1/2] (1.35ns)   --->   "%out_pool_load_372 = load i11 %out_pool_addr_9" [../src/matmul.cpp:94]   --->   Operation 6716 'load' 'out_pool_load_372' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_762 : Operation 6717 [1/1] (0.00ns)   --->   "%bitcast_ln94_374 = bitcast i32 %out_pool_load_372" [../src/matmul.cpp:94]   --->   Operation 6717 'bitcast' 'bitcast_ln94_374' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 6718 [1/1] (0.00ns)   --->   "%tmp_747 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_374, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6718 'partselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 6719 [1/1] (0.00ns)   --->   "%trunc_ln94_374 = trunc i32 %bitcast_ln94_374" [../src/matmul.cpp:94]   --->   Operation 6719 'trunc' 'trunc_ln94_374' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 6720 [1/1] (0.85ns)   --->   "%icmp_ln94_748 = icmp_ne  i8 %tmp_747, i8 255" [../src/matmul.cpp:94]   --->   Operation 6720 'icmp' 'icmp_ln94_748' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 6721 [1/1] (0.97ns)   --->   "%icmp_ln94_749 = icmp_eq  i23 %trunc_ln94_374, i23 0" [../src/matmul.cpp:94]   --->   Operation 6721 'icmp' 'icmp_ln94_749' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 6722 [2/2] (3.34ns)   --->   "%tmp_748 = fcmp_olt  i32 %out_pool_load_372, i32 0" [../src/matmul.cpp:94]   --->   Operation 6722 'fcmp' 'tmp_748' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 761> <Delay = 5.03>
ST_763 : Operation 6723 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_374)   --->   "%or_ln94_374 = or i1 %icmp_ln94_749, i1 %icmp_ln94_748" [../src/matmul.cpp:94]   --->   Operation 6723 'or' 'or_ln94_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 6724 [1/2] (3.34ns)   --->   "%tmp_748 = fcmp_olt  i32 %out_pool_load_372, i32 0" [../src/matmul.cpp:94]   --->   Operation 6724 'fcmp' 'tmp_748' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 6725 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_374 = and i1 %or_ln94_374, i1 %tmp_748" [../src/matmul.cpp:94]   --->   Operation 6725 'and' 'and_ln94_374' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 6726 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_374, void %._crit_edge85, void" [../src/matmul.cpp:94]   --->   Operation 6726 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_763 : Operation 6727 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_9" [../src/matmul.cpp:95]   --->   Operation 6727 'store' 'store_ln95' <Predicate = (and_ln94_374)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_763 : Operation 6728 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge85" [../src/matmul.cpp:95]   --->   Operation 6728 'br' 'br_ln95' <Predicate = (and_ln94_374)> <Delay = 0.00>
ST_763 : Operation 6729 [2/2] (1.35ns)   --->   "%out_pool_load_373 = load i11 %out_pool_addr_10" [../src/matmul.cpp:94]   --->   Operation 6729 'load' 'out_pool_load_373' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 764 <SV = 762> <Delay = 4.70>
ST_764 : Operation 6730 [1/2] (1.35ns)   --->   "%out_pool_load_373 = load i11 %out_pool_addr_10" [../src/matmul.cpp:94]   --->   Operation 6730 'load' 'out_pool_load_373' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_764 : Operation 6731 [1/1] (0.00ns)   --->   "%bitcast_ln94_375 = bitcast i32 %out_pool_load_373" [../src/matmul.cpp:94]   --->   Operation 6731 'bitcast' 'bitcast_ln94_375' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 6732 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_375, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6732 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 6733 [1/1] (0.00ns)   --->   "%trunc_ln94_375 = trunc i32 %bitcast_ln94_375" [../src/matmul.cpp:94]   --->   Operation 6733 'trunc' 'trunc_ln94_375' <Predicate = true> <Delay = 0.00>
ST_764 : Operation 6734 [1/1] (0.85ns)   --->   "%icmp_ln94_750 = icmp_ne  i8 %tmp_749, i8 255" [../src/matmul.cpp:94]   --->   Operation 6734 'icmp' 'icmp_ln94_750' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 6735 [1/1] (0.97ns)   --->   "%icmp_ln94_751 = icmp_eq  i23 %trunc_ln94_375, i23 0" [../src/matmul.cpp:94]   --->   Operation 6735 'icmp' 'icmp_ln94_751' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 6736 [2/2] (3.34ns)   --->   "%tmp_750 = fcmp_olt  i32 %out_pool_load_373, i32 0" [../src/matmul.cpp:94]   --->   Operation 6736 'fcmp' 'tmp_750' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 763> <Delay = 5.03>
ST_765 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_375)   --->   "%or_ln94_375 = or i1 %icmp_ln94_751, i1 %icmp_ln94_750" [../src/matmul.cpp:94]   --->   Operation 6737 'or' 'or_ln94_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 6738 [1/2] (3.34ns)   --->   "%tmp_750 = fcmp_olt  i32 %out_pool_load_373, i32 0" [../src/matmul.cpp:94]   --->   Operation 6738 'fcmp' 'tmp_750' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 6739 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_375 = and i1 %or_ln94_375, i1 %tmp_750" [../src/matmul.cpp:94]   --->   Operation 6739 'and' 'and_ln94_375' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 6740 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_375, void %._crit_edge86, void" [../src/matmul.cpp:94]   --->   Operation 6740 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 6741 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_10" [../src/matmul.cpp:95]   --->   Operation 6741 'store' 'store_ln95' <Predicate = (and_ln94_375)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_765 : Operation 6742 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge86" [../src/matmul.cpp:95]   --->   Operation 6742 'br' 'br_ln95' <Predicate = (and_ln94_375)> <Delay = 0.00>
ST_765 : Operation 6743 [2/2] (1.35ns)   --->   "%out_pool_load_374 = load i11 %out_pool_addr_11" [../src/matmul.cpp:94]   --->   Operation 6743 'load' 'out_pool_load_374' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 766 <SV = 764> <Delay = 4.70>
ST_766 : Operation 6744 [1/2] (1.35ns)   --->   "%out_pool_load_374 = load i11 %out_pool_addr_11" [../src/matmul.cpp:94]   --->   Operation 6744 'load' 'out_pool_load_374' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_766 : Operation 6745 [1/1] (0.00ns)   --->   "%bitcast_ln94_376 = bitcast i32 %out_pool_load_374" [../src/matmul.cpp:94]   --->   Operation 6745 'bitcast' 'bitcast_ln94_376' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 6746 [1/1] (0.00ns)   --->   "%tmp_751 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_376, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6746 'partselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 6747 [1/1] (0.00ns)   --->   "%trunc_ln94_376 = trunc i32 %bitcast_ln94_376" [../src/matmul.cpp:94]   --->   Operation 6747 'trunc' 'trunc_ln94_376' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 6748 [1/1] (0.85ns)   --->   "%icmp_ln94_752 = icmp_ne  i8 %tmp_751, i8 255" [../src/matmul.cpp:94]   --->   Operation 6748 'icmp' 'icmp_ln94_752' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 6749 [1/1] (0.97ns)   --->   "%icmp_ln94_753 = icmp_eq  i23 %trunc_ln94_376, i23 0" [../src/matmul.cpp:94]   --->   Operation 6749 'icmp' 'icmp_ln94_753' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 6750 [2/2] (3.34ns)   --->   "%tmp_752 = fcmp_olt  i32 %out_pool_load_374, i32 0" [../src/matmul.cpp:94]   --->   Operation 6750 'fcmp' 'tmp_752' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 765> <Delay = 5.03>
ST_767 : Operation 6751 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_376)   --->   "%or_ln94_376 = or i1 %icmp_ln94_753, i1 %icmp_ln94_752" [../src/matmul.cpp:94]   --->   Operation 6751 'or' 'or_ln94_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 6752 [1/2] (3.34ns)   --->   "%tmp_752 = fcmp_olt  i32 %out_pool_load_374, i32 0" [../src/matmul.cpp:94]   --->   Operation 6752 'fcmp' 'tmp_752' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 6753 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_376 = and i1 %or_ln94_376, i1 %tmp_752" [../src/matmul.cpp:94]   --->   Operation 6753 'and' 'and_ln94_376' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 6754 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_376, void %._crit_edge87, void" [../src/matmul.cpp:94]   --->   Operation 6754 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_767 : Operation 6755 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_11" [../src/matmul.cpp:95]   --->   Operation 6755 'store' 'store_ln95' <Predicate = (and_ln94_376)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_767 : Operation 6756 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge87" [../src/matmul.cpp:95]   --->   Operation 6756 'br' 'br_ln95' <Predicate = (and_ln94_376)> <Delay = 0.00>
ST_767 : Operation 6757 [2/2] (1.35ns)   --->   "%out_pool_load_375 = load i11 %out_pool_addr_12" [../src/matmul.cpp:94]   --->   Operation 6757 'load' 'out_pool_load_375' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 768 <SV = 766> <Delay = 4.70>
ST_768 : Operation 6758 [1/2] (1.35ns)   --->   "%out_pool_load_375 = load i11 %out_pool_addr_12" [../src/matmul.cpp:94]   --->   Operation 6758 'load' 'out_pool_load_375' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_768 : Operation 6759 [1/1] (0.00ns)   --->   "%bitcast_ln94_377 = bitcast i32 %out_pool_load_375" [../src/matmul.cpp:94]   --->   Operation 6759 'bitcast' 'bitcast_ln94_377' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 6760 [1/1] (0.00ns)   --->   "%tmp_753 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_377, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6760 'partselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 6761 [1/1] (0.00ns)   --->   "%trunc_ln94_377 = trunc i32 %bitcast_ln94_377" [../src/matmul.cpp:94]   --->   Operation 6761 'trunc' 'trunc_ln94_377' <Predicate = true> <Delay = 0.00>
ST_768 : Operation 6762 [1/1] (0.85ns)   --->   "%icmp_ln94_754 = icmp_ne  i8 %tmp_753, i8 255" [../src/matmul.cpp:94]   --->   Operation 6762 'icmp' 'icmp_ln94_754' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 6763 [1/1] (0.97ns)   --->   "%icmp_ln94_755 = icmp_eq  i23 %trunc_ln94_377, i23 0" [../src/matmul.cpp:94]   --->   Operation 6763 'icmp' 'icmp_ln94_755' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 6764 [2/2] (3.34ns)   --->   "%tmp_754 = fcmp_olt  i32 %out_pool_load_375, i32 0" [../src/matmul.cpp:94]   --->   Operation 6764 'fcmp' 'tmp_754' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 767> <Delay = 5.03>
ST_769 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_377)   --->   "%or_ln94_377 = or i1 %icmp_ln94_755, i1 %icmp_ln94_754" [../src/matmul.cpp:94]   --->   Operation 6765 'or' 'or_ln94_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 6766 [1/2] (3.34ns)   --->   "%tmp_754 = fcmp_olt  i32 %out_pool_load_375, i32 0" [../src/matmul.cpp:94]   --->   Operation 6766 'fcmp' 'tmp_754' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 6767 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_377 = and i1 %or_ln94_377, i1 %tmp_754" [../src/matmul.cpp:94]   --->   Operation 6767 'and' 'and_ln94_377' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 6768 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_377, void %._crit_edge88, void" [../src/matmul.cpp:94]   --->   Operation 6768 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 6769 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_12" [../src/matmul.cpp:95]   --->   Operation 6769 'store' 'store_ln95' <Predicate = (and_ln94_377)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_769 : Operation 6770 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge88" [../src/matmul.cpp:95]   --->   Operation 6770 'br' 'br_ln95' <Predicate = (and_ln94_377)> <Delay = 0.00>
ST_769 : Operation 6771 [2/2] (1.35ns)   --->   "%out_pool_load_376 = load i11 %out_pool_addr_13" [../src/matmul.cpp:94]   --->   Operation 6771 'load' 'out_pool_load_376' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 770 <SV = 768> <Delay = 4.70>
ST_770 : Operation 6772 [1/2] (1.35ns)   --->   "%out_pool_load_376 = load i11 %out_pool_addr_13" [../src/matmul.cpp:94]   --->   Operation 6772 'load' 'out_pool_load_376' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_770 : Operation 6773 [1/1] (0.00ns)   --->   "%bitcast_ln94_378 = bitcast i32 %out_pool_load_376" [../src/matmul.cpp:94]   --->   Operation 6773 'bitcast' 'bitcast_ln94_378' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 6774 [1/1] (0.00ns)   --->   "%tmp_755 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_378, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6774 'partselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 6775 [1/1] (0.00ns)   --->   "%trunc_ln94_378 = trunc i32 %bitcast_ln94_378" [../src/matmul.cpp:94]   --->   Operation 6775 'trunc' 'trunc_ln94_378' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 6776 [1/1] (0.85ns)   --->   "%icmp_ln94_756 = icmp_ne  i8 %tmp_755, i8 255" [../src/matmul.cpp:94]   --->   Operation 6776 'icmp' 'icmp_ln94_756' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 6777 [1/1] (0.97ns)   --->   "%icmp_ln94_757 = icmp_eq  i23 %trunc_ln94_378, i23 0" [../src/matmul.cpp:94]   --->   Operation 6777 'icmp' 'icmp_ln94_757' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 6778 [2/2] (3.34ns)   --->   "%tmp_756 = fcmp_olt  i32 %out_pool_load_376, i32 0" [../src/matmul.cpp:94]   --->   Operation 6778 'fcmp' 'tmp_756' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 769> <Delay = 5.03>
ST_771 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_378)   --->   "%or_ln94_378 = or i1 %icmp_ln94_757, i1 %icmp_ln94_756" [../src/matmul.cpp:94]   --->   Operation 6779 'or' 'or_ln94_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 6780 [1/2] (3.34ns)   --->   "%tmp_756 = fcmp_olt  i32 %out_pool_load_376, i32 0" [../src/matmul.cpp:94]   --->   Operation 6780 'fcmp' 'tmp_756' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 6781 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_378 = and i1 %or_ln94_378, i1 %tmp_756" [../src/matmul.cpp:94]   --->   Operation 6781 'and' 'and_ln94_378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 6782 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_378, void %._crit_edge89, void" [../src/matmul.cpp:94]   --->   Operation 6782 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_771 : Operation 6783 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_13" [../src/matmul.cpp:95]   --->   Operation 6783 'store' 'store_ln95' <Predicate = (and_ln94_378)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_771 : Operation 6784 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge89" [../src/matmul.cpp:95]   --->   Operation 6784 'br' 'br_ln95' <Predicate = (and_ln94_378)> <Delay = 0.00>
ST_771 : Operation 6785 [2/2] (1.35ns)   --->   "%out_pool_load_377 = load i11 %out_pool_addr_14" [../src/matmul.cpp:94]   --->   Operation 6785 'load' 'out_pool_load_377' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 772 <SV = 770> <Delay = 4.70>
ST_772 : Operation 6786 [1/2] (1.35ns)   --->   "%out_pool_load_377 = load i11 %out_pool_addr_14" [../src/matmul.cpp:94]   --->   Operation 6786 'load' 'out_pool_load_377' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_772 : Operation 6787 [1/1] (0.00ns)   --->   "%bitcast_ln94_379 = bitcast i32 %out_pool_load_377" [../src/matmul.cpp:94]   --->   Operation 6787 'bitcast' 'bitcast_ln94_379' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 6788 [1/1] (0.00ns)   --->   "%tmp_757 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_379, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6788 'partselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 6789 [1/1] (0.00ns)   --->   "%trunc_ln94_379 = trunc i32 %bitcast_ln94_379" [../src/matmul.cpp:94]   --->   Operation 6789 'trunc' 'trunc_ln94_379' <Predicate = true> <Delay = 0.00>
ST_772 : Operation 6790 [1/1] (0.85ns)   --->   "%icmp_ln94_758 = icmp_ne  i8 %tmp_757, i8 255" [../src/matmul.cpp:94]   --->   Operation 6790 'icmp' 'icmp_ln94_758' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 6791 [1/1] (0.97ns)   --->   "%icmp_ln94_759 = icmp_eq  i23 %trunc_ln94_379, i23 0" [../src/matmul.cpp:94]   --->   Operation 6791 'icmp' 'icmp_ln94_759' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 6792 [2/2] (3.34ns)   --->   "%tmp_758 = fcmp_olt  i32 %out_pool_load_377, i32 0" [../src/matmul.cpp:94]   --->   Operation 6792 'fcmp' 'tmp_758' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 771> <Delay = 5.03>
ST_773 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_379)   --->   "%or_ln94_379 = or i1 %icmp_ln94_759, i1 %icmp_ln94_758" [../src/matmul.cpp:94]   --->   Operation 6793 'or' 'or_ln94_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 6794 [1/2] (3.34ns)   --->   "%tmp_758 = fcmp_olt  i32 %out_pool_load_377, i32 0" [../src/matmul.cpp:94]   --->   Operation 6794 'fcmp' 'tmp_758' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 6795 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_379 = and i1 %or_ln94_379, i1 %tmp_758" [../src/matmul.cpp:94]   --->   Operation 6795 'and' 'and_ln94_379' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 6796 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_379, void %._crit_edge90, void" [../src/matmul.cpp:94]   --->   Operation 6796 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 6797 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_14" [../src/matmul.cpp:95]   --->   Operation 6797 'store' 'store_ln95' <Predicate = (and_ln94_379)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_773 : Operation 6798 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge90" [../src/matmul.cpp:95]   --->   Operation 6798 'br' 'br_ln95' <Predicate = (and_ln94_379)> <Delay = 0.00>
ST_773 : Operation 6799 [2/2] (1.35ns)   --->   "%out_pool_load_378 = load i11 %out_pool_addr_15" [../src/matmul.cpp:94]   --->   Operation 6799 'load' 'out_pool_load_378' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 774 <SV = 772> <Delay = 4.70>
ST_774 : Operation 6800 [1/2] (1.35ns)   --->   "%out_pool_load_378 = load i11 %out_pool_addr_15" [../src/matmul.cpp:94]   --->   Operation 6800 'load' 'out_pool_load_378' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_774 : Operation 6801 [1/1] (0.00ns)   --->   "%bitcast_ln94_380 = bitcast i32 %out_pool_load_378" [../src/matmul.cpp:94]   --->   Operation 6801 'bitcast' 'bitcast_ln94_380' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 6802 [1/1] (0.00ns)   --->   "%tmp_759 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_380, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6802 'partselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 6803 [1/1] (0.00ns)   --->   "%trunc_ln94_380 = trunc i32 %bitcast_ln94_380" [../src/matmul.cpp:94]   --->   Operation 6803 'trunc' 'trunc_ln94_380' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 6804 [1/1] (0.85ns)   --->   "%icmp_ln94_760 = icmp_ne  i8 %tmp_759, i8 255" [../src/matmul.cpp:94]   --->   Operation 6804 'icmp' 'icmp_ln94_760' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 6805 [1/1] (0.97ns)   --->   "%icmp_ln94_761 = icmp_eq  i23 %trunc_ln94_380, i23 0" [../src/matmul.cpp:94]   --->   Operation 6805 'icmp' 'icmp_ln94_761' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 6806 [2/2] (3.34ns)   --->   "%tmp_760 = fcmp_olt  i32 %out_pool_load_378, i32 0" [../src/matmul.cpp:94]   --->   Operation 6806 'fcmp' 'tmp_760' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 773> <Delay = 5.03>
ST_775 : Operation 6807 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_380)   --->   "%or_ln94_380 = or i1 %icmp_ln94_761, i1 %icmp_ln94_760" [../src/matmul.cpp:94]   --->   Operation 6807 'or' 'or_ln94_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 6808 [1/2] (3.34ns)   --->   "%tmp_760 = fcmp_olt  i32 %out_pool_load_378, i32 0" [../src/matmul.cpp:94]   --->   Operation 6808 'fcmp' 'tmp_760' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 6809 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_380 = and i1 %or_ln94_380, i1 %tmp_760" [../src/matmul.cpp:94]   --->   Operation 6809 'and' 'and_ln94_380' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 6810 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_380, void %._crit_edge91, void" [../src/matmul.cpp:94]   --->   Operation 6810 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_775 : Operation 6811 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_15" [../src/matmul.cpp:95]   --->   Operation 6811 'store' 'store_ln95' <Predicate = (and_ln94_380)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_775 : Operation 6812 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge91" [../src/matmul.cpp:95]   --->   Operation 6812 'br' 'br_ln95' <Predicate = (and_ln94_380)> <Delay = 0.00>
ST_775 : Operation 6813 [2/2] (1.35ns)   --->   "%out_pool_load_379 = load i11 %out_pool_addr_16" [../src/matmul.cpp:94]   --->   Operation 6813 'load' 'out_pool_load_379' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 776 <SV = 774> <Delay = 4.70>
ST_776 : Operation 6814 [1/2] (1.35ns)   --->   "%out_pool_load_379 = load i11 %out_pool_addr_16" [../src/matmul.cpp:94]   --->   Operation 6814 'load' 'out_pool_load_379' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_776 : Operation 6815 [1/1] (0.00ns)   --->   "%bitcast_ln94_381 = bitcast i32 %out_pool_load_379" [../src/matmul.cpp:94]   --->   Operation 6815 'bitcast' 'bitcast_ln94_381' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 6816 [1/1] (0.00ns)   --->   "%tmp_761 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_381, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6816 'partselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 6817 [1/1] (0.00ns)   --->   "%trunc_ln94_381 = trunc i32 %bitcast_ln94_381" [../src/matmul.cpp:94]   --->   Operation 6817 'trunc' 'trunc_ln94_381' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 6818 [1/1] (0.85ns)   --->   "%icmp_ln94_762 = icmp_ne  i8 %tmp_761, i8 255" [../src/matmul.cpp:94]   --->   Operation 6818 'icmp' 'icmp_ln94_762' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 6819 [1/1] (0.97ns)   --->   "%icmp_ln94_763 = icmp_eq  i23 %trunc_ln94_381, i23 0" [../src/matmul.cpp:94]   --->   Operation 6819 'icmp' 'icmp_ln94_763' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 6820 [2/2] (3.34ns)   --->   "%tmp_762 = fcmp_olt  i32 %out_pool_load_379, i32 0" [../src/matmul.cpp:94]   --->   Operation 6820 'fcmp' 'tmp_762' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 775> <Delay = 5.03>
ST_777 : Operation 6821 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_381)   --->   "%or_ln94_381 = or i1 %icmp_ln94_763, i1 %icmp_ln94_762" [../src/matmul.cpp:94]   --->   Operation 6821 'or' 'or_ln94_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 6822 [1/2] (3.34ns)   --->   "%tmp_762 = fcmp_olt  i32 %out_pool_load_379, i32 0" [../src/matmul.cpp:94]   --->   Operation 6822 'fcmp' 'tmp_762' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 6823 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_381 = and i1 %or_ln94_381, i1 %tmp_762" [../src/matmul.cpp:94]   --->   Operation 6823 'and' 'and_ln94_381' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 6824 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_381, void %._crit_edge92, void" [../src/matmul.cpp:94]   --->   Operation 6824 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 6825 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_16" [../src/matmul.cpp:95]   --->   Operation 6825 'store' 'store_ln95' <Predicate = (and_ln94_381)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_777 : Operation 6826 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge92" [../src/matmul.cpp:95]   --->   Operation 6826 'br' 'br_ln95' <Predicate = (and_ln94_381)> <Delay = 0.00>
ST_777 : Operation 6827 [2/2] (1.35ns)   --->   "%out_pool_load_380 = load i11 %out_pool_addr_17" [../src/matmul.cpp:94]   --->   Operation 6827 'load' 'out_pool_load_380' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 778 <SV = 776> <Delay = 4.70>
ST_778 : Operation 6828 [1/2] (1.35ns)   --->   "%out_pool_load_380 = load i11 %out_pool_addr_17" [../src/matmul.cpp:94]   --->   Operation 6828 'load' 'out_pool_load_380' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_778 : Operation 6829 [1/1] (0.00ns)   --->   "%bitcast_ln94_382 = bitcast i32 %out_pool_load_380" [../src/matmul.cpp:94]   --->   Operation 6829 'bitcast' 'bitcast_ln94_382' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 6830 [1/1] (0.00ns)   --->   "%tmp_763 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_382, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6830 'partselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 6831 [1/1] (0.00ns)   --->   "%trunc_ln94_382 = trunc i32 %bitcast_ln94_382" [../src/matmul.cpp:94]   --->   Operation 6831 'trunc' 'trunc_ln94_382' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 6832 [1/1] (0.85ns)   --->   "%icmp_ln94_764 = icmp_ne  i8 %tmp_763, i8 255" [../src/matmul.cpp:94]   --->   Operation 6832 'icmp' 'icmp_ln94_764' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 6833 [1/1] (0.97ns)   --->   "%icmp_ln94_765 = icmp_eq  i23 %trunc_ln94_382, i23 0" [../src/matmul.cpp:94]   --->   Operation 6833 'icmp' 'icmp_ln94_765' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 6834 [2/2] (3.34ns)   --->   "%tmp_764 = fcmp_olt  i32 %out_pool_load_380, i32 0" [../src/matmul.cpp:94]   --->   Operation 6834 'fcmp' 'tmp_764' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 777> <Delay = 5.03>
ST_779 : Operation 6835 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_382)   --->   "%or_ln94_382 = or i1 %icmp_ln94_765, i1 %icmp_ln94_764" [../src/matmul.cpp:94]   --->   Operation 6835 'or' 'or_ln94_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 6836 [1/2] (3.34ns)   --->   "%tmp_764 = fcmp_olt  i32 %out_pool_load_380, i32 0" [../src/matmul.cpp:94]   --->   Operation 6836 'fcmp' 'tmp_764' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 6837 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_382 = and i1 %or_ln94_382, i1 %tmp_764" [../src/matmul.cpp:94]   --->   Operation 6837 'and' 'and_ln94_382' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 6838 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_382, void %._crit_edge93, void" [../src/matmul.cpp:94]   --->   Operation 6838 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_779 : Operation 6839 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_17" [../src/matmul.cpp:95]   --->   Operation 6839 'store' 'store_ln95' <Predicate = (and_ln94_382)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_779 : Operation 6840 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge93" [../src/matmul.cpp:95]   --->   Operation 6840 'br' 'br_ln95' <Predicate = (and_ln94_382)> <Delay = 0.00>
ST_779 : Operation 6841 [2/2] (1.35ns)   --->   "%out_pool_load_381 = load i11 %out_pool_addr_18" [../src/matmul.cpp:94]   --->   Operation 6841 'load' 'out_pool_load_381' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 780 <SV = 778> <Delay = 4.70>
ST_780 : Operation 6842 [1/2] (1.35ns)   --->   "%out_pool_load_381 = load i11 %out_pool_addr_18" [../src/matmul.cpp:94]   --->   Operation 6842 'load' 'out_pool_load_381' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_780 : Operation 6843 [1/1] (0.00ns)   --->   "%bitcast_ln94_383 = bitcast i32 %out_pool_load_381" [../src/matmul.cpp:94]   --->   Operation 6843 'bitcast' 'bitcast_ln94_383' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 6844 [1/1] (0.00ns)   --->   "%tmp_765 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_383, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6844 'partselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 6845 [1/1] (0.00ns)   --->   "%trunc_ln94_383 = trunc i32 %bitcast_ln94_383" [../src/matmul.cpp:94]   --->   Operation 6845 'trunc' 'trunc_ln94_383' <Predicate = true> <Delay = 0.00>
ST_780 : Operation 6846 [1/1] (0.85ns)   --->   "%icmp_ln94_766 = icmp_ne  i8 %tmp_765, i8 255" [../src/matmul.cpp:94]   --->   Operation 6846 'icmp' 'icmp_ln94_766' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 6847 [1/1] (0.97ns)   --->   "%icmp_ln94_767 = icmp_eq  i23 %trunc_ln94_383, i23 0" [../src/matmul.cpp:94]   --->   Operation 6847 'icmp' 'icmp_ln94_767' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 6848 [2/2] (3.34ns)   --->   "%tmp_766 = fcmp_olt  i32 %out_pool_load_381, i32 0" [../src/matmul.cpp:94]   --->   Operation 6848 'fcmp' 'tmp_766' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 779> <Delay = 5.03>
ST_781 : Operation 6849 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_383)   --->   "%or_ln94_383 = or i1 %icmp_ln94_767, i1 %icmp_ln94_766" [../src/matmul.cpp:94]   --->   Operation 6849 'or' 'or_ln94_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 6850 [1/2] (3.34ns)   --->   "%tmp_766 = fcmp_olt  i32 %out_pool_load_381, i32 0" [../src/matmul.cpp:94]   --->   Operation 6850 'fcmp' 'tmp_766' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 6851 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_383 = and i1 %or_ln94_383, i1 %tmp_766" [../src/matmul.cpp:94]   --->   Operation 6851 'and' 'and_ln94_383' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 6852 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_383, void %._crit_edge94, void" [../src/matmul.cpp:94]   --->   Operation 6852 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 6853 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_18" [../src/matmul.cpp:95]   --->   Operation 6853 'store' 'store_ln95' <Predicate = (and_ln94_383)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_781 : Operation 6854 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge94" [../src/matmul.cpp:95]   --->   Operation 6854 'br' 'br_ln95' <Predicate = (and_ln94_383)> <Delay = 0.00>
ST_781 : Operation 6855 [2/2] (1.35ns)   --->   "%out_pool_load_382 = load i11 %out_pool_addr_19" [../src/matmul.cpp:94]   --->   Operation 6855 'load' 'out_pool_load_382' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 782 <SV = 780> <Delay = 4.70>
ST_782 : Operation 6856 [1/2] (1.35ns)   --->   "%out_pool_load_382 = load i11 %out_pool_addr_19" [../src/matmul.cpp:94]   --->   Operation 6856 'load' 'out_pool_load_382' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_782 : Operation 6857 [1/1] (0.00ns)   --->   "%bitcast_ln94_384 = bitcast i32 %out_pool_load_382" [../src/matmul.cpp:94]   --->   Operation 6857 'bitcast' 'bitcast_ln94_384' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 6858 [1/1] (0.00ns)   --->   "%tmp_767 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_384, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6858 'partselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 6859 [1/1] (0.00ns)   --->   "%trunc_ln94_384 = trunc i32 %bitcast_ln94_384" [../src/matmul.cpp:94]   --->   Operation 6859 'trunc' 'trunc_ln94_384' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 6860 [1/1] (0.85ns)   --->   "%icmp_ln94_768 = icmp_ne  i8 %tmp_767, i8 255" [../src/matmul.cpp:94]   --->   Operation 6860 'icmp' 'icmp_ln94_768' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 6861 [1/1] (0.97ns)   --->   "%icmp_ln94_769 = icmp_eq  i23 %trunc_ln94_384, i23 0" [../src/matmul.cpp:94]   --->   Operation 6861 'icmp' 'icmp_ln94_769' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 6862 [2/2] (3.34ns)   --->   "%tmp_768 = fcmp_olt  i32 %out_pool_load_382, i32 0" [../src/matmul.cpp:94]   --->   Operation 6862 'fcmp' 'tmp_768' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 781> <Delay = 5.03>
ST_783 : Operation 6863 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_384)   --->   "%or_ln94_384 = or i1 %icmp_ln94_769, i1 %icmp_ln94_768" [../src/matmul.cpp:94]   --->   Operation 6863 'or' 'or_ln94_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 6864 [1/2] (3.34ns)   --->   "%tmp_768 = fcmp_olt  i32 %out_pool_load_382, i32 0" [../src/matmul.cpp:94]   --->   Operation 6864 'fcmp' 'tmp_768' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 6865 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_384 = and i1 %or_ln94_384, i1 %tmp_768" [../src/matmul.cpp:94]   --->   Operation 6865 'and' 'and_ln94_384' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 6866 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_384, void %._crit_edge95, void" [../src/matmul.cpp:94]   --->   Operation 6866 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_783 : Operation 6867 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_19" [../src/matmul.cpp:95]   --->   Operation 6867 'store' 'store_ln95' <Predicate = (and_ln94_384)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_783 : Operation 6868 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge95" [../src/matmul.cpp:95]   --->   Operation 6868 'br' 'br_ln95' <Predicate = (and_ln94_384)> <Delay = 0.00>
ST_783 : Operation 6869 [2/2] (1.35ns)   --->   "%out_pool_load_383 = load i11 %out_pool_addr_20" [../src/matmul.cpp:94]   --->   Operation 6869 'load' 'out_pool_load_383' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 784 <SV = 782> <Delay = 4.70>
ST_784 : Operation 6870 [1/2] (1.35ns)   --->   "%out_pool_load_383 = load i11 %out_pool_addr_20" [../src/matmul.cpp:94]   --->   Operation 6870 'load' 'out_pool_load_383' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_784 : Operation 6871 [1/1] (0.00ns)   --->   "%bitcast_ln94_385 = bitcast i32 %out_pool_load_383" [../src/matmul.cpp:94]   --->   Operation 6871 'bitcast' 'bitcast_ln94_385' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 6872 [1/1] (0.00ns)   --->   "%tmp_769 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_385, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6872 'partselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 6873 [1/1] (0.00ns)   --->   "%trunc_ln94_385 = trunc i32 %bitcast_ln94_385" [../src/matmul.cpp:94]   --->   Operation 6873 'trunc' 'trunc_ln94_385' <Predicate = true> <Delay = 0.00>
ST_784 : Operation 6874 [1/1] (0.85ns)   --->   "%icmp_ln94_770 = icmp_ne  i8 %tmp_769, i8 255" [../src/matmul.cpp:94]   --->   Operation 6874 'icmp' 'icmp_ln94_770' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 6875 [1/1] (0.97ns)   --->   "%icmp_ln94_771 = icmp_eq  i23 %trunc_ln94_385, i23 0" [../src/matmul.cpp:94]   --->   Operation 6875 'icmp' 'icmp_ln94_771' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 6876 [2/2] (3.34ns)   --->   "%tmp_770 = fcmp_olt  i32 %out_pool_load_383, i32 0" [../src/matmul.cpp:94]   --->   Operation 6876 'fcmp' 'tmp_770' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 783> <Delay = 5.03>
ST_785 : Operation 6877 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_385)   --->   "%or_ln94_385 = or i1 %icmp_ln94_771, i1 %icmp_ln94_770" [../src/matmul.cpp:94]   --->   Operation 6877 'or' 'or_ln94_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 6878 [1/2] (3.34ns)   --->   "%tmp_770 = fcmp_olt  i32 %out_pool_load_383, i32 0" [../src/matmul.cpp:94]   --->   Operation 6878 'fcmp' 'tmp_770' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 6879 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_385 = and i1 %or_ln94_385, i1 %tmp_770" [../src/matmul.cpp:94]   --->   Operation 6879 'and' 'and_ln94_385' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 6880 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_385, void %._crit_edge96, void" [../src/matmul.cpp:94]   --->   Operation 6880 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 6881 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_20" [../src/matmul.cpp:95]   --->   Operation 6881 'store' 'store_ln95' <Predicate = (and_ln94_385)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_785 : Operation 6882 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge96" [../src/matmul.cpp:95]   --->   Operation 6882 'br' 'br_ln95' <Predicate = (and_ln94_385)> <Delay = 0.00>
ST_785 : Operation 6883 [2/2] (1.35ns)   --->   "%out_pool_load_384 = load i11 %out_pool_addr_21" [../src/matmul.cpp:94]   --->   Operation 6883 'load' 'out_pool_load_384' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 786 <SV = 784> <Delay = 4.70>
ST_786 : Operation 6884 [1/2] (1.35ns)   --->   "%out_pool_load_384 = load i11 %out_pool_addr_21" [../src/matmul.cpp:94]   --->   Operation 6884 'load' 'out_pool_load_384' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_786 : Operation 6885 [1/1] (0.00ns)   --->   "%bitcast_ln94_386 = bitcast i32 %out_pool_load_384" [../src/matmul.cpp:94]   --->   Operation 6885 'bitcast' 'bitcast_ln94_386' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 6886 [1/1] (0.00ns)   --->   "%tmp_771 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_386, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6886 'partselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 6887 [1/1] (0.00ns)   --->   "%trunc_ln94_386 = trunc i32 %bitcast_ln94_386" [../src/matmul.cpp:94]   --->   Operation 6887 'trunc' 'trunc_ln94_386' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 6888 [1/1] (0.85ns)   --->   "%icmp_ln94_772 = icmp_ne  i8 %tmp_771, i8 255" [../src/matmul.cpp:94]   --->   Operation 6888 'icmp' 'icmp_ln94_772' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 6889 [1/1] (0.97ns)   --->   "%icmp_ln94_773 = icmp_eq  i23 %trunc_ln94_386, i23 0" [../src/matmul.cpp:94]   --->   Operation 6889 'icmp' 'icmp_ln94_773' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 6890 [2/2] (3.34ns)   --->   "%tmp_772 = fcmp_olt  i32 %out_pool_load_384, i32 0" [../src/matmul.cpp:94]   --->   Operation 6890 'fcmp' 'tmp_772' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 785> <Delay = 5.03>
ST_787 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_386)   --->   "%or_ln94_386 = or i1 %icmp_ln94_773, i1 %icmp_ln94_772" [../src/matmul.cpp:94]   --->   Operation 6891 'or' 'or_ln94_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 6892 [1/2] (3.34ns)   --->   "%tmp_772 = fcmp_olt  i32 %out_pool_load_384, i32 0" [../src/matmul.cpp:94]   --->   Operation 6892 'fcmp' 'tmp_772' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 6893 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_386 = and i1 %or_ln94_386, i1 %tmp_772" [../src/matmul.cpp:94]   --->   Operation 6893 'and' 'and_ln94_386' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 6894 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_386, void %._crit_edge97, void" [../src/matmul.cpp:94]   --->   Operation 6894 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_787 : Operation 6895 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_21" [../src/matmul.cpp:95]   --->   Operation 6895 'store' 'store_ln95' <Predicate = (and_ln94_386)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_787 : Operation 6896 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge97" [../src/matmul.cpp:95]   --->   Operation 6896 'br' 'br_ln95' <Predicate = (and_ln94_386)> <Delay = 0.00>
ST_787 : Operation 6897 [2/2] (1.35ns)   --->   "%out_pool_load_385 = load i11 %out_pool_addr_22" [../src/matmul.cpp:94]   --->   Operation 6897 'load' 'out_pool_load_385' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 788 <SV = 786> <Delay = 4.70>
ST_788 : Operation 6898 [1/2] (1.35ns)   --->   "%out_pool_load_385 = load i11 %out_pool_addr_22" [../src/matmul.cpp:94]   --->   Operation 6898 'load' 'out_pool_load_385' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_788 : Operation 6899 [1/1] (0.00ns)   --->   "%bitcast_ln94_387 = bitcast i32 %out_pool_load_385" [../src/matmul.cpp:94]   --->   Operation 6899 'bitcast' 'bitcast_ln94_387' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6900 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_387, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6900 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6901 [1/1] (0.00ns)   --->   "%trunc_ln94_387 = trunc i32 %bitcast_ln94_387" [../src/matmul.cpp:94]   --->   Operation 6901 'trunc' 'trunc_ln94_387' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6902 [1/1] (0.85ns)   --->   "%icmp_ln94_774 = icmp_ne  i8 %tmp_773, i8 255" [../src/matmul.cpp:94]   --->   Operation 6902 'icmp' 'icmp_ln94_774' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6903 [1/1] (0.97ns)   --->   "%icmp_ln94_775 = icmp_eq  i23 %trunc_ln94_387, i23 0" [../src/matmul.cpp:94]   --->   Operation 6903 'icmp' 'icmp_ln94_775' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6904 [2/2] (3.34ns)   --->   "%tmp_774 = fcmp_olt  i32 %out_pool_load_385, i32 0" [../src/matmul.cpp:94]   --->   Operation 6904 'fcmp' 'tmp_774' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 787> <Delay = 5.03>
ST_789 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_387)   --->   "%or_ln94_387 = or i1 %icmp_ln94_775, i1 %icmp_ln94_774" [../src/matmul.cpp:94]   --->   Operation 6905 'or' 'or_ln94_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6906 [1/2] (3.34ns)   --->   "%tmp_774 = fcmp_olt  i32 %out_pool_load_385, i32 0" [../src/matmul.cpp:94]   --->   Operation 6906 'fcmp' 'tmp_774' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6907 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_387 = and i1 %or_ln94_387, i1 %tmp_774" [../src/matmul.cpp:94]   --->   Operation 6907 'and' 'and_ln94_387' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6908 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_387, void %._crit_edge98, void" [../src/matmul.cpp:94]   --->   Operation 6908 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 6909 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_22" [../src/matmul.cpp:95]   --->   Operation 6909 'store' 'store_ln95' <Predicate = (and_ln94_387)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_789 : Operation 6910 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge98" [../src/matmul.cpp:95]   --->   Operation 6910 'br' 'br_ln95' <Predicate = (and_ln94_387)> <Delay = 0.00>
ST_789 : Operation 6911 [2/2] (1.35ns)   --->   "%out_pool_load_386 = load i11 %out_pool_addr_23" [../src/matmul.cpp:94]   --->   Operation 6911 'load' 'out_pool_load_386' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 790 <SV = 788> <Delay = 4.70>
ST_790 : Operation 6912 [1/2] (1.35ns)   --->   "%out_pool_load_386 = load i11 %out_pool_addr_23" [../src/matmul.cpp:94]   --->   Operation 6912 'load' 'out_pool_load_386' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_790 : Operation 6913 [1/1] (0.00ns)   --->   "%bitcast_ln94_388 = bitcast i32 %out_pool_load_386" [../src/matmul.cpp:94]   --->   Operation 6913 'bitcast' 'bitcast_ln94_388' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 6914 [1/1] (0.00ns)   --->   "%tmp_775 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_388, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6914 'partselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 6915 [1/1] (0.00ns)   --->   "%trunc_ln94_388 = trunc i32 %bitcast_ln94_388" [../src/matmul.cpp:94]   --->   Operation 6915 'trunc' 'trunc_ln94_388' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 6916 [1/1] (0.85ns)   --->   "%icmp_ln94_776 = icmp_ne  i8 %tmp_775, i8 255" [../src/matmul.cpp:94]   --->   Operation 6916 'icmp' 'icmp_ln94_776' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 6917 [1/1] (0.97ns)   --->   "%icmp_ln94_777 = icmp_eq  i23 %trunc_ln94_388, i23 0" [../src/matmul.cpp:94]   --->   Operation 6917 'icmp' 'icmp_ln94_777' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 6918 [2/2] (3.34ns)   --->   "%tmp_776 = fcmp_olt  i32 %out_pool_load_386, i32 0" [../src/matmul.cpp:94]   --->   Operation 6918 'fcmp' 'tmp_776' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 789> <Delay = 5.03>
ST_791 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_388)   --->   "%or_ln94_388 = or i1 %icmp_ln94_777, i1 %icmp_ln94_776" [../src/matmul.cpp:94]   --->   Operation 6919 'or' 'or_ln94_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 6920 [1/2] (3.34ns)   --->   "%tmp_776 = fcmp_olt  i32 %out_pool_load_386, i32 0" [../src/matmul.cpp:94]   --->   Operation 6920 'fcmp' 'tmp_776' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 6921 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_388 = and i1 %or_ln94_388, i1 %tmp_776" [../src/matmul.cpp:94]   --->   Operation 6921 'and' 'and_ln94_388' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 6922 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_388, void %._crit_edge99, void" [../src/matmul.cpp:94]   --->   Operation 6922 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_791 : Operation 6923 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_23" [../src/matmul.cpp:95]   --->   Operation 6923 'store' 'store_ln95' <Predicate = (and_ln94_388)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_791 : Operation 6924 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge99" [../src/matmul.cpp:95]   --->   Operation 6924 'br' 'br_ln95' <Predicate = (and_ln94_388)> <Delay = 0.00>
ST_791 : Operation 6925 [2/2] (1.35ns)   --->   "%out_pool_load_387 = load i11 %out_pool_addr_24" [../src/matmul.cpp:94]   --->   Operation 6925 'load' 'out_pool_load_387' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 792 <SV = 790> <Delay = 4.70>
ST_792 : Operation 6926 [1/2] (1.35ns)   --->   "%out_pool_load_387 = load i11 %out_pool_addr_24" [../src/matmul.cpp:94]   --->   Operation 6926 'load' 'out_pool_load_387' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_792 : Operation 6927 [1/1] (0.00ns)   --->   "%bitcast_ln94_389 = bitcast i32 %out_pool_load_387" [../src/matmul.cpp:94]   --->   Operation 6927 'bitcast' 'bitcast_ln94_389' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 6928 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_389, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6928 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 6929 [1/1] (0.00ns)   --->   "%trunc_ln94_389 = trunc i32 %bitcast_ln94_389" [../src/matmul.cpp:94]   --->   Operation 6929 'trunc' 'trunc_ln94_389' <Predicate = true> <Delay = 0.00>
ST_792 : Operation 6930 [1/1] (0.85ns)   --->   "%icmp_ln94_778 = icmp_ne  i8 %tmp_777, i8 255" [../src/matmul.cpp:94]   --->   Operation 6930 'icmp' 'icmp_ln94_778' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 6931 [1/1] (0.97ns)   --->   "%icmp_ln94_779 = icmp_eq  i23 %trunc_ln94_389, i23 0" [../src/matmul.cpp:94]   --->   Operation 6931 'icmp' 'icmp_ln94_779' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 6932 [2/2] (3.34ns)   --->   "%tmp_778 = fcmp_olt  i32 %out_pool_load_387, i32 0" [../src/matmul.cpp:94]   --->   Operation 6932 'fcmp' 'tmp_778' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 791> <Delay = 5.03>
ST_793 : Operation 6933 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_389)   --->   "%or_ln94_389 = or i1 %icmp_ln94_779, i1 %icmp_ln94_778" [../src/matmul.cpp:94]   --->   Operation 6933 'or' 'or_ln94_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 6934 [1/2] (3.34ns)   --->   "%tmp_778 = fcmp_olt  i32 %out_pool_load_387, i32 0" [../src/matmul.cpp:94]   --->   Operation 6934 'fcmp' 'tmp_778' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 6935 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_389 = and i1 %or_ln94_389, i1 %tmp_778" [../src/matmul.cpp:94]   --->   Operation 6935 'and' 'and_ln94_389' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 6936 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_389, void %._crit_edge100, void" [../src/matmul.cpp:94]   --->   Operation 6936 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 6937 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_24" [../src/matmul.cpp:95]   --->   Operation 6937 'store' 'store_ln95' <Predicate = (and_ln94_389)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_793 : Operation 6938 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge100" [../src/matmul.cpp:95]   --->   Operation 6938 'br' 'br_ln95' <Predicate = (and_ln94_389)> <Delay = 0.00>
ST_793 : Operation 6939 [2/2] (1.35ns)   --->   "%out_pool_load_388 = load i11 %out_pool_addr_25" [../src/matmul.cpp:94]   --->   Operation 6939 'load' 'out_pool_load_388' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 794 <SV = 792> <Delay = 4.70>
ST_794 : Operation 6940 [1/2] (1.35ns)   --->   "%out_pool_load_388 = load i11 %out_pool_addr_25" [../src/matmul.cpp:94]   --->   Operation 6940 'load' 'out_pool_load_388' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_794 : Operation 6941 [1/1] (0.00ns)   --->   "%bitcast_ln94_390 = bitcast i32 %out_pool_load_388" [../src/matmul.cpp:94]   --->   Operation 6941 'bitcast' 'bitcast_ln94_390' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6942 [1/1] (0.00ns)   --->   "%tmp_779 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_390, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6942 'partselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6943 [1/1] (0.00ns)   --->   "%trunc_ln94_390 = trunc i32 %bitcast_ln94_390" [../src/matmul.cpp:94]   --->   Operation 6943 'trunc' 'trunc_ln94_390' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 6944 [1/1] (0.85ns)   --->   "%icmp_ln94_780 = icmp_ne  i8 %tmp_779, i8 255" [../src/matmul.cpp:94]   --->   Operation 6944 'icmp' 'icmp_ln94_780' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6945 [1/1] (0.97ns)   --->   "%icmp_ln94_781 = icmp_eq  i23 %trunc_ln94_390, i23 0" [../src/matmul.cpp:94]   --->   Operation 6945 'icmp' 'icmp_ln94_781' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 6946 [2/2] (3.34ns)   --->   "%tmp_780 = fcmp_olt  i32 %out_pool_load_388, i32 0" [../src/matmul.cpp:94]   --->   Operation 6946 'fcmp' 'tmp_780' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 795 <SV = 793> <Delay = 5.03>
ST_795 : Operation 6947 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_390)   --->   "%or_ln94_390 = or i1 %icmp_ln94_781, i1 %icmp_ln94_780" [../src/matmul.cpp:94]   --->   Operation 6947 'or' 'or_ln94_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6948 [1/2] (3.34ns)   --->   "%tmp_780 = fcmp_olt  i32 %out_pool_load_388, i32 0" [../src/matmul.cpp:94]   --->   Operation 6948 'fcmp' 'tmp_780' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6949 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_390 = and i1 %or_ln94_390, i1 %tmp_780" [../src/matmul.cpp:94]   --->   Operation 6949 'and' 'and_ln94_390' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 6950 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_390, void %._crit_edge101, void" [../src/matmul.cpp:94]   --->   Operation 6950 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 6951 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_25" [../src/matmul.cpp:95]   --->   Operation 6951 'store' 'store_ln95' <Predicate = (and_ln94_390)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_795 : Operation 6952 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge101" [../src/matmul.cpp:95]   --->   Operation 6952 'br' 'br_ln95' <Predicate = (and_ln94_390)> <Delay = 0.00>
ST_795 : Operation 6953 [2/2] (1.35ns)   --->   "%out_pool_load_389 = load i11 %out_pool_addr_26" [../src/matmul.cpp:94]   --->   Operation 6953 'load' 'out_pool_load_389' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 796 <SV = 794> <Delay = 4.70>
ST_796 : Operation 6954 [1/2] (1.35ns)   --->   "%out_pool_load_389 = load i11 %out_pool_addr_26" [../src/matmul.cpp:94]   --->   Operation 6954 'load' 'out_pool_load_389' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_796 : Operation 6955 [1/1] (0.00ns)   --->   "%bitcast_ln94_391 = bitcast i32 %out_pool_load_389" [../src/matmul.cpp:94]   --->   Operation 6955 'bitcast' 'bitcast_ln94_391' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6956 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_391, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6956 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6957 [1/1] (0.00ns)   --->   "%trunc_ln94_391 = trunc i32 %bitcast_ln94_391" [../src/matmul.cpp:94]   --->   Operation 6957 'trunc' 'trunc_ln94_391' <Predicate = true> <Delay = 0.00>
ST_796 : Operation 6958 [1/1] (0.85ns)   --->   "%icmp_ln94_782 = icmp_ne  i8 %tmp_781, i8 255" [../src/matmul.cpp:94]   --->   Operation 6958 'icmp' 'icmp_ln94_782' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6959 [1/1] (0.97ns)   --->   "%icmp_ln94_783 = icmp_eq  i23 %trunc_ln94_391, i23 0" [../src/matmul.cpp:94]   --->   Operation 6959 'icmp' 'icmp_ln94_783' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 6960 [2/2] (3.34ns)   --->   "%tmp_782 = fcmp_olt  i32 %out_pool_load_389, i32 0" [../src/matmul.cpp:94]   --->   Operation 6960 'fcmp' 'tmp_782' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 795> <Delay = 5.03>
ST_797 : Operation 6961 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_391)   --->   "%or_ln94_391 = or i1 %icmp_ln94_783, i1 %icmp_ln94_782" [../src/matmul.cpp:94]   --->   Operation 6961 'or' 'or_ln94_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6962 [1/2] (3.34ns)   --->   "%tmp_782 = fcmp_olt  i32 %out_pool_load_389, i32 0" [../src/matmul.cpp:94]   --->   Operation 6962 'fcmp' 'tmp_782' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6963 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_391 = and i1 %or_ln94_391, i1 %tmp_782" [../src/matmul.cpp:94]   --->   Operation 6963 'and' 'and_ln94_391' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 6964 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_391, void %._crit_edge102, void" [../src/matmul.cpp:94]   --->   Operation 6964 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 6965 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_26" [../src/matmul.cpp:95]   --->   Operation 6965 'store' 'store_ln95' <Predicate = (and_ln94_391)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_797 : Operation 6966 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge102" [../src/matmul.cpp:95]   --->   Operation 6966 'br' 'br_ln95' <Predicate = (and_ln94_391)> <Delay = 0.00>
ST_797 : Operation 6967 [2/2] (1.35ns)   --->   "%out_pool_load_390 = load i11 %out_pool_addr_27" [../src/matmul.cpp:94]   --->   Operation 6967 'load' 'out_pool_load_390' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 798 <SV = 796> <Delay = 4.70>
ST_798 : Operation 6968 [1/2] (1.35ns)   --->   "%out_pool_load_390 = load i11 %out_pool_addr_27" [../src/matmul.cpp:94]   --->   Operation 6968 'load' 'out_pool_load_390' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_798 : Operation 6969 [1/1] (0.00ns)   --->   "%bitcast_ln94_392 = bitcast i32 %out_pool_load_390" [../src/matmul.cpp:94]   --->   Operation 6969 'bitcast' 'bitcast_ln94_392' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6970 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_392, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6970 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6971 [1/1] (0.00ns)   --->   "%trunc_ln94_392 = trunc i32 %bitcast_ln94_392" [../src/matmul.cpp:94]   --->   Operation 6971 'trunc' 'trunc_ln94_392' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 6972 [1/1] (0.85ns)   --->   "%icmp_ln94_784 = icmp_ne  i8 %tmp_783, i8 255" [../src/matmul.cpp:94]   --->   Operation 6972 'icmp' 'icmp_ln94_784' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6973 [1/1] (0.97ns)   --->   "%icmp_ln94_785 = icmp_eq  i23 %trunc_ln94_392, i23 0" [../src/matmul.cpp:94]   --->   Operation 6973 'icmp' 'icmp_ln94_785' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 6974 [2/2] (3.34ns)   --->   "%tmp_784 = fcmp_olt  i32 %out_pool_load_390, i32 0" [../src/matmul.cpp:94]   --->   Operation 6974 'fcmp' 'tmp_784' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 799 <SV = 797> <Delay = 5.03>
ST_799 : Operation 6975 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_392)   --->   "%or_ln94_392 = or i1 %icmp_ln94_785, i1 %icmp_ln94_784" [../src/matmul.cpp:94]   --->   Operation 6975 'or' 'or_ln94_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6976 [1/2] (3.34ns)   --->   "%tmp_784 = fcmp_olt  i32 %out_pool_load_390, i32 0" [../src/matmul.cpp:94]   --->   Operation 6976 'fcmp' 'tmp_784' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6977 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_392 = and i1 %or_ln94_392, i1 %tmp_784" [../src/matmul.cpp:94]   --->   Operation 6977 'and' 'and_ln94_392' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 6978 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_392, void %._crit_edge103, void" [../src/matmul.cpp:94]   --->   Operation 6978 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_799 : Operation 6979 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_27" [../src/matmul.cpp:95]   --->   Operation 6979 'store' 'store_ln95' <Predicate = (and_ln94_392)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_799 : Operation 6980 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge103" [../src/matmul.cpp:95]   --->   Operation 6980 'br' 'br_ln95' <Predicate = (and_ln94_392)> <Delay = 0.00>
ST_799 : Operation 6981 [2/2] (1.35ns)   --->   "%out_pool_load_391 = load i11 %out_pool_addr_28" [../src/matmul.cpp:94]   --->   Operation 6981 'load' 'out_pool_load_391' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 800 <SV = 798> <Delay = 4.70>
ST_800 : Operation 6982 [1/2] (1.35ns)   --->   "%out_pool_load_391 = load i11 %out_pool_addr_28" [../src/matmul.cpp:94]   --->   Operation 6982 'load' 'out_pool_load_391' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_800 : Operation 6983 [1/1] (0.00ns)   --->   "%bitcast_ln94_393 = bitcast i32 %out_pool_load_391" [../src/matmul.cpp:94]   --->   Operation 6983 'bitcast' 'bitcast_ln94_393' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6984 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_393, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6984 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6985 [1/1] (0.00ns)   --->   "%trunc_ln94_393 = trunc i32 %bitcast_ln94_393" [../src/matmul.cpp:94]   --->   Operation 6985 'trunc' 'trunc_ln94_393' <Predicate = true> <Delay = 0.00>
ST_800 : Operation 6986 [1/1] (0.85ns)   --->   "%icmp_ln94_786 = icmp_ne  i8 %tmp_785, i8 255" [../src/matmul.cpp:94]   --->   Operation 6986 'icmp' 'icmp_ln94_786' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6987 [1/1] (0.97ns)   --->   "%icmp_ln94_787 = icmp_eq  i23 %trunc_ln94_393, i23 0" [../src/matmul.cpp:94]   --->   Operation 6987 'icmp' 'icmp_ln94_787' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 6988 [2/2] (3.34ns)   --->   "%tmp_786 = fcmp_olt  i32 %out_pool_load_391, i32 0" [../src/matmul.cpp:94]   --->   Operation 6988 'fcmp' 'tmp_786' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 799> <Delay = 5.03>
ST_801 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_393)   --->   "%or_ln94_393 = or i1 %icmp_ln94_787, i1 %icmp_ln94_786" [../src/matmul.cpp:94]   --->   Operation 6989 'or' 'or_ln94_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6990 [1/2] (3.34ns)   --->   "%tmp_786 = fcmp_olt  i32 %out_pool_load_391, i32 0" [../src/matmul.cpp:94]   --->   Operation 6990 'fcmp' 'tmp_786' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6991 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_393 = and i1 %or_ln94_393, i1 %tmp_786" [../src/matmul.cpp:94]   --->   Operation 6991 'and' 'and_ln94_393' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 6992 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_393, void %._crit_edge104, void" [../src/matmul.cpp:94]   --->   Operation 6992 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 6993 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_28" [../src/matmul.cpp:95]   --->   Operation 6993 'store' 'store_ln95' <Predicate = (and_ln94_393)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_801 : Operation 6994 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge104" [../src/matmul.cpp:95]   --->   Operation 6994 'br' 'br_ln95' <Predicate = (and_ln94_393)> <Delay = 0.00>
ST_801 : Operation 6995 [2/2] (1.35ns)   --->   "%out_pool_load_392 = load i11 %out_pool_addr_29" [../src/matmul.cpp:94]   --->   Operation 6995 'load' 'out_pool_load_392' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 802 <SV = 800> <Delay = 4.70>
ST_802 : Operation 6996 [1/2] (1.35ns)   --->   "%out_pool_load_392 = load i11 %out_pool_addr_29" [../src/matmul.cpp:94]   --->   Operation 6996 'load' 'out_pool_load_392' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_802 : Operation 6997 [1/1] (0.00ns)   --->   "%bitcast_ln94_394 = bitcast i32 %out_pool_load_392" [../src/matmul.cpp:94]   --->   Operation 6997 'bitcast' 'bitcast_ln94_394' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6998 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_394, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 6998 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 6999 [1/1] (0.00ns)   --->   "%trunc_ln94_394 = trunc i32 %bitcast_ln94_394" [../src/matmul.cpp:94]   --->   Operation 6999 'trunc' 'trunc_ln94_394' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 7000 [1/1] (0.85ns)   --->   "%icmp_ln94_788 = icmp_ne  i8 %tmp_787, i8 255" [../src/matmul.cpp:94]   --->   Operation 7000 'icmp' 'icmp_ln94_788' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 7001 [1/1] (0.97ns)   --->   "%icmp_ln94_789 = icmp_eq  i23 %trunc_ln94_394, i23 0" [../src/matmul.cpp:94]   --->   Operation 7001 'icmp' 'icmp_ln94_789' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 7002 [2/2] (3.34ns)   --->   "%tmp_788 = fcmp_olt  i32 %out_pool_load_392, i32 0" [../src/matmul.cpp:94]   --->   Operation 7002 'fcmp' 'tmp_788' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 803 <SV = 801> <Delay = 5.03>
ST_803 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_394)   --->   "%or_ln94_394 = or i1 %icmp_ln94_789, i1 %icmp_ln94_788" [../src/matmul.cpp:94]   --->   Operation 7003 'or' 'or_ln94_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 7004 [1/2] (3.34ns)   --->   "%tmp_788 = fcmp_olt  i32 %out_pool_load_392, i32 0" [../src/matmul.cpp:94]   --->   Operation 7004 'fcmp' 'tmp_788' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 7005 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_394 = and i1 %or_ln94_394, i1 %tmp_788" [../src/matmul.cpp:94]   --->   Operation 7005 'and' 'and_ln94_394' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 7006 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_394, void %._crit_edge105, void" [../src/matmul.cpp:94]   --->   Operation 7006 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 7007 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_29" [../src/matmul.cpp:95]   --->   Operation 7007 'store' 'store_ln95' <Predicate = (and_ln94_394)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_803 : Operation 7008 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge105" [../src/matmul.cpp:95]   --->   Operation 7008 'br' 'br_ln95' <Predicate = (and_ln94_394)> <Delay = 0.00>
ST_803 : Operation 7009 [2/2] (1.35ns)   --->   "%out_pool_load_393 = load i11 %out_pool_addr_30" [../src/matmul.cpp:94]   --->   Operation 7009 'load' 'out_pool_load_393' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 804 <SV = 802> <Delay = 4.70>
ST_804 : Operation 7010 [1/2] (1.35ns)   --->   "%out_pool_load_393 = load i11 %out_pool_addr_30" [../src/matmul.cpp:94]   --->   Operation 7010 'load' 'out_pool_load_393' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_804 : Operation 7011 [1/1] (0.00ns)   --->   "%bitcast_ln94_395 = bitcast i32 %out_pool_load_393" [../src/matmul.cpp:94]   --->   Operation 7011 'bitcast' 'bitcast_ln94_395' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 7012 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_395, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7012 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 7013 [1/1] (0.00ns)   --->   "%trunc_ln94_395 = trunc i32 %bitcast_ln94_395" [../src/matmul.cpp:94]   --->   Operation 7013 'trunc' 'trunc_ln94_395' <Predicate = true> <Delay = 0.00>
ST_804 : Operation 7014 [1/1] (0.85ns)   --->   "%icmp_ln94_790 = icmp_ne  i8 %tmp_789, i8 255" [../src/matmul.cpp:94]   --->   Operation 7014 'icmp' 'icmp_ln94_790' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 7015 [1/1] (0.97ns)   --->   "%icmp_ln94_791 = icmp_eq  i23 %trunc_ln94_395, i23 0" [../src/matmul.cpp:94]   --->   Operation 7015 'icmp' 'icmp_ln94_791' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 7016 [2/2] (3.34ns)   --->   "%tmp_790 = fcmp_olt  i32 %out_pool_load_393, i32 0" [../src/matmul.cpp:94]   --->   Operation 7016 'fcmp' 'tmp_790' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 803> <Delay = 5.03>
ST_805 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_395)   --->   "%or_ln94_395 = or i1 %icmp_ln94_791, i1 %icmp_ln94_790" [../src/matmul.cpp:94]   --->   Operation 7017 'or' 'or_ln94_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 7018 [1/2] (3.34ns)   --->   "%tmp_790 = fcmp_olt  i32 %out_pool_load_393, i32 0" [../src/matmul.cpp:94]   --->   Operation 7018 'fcmp' 'tmp_790' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 7019 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_395 = and i1 %or_ln94_395, i1 %tmp_790" [../src/matmul.cpp:94]   --->   Operation 7019 'and' 'and_ln94_395' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 7020 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_395, void %._crit_edge106, void" [../src/matmul.cpp:94]   --->   Operation 7020 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 7021 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_30" [../src/matmul.cpp:95]   --->   Operation 7021 'store' 'store_ln95' <Predicate = (and_ln94_395)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_805 : Operation 7022 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge106" [../src/matmul.cpp:95]   --->   Operation 7022 'br' 'br_ln95' <Predicate = (and_ln94_395)> <Delay = 0.00>
ST_805 : Operation 7023 [2/2] (1.35ns)   --->   "%out_pool_load_394 = load i11 %out_pool_addr_31" [../src/matmul.cpp:94]   --->   Operation 7023 'load' 'out_pool_load_394' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 806 <SV = 804> <Delay = 4.70>
ST_806 : Operation 7024 [1/2] (1.35ns)   --->   "%out_pool_load_394 = load i11 %out_pool_addr_31" [../src/matmul.cpp:94]   --->   Operation 7024 'load' 'out_pool_load_394' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_806 : Operation 7025 [1/1] (0.00ns)   --->   "%bitcast_ln94_396 = bitcast i32 %out_pool_load_394" [../src/matmul.cpp:94]   --->   Operation 7025 'bitcast' 'bitcast_ln94_396' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 7026 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_396, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7026 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 7027 [1/1] (0.00ns)   --->   "%trunc_ln94_396 = trunc i32 %bitcast_ln94_396" [../src/matmul.cpp:94]   --->   Operation 7027 'trunc' 'trunc_ln94_396' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 7028 [1/1] (0.85ns)   --->   "%icmp_ln94_792 = icmp_ne  i8 %tmp_791, i8 255" [../src/matmul.cpp:94]   --->   Operation 7028 'icmp' 'icmp_ln94_792' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 7029 [1/1] (0.97ns)   --->   "%icmp_ln94_793 = icmp_eq  i23 %trunc_ln94_396, i23 0" [../src/matmul.cpp:94]   --->   Operation 7029 'icmp' 'icmp_ln94_793' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 7030 [2/2] (3.34ns)   --->   "%tmp_792 = fcmp_olt  i32 %out_pool_load_394, i32 0" [../src/matmul.cpp:94]   --->   Operation 7030 'fcmp' 'tmp_792' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 807 <SV = 805> <Delay = 5.03>
ST_807 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_396)   --->   "%or_ln94_396 = or i1 %icmp_ln94_793, i1 %icmp_ln94_792" [../src/matmul.cpp:94]   --->   Operation 7031 'or' 'or_ln94_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 7032 [1/2] (3.34ns)   --->   "%tmp_792 = fcmp_olt  i32 %out_pool_load_394, i32 0" [../src/matmul.cpp:94]   --->   Operation 7032 'fcmp' 'tmp_792' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 7033 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_396 = and i1 %or_ln94_396, i1 %tmp_792" [../src/matmul.cpp:94]   --->   Operation 7033 'and' 'and_ln94_396' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 7034 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_396, void %._crit_edge107, void" [../src/matmul.cpp:94]   --->   Operation 7034 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_807 : Operation 7035 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_31" [../src/matmul.cpp:95]   --->   Operation 7035 'store' 'store_ln95' <Predicate = (and_ln94_396)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_807 : Operation 7036 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge107" [../src/matmul.cpp:95]   --->   Operation 7036 'br' 'br_ln95' <Predicate = (and_ln94_396)> <Delay = 0.00>
ST_807 : Operation 7037 [2/2] (1.35ns)   --->   "%out_pool_load_395 = load i11 %out_pool_addr_32" [../src/matmul.cpp:94]   --->   Operation 7037 'load' 'out_pool_load_395' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 808 <SV = 806> <Delay = 4.70>
ST_808 : Operation 7038 [1/2] (1.35ns)   --->   "%out_pool_load_395 = load i11 %out_pool_addr_32" [../src/matmul.cpp:94]   --->   Operation 7038 'load' 'out_pool_load_395' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_808 : Operation 7039 [1/1] (0.00ns)   --->   "%bitcast_ln94_397 = bitcast i32 %out_pool_load_395" [../src/matmul.cpp:94]   --->   Operation 7039 'bitcast' 'bitcast_ln94_397' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 7040 [1/1] (0.00ns)   --->   "%tmp_793 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_397, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7040 'partselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 7041 [1/1] (0.00ns)   --->   "%trunc_ln94_397 = trunc i32 %bitcast_ln94_397" [../src/matmul.cpp:94]   --->   Operation 7041 'trunc' 'trunc_ln94_397' <Predicate = true> <Delay = 0.00>
ST_808 : Operation 7042 [1/1] (0.85ns)   --->   "%icmp_ln94_794 = icmp_ne  i8 %tmp_793, i8 255" [../src/matmul.cpp:94]   --->   Operation 7042 'icmp' 'icmp_ln94_794' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 7043 [1/1] (0.97ns)   --->   "%icmp_ln94_795 = icmp_eq  i23 %trunc_ln94_397, i23 0" [../src/matmul.cpp:94]   --->   Operation 7043 'icmp' 'icmp_ln94_795' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 7044 [2/2] (3.34ns)   --->   "%tmp_794 = fcmp_olt  i32 %out_pool_load_395, i32 0" [../src/matmul.cpp:94]   --->   Operation 7044 'fcmp' 'tmp_794' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 807> <Delay = 5.03>
ST_809 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_397)   --->   "%or_ln94_397 = or i1 %icmp_ln94_795, i1 %icmp_ln94_794" [../src/matmul.cpp:94]   --->   Operation 7045 'or' 'or_ln94_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 7046 [1/2] (3.34ns)   --->   "%tmp_794 = fcmp_olt  i32 %out_pool_load_395, i32 0" [../src/matmul.cpp:94]   --->   Operation 7046 'fcmp' 'tmp_794' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 7047 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_397 = and i1 %or_ln94_397, i1 %tmp_794" [../src/matmul.cpp:94]   --->   Operation 7047 'and' 'and_ln94_397' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 7048 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_397, void %._crit_edge108, void" [../src/matmul.cpp:94]   --->   Operation 7048 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 7049 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_32" [../src/matmul.cpp:95]   --->   Operation 7049 'store' 'store_ln95' <Predicate = (and_ln94_397)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_809 : Operation 7050 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge108" [../src/matmul.cpp:95]   --->   Operation 7050 'br' 'br_ln95' <Predicate = (and_ln94_397)> <Delay = 0.00>
ST_809 : Operation 7051 [2/2] (1.35ns)   --->   "%out_pool_load_396 = load i11 %out_pool_addr_33" [../src/matmul.cpp:94]   --->   Operation 7051 'load' 'out_pool_load_396' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 810 <SV = 808> <Delay = 4.70>
ST_810 : Operation 7052 [1/2] (1.35ns)   --->   "%out_pool_load_396 = load i11 %out_pool_addr_33" [../src/matmul.cpp:94]   --->   Operation 7052 'load' 'out_pool_load_396' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_810 : Operation 7053 [1/1] (0.00ns)   --->   "%bitcast_ln94_398 = bitcast i32 %out_pool_load_396" [../src/matmul.cpp:94]   --->   Operation 7053 'bitcast' 'bitcast_ln94_398' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 7054 [1/1] (0.00ns)   --->   "%tmp_795 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_398, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7054 'partselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 7055 [1/1] (0.00ns)   --->   "%trunc_ln94_398 = trunc i32 %bitcast_ln94_398" [../src/matmul.cpp:94]   --->   Operation 7055 'trunc' 'trunc_ln94_398' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 7056 [1/1] (0.85ns)   --->   "%icmp_ln94_796 = icmp_ne  i8 %tmp_795, i8 255" [../src/matmul.cpp:94]   --->   Operation 7056 'icmp' 'icmp_ln94_796' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 7057 [1/1] (0.97ns)   --->   "%icmp_ln94_797 = icmp_eq  i23 %trunc_ln94_398, i23 0" [../src/matmul.cpp:94]   --->   Operation 7057 'icmp' 'icmp_ln94_797' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 7058 [2/2] (3.34ns)   --->   "%tmp_796 = fcmp_olt  i32 %out_pool_load_396, i32 0" [../src/matmul.cpp:94]   --->   Operation 7058 'fcmp' 'tmp_796' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 809> <Delay = 5.03>
ST_811 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_398)   --->   "%or_ln94_398 = or i1 %icmp_ln94_797, i1 %icmp_ln94_796" [../src/matmul.cpp:94]   --->   Operation 7059 'or' 'or_ln94_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 7060 [1/2] (3.34ns)   --->   "%tmp_796 = fcmp_olt  i32 %out_pool_load_396, i32 0" [../src/matmul.cpp:94]   --->   Operation 7060 'fcmp' 'tmp_796' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 7061 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_398 = and i1 %or_ln94_398, i1 %tmp_796" [../src/matmul.cpp:94]   --->   Operation 7061 'and' 'and_ln94_398' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 7062 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_398, void %._crit_edge109, void" [../src/matmul.cpp:94]   --->   Operation 7062 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 7063 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_33" [../src/matmul.cpp:95]   --->   Operation 7063 'store' 'store_ln95' <Predicate = (and_ln94_398)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_811 : Operation 7064 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge109" [../src/matmul.cpp:95]   --->   Operation 7064 'br' 'br_ln95' <Predicate = (and_ln94_398)> <Delay = 0.00>
ST_811 : Operation 7065 [2/2] (1.35ns)   --->   "%out_pool_load_397 = load i11 %out_pool_addr_34" [../src/matmul.cpp:94]   --->   Operation 7065 'load' 'out_pool_load_397' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 812 <SV = 810> <Delay = 4.70>
ST_812 : Operation 7066 [1/2] (1.35ns)   --->   "%out_pool_load_397 = load i11 %out_pool_addr_34" [../src/matmul.cpp:94]   --->   Operation 7066 'load' 'out_pool_load_397' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_812 : Operation 7067 [1/1] (0.00ns)   --->   "%bitcast_ln94_399 = bitcast i32 %out_pool_load_397" [../src/matmul.cpp:94]   --->   Operation 7067 'bitcast' 'bitcast_ln94_399' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 7068 [1/1] (0.00ns)   --->   "%tmp_797 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_399, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7068 'partselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 7069 [1/1] (0.00ns)   --->   "%trunc_ln94_399 = trunc i32 %bitcast_ln94_399" [../src/matmul.cpp:94]   --->   Operation 7069 'trunc' 'trunc_ln94_399' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 7070 [1/1] (0.85ns)   --->   "%icmp_ln94_798 = icmp_ne  i8 %tmp_797, i8 255" [../src/matmul.cpp:94]   --->   Operation 7070 'icmp' 'icmp_ln94_798' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 7071 [1/1] (0.97ns)   --->   "%icmp_ln94_799 = icmp_eq  i23 %trunc_ln94_399, i23 0" [../src/matmul.cpp:94]   --->   Operation 7071 'icmp' 'icmp_ln94_799' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 7072 [2/2] (3.34ns)   --->   "%tmp_798 = fcmp_olt  i32 %out_pool_load_397, i32 0" [../src/matmul.cpp:94]   --->   Operation 7072 'fcmp' 'tmp_798' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 811> <Delay = 5.03>
ST_813 : Operation 7073 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_399)   --->   "%or_ln94_399 = or i1 %icmp_ln94_799, i1 %icmp_ln94_798" [../src/matmul.cpp:94]   --->   Operation 7073 'or' 'or_ln94_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 7074 [1/2] (3.34ns)   --->   "%tmp_798 = fcmp_olt  i32 %out_pool_load_397, i32 0" [../src/matmul.cpp:94]   --->   Operation 7074 'fcmp' 'tmp_798' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 7075 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_399 = and i1 %or_ln94_399, i1 %tmp_798" [../src/matmul.cpp:94]   --->   Operation 7075 'and' 'and_ln94_399' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 7076 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_399, void %._crit_edge110, void" [../src/matmul.cpp:94]   --->   Operation 7076 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 7077 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_34" [../src/matmul.cpp:95]   --->   Operation 7077 'store' 'store_ln95' <Predicate = (and_ln94_399)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_813 : Operation 7078 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge110" [../src/matmul.cpp:95]   --->   Operation 7078 'br' 'br_ln95' <Predicate = (and_ln94_399)> <Delay = 0.00>
ST_813 : Operation 7079 [2/2] (1.35ns)   --->   "%out_pool_load_398 = load i11 %out_pool_addr_35" [../src/matmul.cpp:94]   --->   Operation 7079 'load' 'out_pool_load_398' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 814 <SV = 812> <Delay = 4.70>
ST_814 : Operation 7080 [1/2] (1.35ns)   --->   "%out_pool_load_398 = load i11 %out_pool_addr_35" [../src/matmul.cpp:94]   --->   Operation 7080 'load' 'out_pool_load_398' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_814 : Operation 7081 [1/1] (0.00ns)   --->   "%bitcast_ln94_400 = bitcast i32 %out_pool_load_398" [../src/matmul.cpp:94]   --->   Operation 7081 'bitcast' 'bitcast_ln94_400' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 7082 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_400, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7082 'partselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 7083 [1/1] (0.00ns)   --->   "%trunc_ln94_400 = trunc i32 %bitcast_ln94_400" [../src/matmul.cpp:94]   --->   Operation 7083 'trunc' 'trunc_ln94_400' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 7084 [1/1] (0.85ns)   --->   "%icmp_ln94_800 = icmp_ne  i8 %tmp_799, i8 255" [../src/matmul.cpp:94]   --->   Operation 7084 'icmp' 'icmp_ln94_800' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 7085 [1/1] (0.97ns)   --->   "%icmp_ln94_801 = icmp_eq  i23 %trunc_ln94_400, i23 0" [../src/matmul.cpp:94]   --->   Operation 7085 'icmp' 'icmp_ln94_801' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 7086 [2/2] (3.34ns)   --->   "%tmp_800 = fcmp_olt  i32 %out_pool_load_398, i32 0" [../src/matmul.cpp:94]   --->   Operation 7086 'fcmp' 'tmp_800' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 813> <Delay = 5.03>
ST_815 : Operation 7087 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_400)   --->   "%or_ln94_400 = or i1 %icmp_ln94_801, i1 %icmp_ln94_800" [../src/matmul.cpp:94]   --->   Operation 7087 'or' 'or_ln94_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 7088 [1/2] (3.34ns)   --->   "%tmp_800 = fcmp_olt  i32 %out_pool_load_398, i32 0" [../src/matmul.cpp:94]   --->   Operation 7088 'fcmp' 'tmp_800' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 7089 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_400 = and i1 %or_ln94_400, i1 %tmp_800" [../src/matmul.cpp:94]   --->   Operation 7089 'and' 'and_ln94_400' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 7090 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_400, void %._crit_edge111, void" [../src/matmul.cpp:94]   --->   Operation 7090 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_815 : Operation 7091 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_35" [../src/matmul.cpp:95]   --->   Operation 7091 'store' 'store_ln95' <Predicate = (and_ln94_400)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_815 : Operation 7092 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge111" [../src/matmul.cpp:95]   --->   Operation 7092 'br' 'br_ln95' <Predicate = (and_ln94_400)> <Delay = 0.00>
ST_815 : Operation 7093 [2/2] (1.35ns)   --->   "%out_pool_load_399 = load i11 %out_pool_addr_36" [../src/matmul.cpp:94]   --->   Operation 7093 'load' 'out_pool_load_399' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 816 <SV = 814> <Delay = 4.70>
ST_816 : Operation 7094 [1/2] (1.35ns)   --->   "%out_pool_load_399 = load i11 %out_pool_addr_36" [../src/matmul.cpp:94]   --->   Operation 7094 'load' 'out_pool_load_399' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_816 : Operation 7095 [1/1] (0.00ns)   --->   "%bitcast_ln94_401 = bitcast i32 %out_pool_load_399" [../src/matmul.cpp:94]   --->   Operation 7095 'bitcast' 'bitcast_ln94_401' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 7096 [1/1] (0.00ns)   --->   "%tmp_801 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_401, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7096 'partselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 7097 [1/1] (0.00ns)   --->   "%trunc_ln94_401 = trunc i32 %bitcast_ln94_401" [../src/matmul.cpp:94]   --->   Operation 7097 'trunc' 'trunc_ln94_401' <Predicate = true> <Delay = 0.00>
ST_816 : Operation 7098 [1/1] (0.85ns)   --->   "%icmp_ln94_802 = icmp_ne  i8 %tmp_801, i8 255" [../src/matmul.cpp:94]   --->   Operation 7098 'icmp' 'icmp_ln94_802' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 7099 [1/1] (0.97ns)   --->   "%icmp_ln94_803 = icmp_eq  i23 %trunc_ln94_401, i23 0" [../src/matmul.cpp:94]   --->   Operation 7099 'icmp' 'icmp_ln94_803' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 7100 [2/2] (3.34ns)   --->   "%tmp_802 = fcmp_olt  i32 %out_pool_load_399, i32 0" [../src/matmul.cpp:94]   --->   Operation 7100 'fcmp' 'tmp_802' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 815> <Delay = 5.03>
ST_817 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_401)   --->   "%or_ln94_401 = or i1 %icmp_ln94_803, i1 %icmp_ln94_802" [../src/matmul.cpp:94]   --->   Operation 7101 'or' 'or_ln94_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 7102 [1/2] (3.34ns)   --->   "%tmp_802 = fcmp_olt  i32 %out_pool_load_399, i32 0" [../src/matmul.cpp:94]   --->   Operation 7102 'fcmp' 'tmp_802' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 7103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_401 = and i1 %or_ln94_401, i1 %tmp_802" [../src/matmul.cpp:94]   --->   Operation 7103 'and' 'and_ln94_401' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 7104 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_401, void %._crit_edge112, void" [../src/matmul.cpp:94]   --->   Operation 7104 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 7105 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_36" [../src/matmul.cpp:95]   --->   Operation 7105 'store' 'store_ln95' <Predicate = (and_ln94_401)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_817 : Operation 7106 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge112" [../src/matmul.cpp:95]   --->   Operation 7106 'br' 'br_ln95' <Predicate = (and_ln94_401)> <Delay = 0.00>
ST_817 : Operation 7107 [2/2] (1.35ns)   --->   "%out_pool_load_400 = load i11 %out_pool_addr_37" [../src/matmul.cpp:94]   --->   Operation 7107 'load' 'out_pool_load_400' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 818 <SV = 816> <Delay = 4.70>
ST_818 : Operation 7108 [1/2] (1.35ns)   --->   "%out_pool_load_400 = load i11 %out_pool_addr_37" [../src/matmul.cpp:94]   --->   Operation 7108 'load' 'out_pool_load_400' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_818 : Operation 7109 [1/1] (0.00ns)   --->   "%bitcast_ln94_402 = bitcast i32 %out_pool_load_400" [../src/matmul.cpp:94]   --->   Operation 7109 'bitcast' 'bitcast_ln94_402' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 7110 [1/1] (0.00ns)   --->   "%tmp_803 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_402, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7110 'partselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 7111 [1/1] (0.00ns)   --->   "%trunc_ln94_402 = trunc i32 %bitcast_ln94_402" [../src/matmul.cpp:94]   --->   Operation 7111 'trunc' 'trunc_ln94_402' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 7112 [1/1] (0.85ns)   --->   "%icmp_ln94_804 = icmp_ne  i8 %tmp_803, i8 255" [../src/matmul.cpp:94]   --->   Operation 7112 'icmp' 'icmp_ln94_804' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 7113 [1/1] (0.97ns)   --->   "%icmp_ln94_805 = icmp_eq  i23 %trunc_ln94_402, i23 0" [../src/matmul.cpp:94]   --->   Operation 7113 'icmp' 'icmp_ln94_805' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 7114 [2/2] (3.34ns)   --->   "%tmp_804 = fcmp_olt  i32 %out_pool_load_400, i32 0" [../src/matmul.cpp:94]   --->   Operation 7114 'fcmp' 'tmp_804' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 819 <SV = 817> <Delay = 5.03>
ST_819 : Operation 7115 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_402)   --->   "%or_ln94_402 = or i1 %icmp_ln94_805, i1 %icmp_ln94_804" [../src/matmul.cpp:94]   --->   Operation 7115 'or' 'or_ln94_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 7116 [1/2] (3.34ns)   --->   "%tmp_804 = fcmp_olt  i32 %out_pool_load_400, i32 0" [../src/matmul.cpp:94]   --->   Operation 7116 'fcmp' 'tmp_804' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 7117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_402 = and i1 %or_ln94_402, i1 %tmp_804" [../src/matmul.cpp:94]   --->   Operation 7117 'and' 'and_ln94_402' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 7118 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_402, void %._crit_edge113, void" [../src/matmul.cpp:94]   --->   Operation 7118 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_819 : Operation 7119 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_37" [../src/matmul.cpp:95]   --->   Operation 7119 'store' 'store_ln95' <Predicate = (and_ln94_402)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_819 : Operation 7120 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge113" [../src/matmul.cpp:95]   --->   Operation 7120 'br' 'br_ln95' <Predicate = (and_ln94_402)> <Delay = 0.00>
ST_819 : Operation 7121 [2/2] (1.35ns)   --->   "%out_pool_load_401 = load i11 %out_pool_addr_38" [../src/matmul.cpp:94]   --->   Operation 7121 'load' 'out_pool_load_401' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 820 <SV = 818> <Delay = 4.70>
ST_820 : Operation 7122 [1/2] (1.35ns)   --->   "%out_pool_load_401 = load i11 %out_pool_addr_38" [../src/matmul.cpp:94]   --->   Operation 7122 'load' 'out_pool_load_401' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_820 : Operation 7123 [1/1] (0.00ns)   --->   "%bitcast_ln94_403 = bitcast i32 %out_pool_load_401" [../src/matmul.cpp:94]   --->   Operation 7123 'bitcast' 'bitcast_ln94_403' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 7124 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_403, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7124 'partselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 7125 [1/1] (0.00ns)   --->   "%trunc_ln94_403 = trunc i32 %bitcast_ln94_403" [../src/matmul.cpp:94]   --->   Operation 7125 'trunc' 'trunc_ln94_403' <Predicate = true> <Delay = 0.00>
ST_820 : Operation 7126 [1/1] (0.85ns)   --->   "%icmp_ln94_806 = icmp_ne  i8 %tmp_805, i8 255" [../src/matmul.cpp:94]   --->   Operation 7126 'icmp' 'icmp_ln94_806' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 7127 [1/1] (0.97ns)   --->   "%icmp_ln94_807 = icmp_eq  i23 %trunc_ln94_403, i23 0" [../src/matmul.cpp:94]   --->   Operation 7127 'icmp' 'icmp_ln94_807' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 7128 [2/2] (3.34ns)   --->   "%tmp_806 = fcmp_olt  i32 %out_pool_load_401, i32 0" [../src/matmul.cpp:94]   --->   Operation 7128 'fcmp' 'tmp_806' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 819> <Delay = 5.03>
ST_821 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_403)   --->   "%or_ln94_403 = or i1 %icmp_ln94_807, i1 %icmp_ln94_806" [../src/matmul.cpp:94]   --->   Operation 7129 'or' 'or_ln94_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 7130 [1/2] (3.34ns)   --->   "%tmp_806 = fcmp_olt  i32 %out_pool_load_401, i32 0" [../src/matmul.cpp:94]   --->   Operation 7130 'fcmp' 'tmp_806' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 7131 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_403 = and i1 %or_ln94_403, i1 %tmp_806" [../src/matmul.cpp:94]   --->   Operation 7131 'and' 'and_ln94_403' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 7132 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_403, void %._crit_edge114, void" [../src/matmul.cpp:94]   --->   Operation 7132 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 7133 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_38" [../src/matmul.cpp:95]   --->   Operation 7133 'store' 'store_ln95' <Predicate = (and_ln94_403)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_821 : Operation 7134 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge114" [../src/matmul.cpp:95]   --->   Operation 7134 'br' 'br_ln95' <Predicate = (and_ln94_403)> <Delay = 0.00>
ST_821 : Operation 7135 [2/2] (1.35ns)   --->   "%out_pool_load_402 = load i11 %out_pool_addr_39" [../src/matmul.cpp:94]   --->   Operation 7135 'load' 'out_pool_load_402' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 822 <SV = 820> <Delay = 4.70>
ST_822 : Operation 7136 [1/2] (1.35ns)   --->   "%out_pool_load_402 = load i11 %out_pool_addr_39" [../src/matmul.cpp:94]   --->   Operation 7136 'load' 'out_pool_load_402' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_822 : Operation 7137 [1/1] (0.00ns)   --->   "%bitcast_ln94_404 = bitcast i32 %out_pool_load_402" [../src/matmul.cpp:94]   --->   Operation 7137 'bitcast' 'bitcast_ln94_404' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 7138 [1/1] (0.00ns)   --->   "%tmp_807 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_404, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7138 'partselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 7139 [1/1] (0.00ns)   --->   "%trunc_ln94_404 = trunc i32 %bitcast_ln94_404" [../src/matmul.cpp:94]   --->   Operation 7139 'trunc' 'trunc_ln94_404' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 7140 [1/1] (0.85ns)   --->   "%icmp_ln94_808 = icmp_ne  i8 %tmp_807, i8 255" [../src/matmul.cpp:94]   --->   Operation 7140 'icmp' 'icmp_ln94_808' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 7141 [1/1] (0.97ns)   --->   "%icmp_ln94_809 = icmp_eq  i23 %trunc_ln94_404, i23 0" [../src/matmul.cpp:94]   --->   Operation 7141 'icmp' 'icmp_ln94_809' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 7142 [2/2] (3.34ns)   --->   "%tmp_808 = fcmp_olt  i32 %out_pool_load_402, i32 0" [../src/matmul.cpp:94]   --->   Operation 7142 'fcmp' 'tmp_808' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 823 <SV = 821> <Delay = 5.03>
ST_823 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_404)   --->   "%or_ln94_404 = or i1 %icmp_ln94_809, i1 %icmp_ln94_808" [../src/matmul.cpp:94]   --->   Operation 7143 'or' 'or_ln94_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 7144 [1/2] (3.34ns)   --->   "%tmp_808 = fcmp_olt  i32 %out_pool_load_402, i32 0" [../src/matmul.cpp:94]   --->   Operation 7144 'fcmp' 'tmp_808' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 7145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_404 = and i1 %or_ln94_404, i1 %tmp_808" [../src/matmul.cpp:94]   --->   Operation 7145 'and' 'and_ln94_404' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 7146 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_404, void %._crit_edge115, void" [../src/matmul.cpp:94]   --->   Operation 7146 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_823 : Operation 7147 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_39" [../src/matmul.cpp:95]   --->   Operation 7147 'store' 'store_ln95' <Predicate = (and_ln94_404)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_823 : Operation 7148 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge115" [../src/matmul.cpp:95]   --->   Operation 7148 'br' 'br_ln95' <Predicate = (and_ln94_404)> <Delay = 0.00>
ST_823 : Operation 7149 [2/2] (1.35ns)   --->   "%out_pool_load_403 = load i11 %out_pool_addr_40" [../src/matmul.cpp:94]   --->   Operation 7149 'load' 'out_pool_load_403' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 824 <SV = 822> <Delay = 4.70>
ST_824 : Operation 7150 [1/2] (1.35ns)   --->   "%out_pool_load_403 = load i11 %out_pool_addr_40" [../src/matmul.cpp:94]   --->   Operation 7150 'load' 'out_pool_load_403' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_824 : Operation 7151 [1/1] (0.00ns)   --->   "%bitcast_ln94_405 = bitcast i32 %out_pool_load_403" [../src/matmul.cpp:94]   --->   Operation 7151 'bitcast' 'bitcast_ln94_405' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7152 [1/1] (0.00ns)   --->   "%tmp_809 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_405, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7152 'partselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7153 [1/1] (0.00ns)   --->   "%trunc_ln94_405 = trunc i32 %bitcast_ln94_405" [../src/matmul.cpp:94]   --->   Operation 7153 'trunc' 'trunc_ln94_405' <Predicate = true> <Delay = 0.00>
ST_824 : Operation 7154 [1/1] (0.85ns)   --->   "%icmp_ln94_810 = icmp_ne  i8 %tmp_809, i8 255" [../src/matmul.cpp:94]   --->   Operation 7154 'icmp' 'icmp_ln94_810' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7155 [1/1] (0.97ns)   --->   "%icmp_ln94_811 = icmp_eq  i23 %trunc_ln94_405, i23 0" [../src/matmul.cpp:94]   --->   Operation 7155 'icmp' 'icmp_ln94_811' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 7156 [2/2] (3.34ns)   --->   "%tmp_810 = fcmp_olt  i32 %out_pool_load_403, i32 0" [../src/matmul.cpp:94]   --->   Operation 7156 'fcmp' 'tmp_810' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 823> <Delay = 5.03>
ST_825 : Operation 7157 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_405)   --->   "%or_ln94_405 = or i1 %icmp_ln94_811, i1 %icmp_ln94_810" [../src/matmul.cpp:94]   --->   Operation 7157 'or' 'or_ln94_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7158 [1/2] (3.34ns)   --->   "%tmp_810 = fcmp_olt  i32 %out_pool_load_403, i32 0" [../src/matmul.cpp:94]   --->   Operation 7158 'fcmp' 'tmp_810' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7159 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_405 = and i1 %or_ln94_405, i1 %tmp_810" [../src/matmul.cpp:94]   --->   Operation 7159 'and' 'and_ln94_405' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 7160 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_405, void %._crit_edge116, void" [../src/matmul.cpp:94]   --->   Operation 7160 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 7161 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_40" [../src/matmul.cpp:95]   --->   Operation 7161 'store' 'store_ln95' <Predicate = (and_ln94_405)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_825 : Operation 7162 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge116" [../src/matmul.cpp:95]   --->   Operation 7162 'br' 'br_ln95' <Predicate = (and_ln94_405)> <Delay = 0.00>
ST_825 : Operation 7163 [2/2] (1.35ns)   --->   "%out_pool_load_404 = load i11 %out_pool_addr_41" [../src/matmul.cpp:94]   --->   Operation 7163 'load' 'out_pool_load_404' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 826 <SV = 824> <Delay = 4.70>
ST_826 : Operation 7164 [1/2] (1.35ns)   --->   "%out_pool_load_404 = load i11 %out_pool_addr_41" [../src/matmul.cpp:94]   --->   Operation 7164 'load' 'out_pool_load_404' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_826 : Operation 7165 [1/1] (0.00ns)   --->   "%bitcast_ln94_406 = bitcast i32 %out_pool_load_404" [../src/matmul.cpp:94]   --->   Operation 7165 'bitcast' 'bitcast_ln94_406' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7166 [1/1] (0.00ns)   --->   "%tmp_811 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_406, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7166 'partselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7167 [1/1] (0.00ns)   --->   "%trunc_ln94_406 = trunc i32 %bitcast_ln94_406" [../src/matmul.cpp:94]   --->   Operation 7167 'trunc' 'trunc_ln94_406' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 7168 [1/1] (0.85ns)   --->   "%icmp_ln94_812 = icmp_ne  i8 %tmp_811, i8 255" [../src/matmul.cpp:94]   --->   Operation 7168 'icmp' 'icmp_ln94_812' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7169 [1/1] (0.97ns)   --->   "%icmp_ln94_813 = icmp_eq  i23 %trunc_ln94_406, i23 0" [../src/matmul.cpp:94]   --->   Operation 7169 'icmp' 'icmp_ln94_813' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 7170 [2/2] (3.34ns)   --->   "%tmp_812 = fcmp_olt  i32 %out_pool_load_404, i32 0" [../src/matmul.cpp:94]   --->   Operation 7170 'fcmp' 'tmp_812' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 827 <SV = 825> <Delay = 5.03>
ST_827 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_406)   --->   "%or_ln94_406 = or i1 %icmp_ln94_813, i1 %icmp_ln94_812" [../src/matmul.cpp:94]   --->   Operation 7171 'or' 'or_ln94_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7172 [1/2] (3.34ns)   --->   "%tmp_812 = fcmp_olt  i32 %out_pool_load_404, i32 0" [../src/matmul.cpp:94]   --->   Operation 7172 'fcmp' 'tmp_812' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7173 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_406 = and i1 %or_ln94_406, i1 %tmp_812" [../src/matmul.cpp:94]   --->   Operation 7173 'and' 'and_ln94_406' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 7174 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_406, void %._crit_edge117, void" [../src/matmul.cpp:94]   --->   Operation 7174 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 7175 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_41" [../src/matmul.cpp:95]   --->   Operation 7175 'store' 'store_ln95' <Predicate = (and_ln94_406)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_827 : Operation 7176 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge117" [../src/matmul.cpp:95]   --->   Operation 7176 'br' 'br_ln95' <Predicate = (and_ln94_406)> <Delay = 0.00>
ST_827 : Operation 7177 [2/2] (1.35ns)   --->   "%out_pool_load_405 = load i11 %out_pool_addr_42" [../src/matmul.cpp:94]   --->   Operation 7177 'load' 'out_pool_load_405' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 828 <SV = 826> <Delay = 4.70>
ST_828 : Operation 7178 [1/2] (1.35ns)   --->   "%out_pool_load_405 = load i11 %out_pool_addr_42" [../src/matmul.cpp:94]   --->   Operation 7178 'load' 'out_pool_load_405' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_828 : Operation 7179 [1/1] (0.00ns)   --->   "%bitcast_ln94_407 = bitcast i32 %out_pool_load_405" [../src/matmul.cpp:94]   --->   Operation 7179 'bitcast' 'bitcast_ln94_407' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7180 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_407, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7180 'partselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7181 [1/1] (0.00ns)   --->   "%trunc_ln94_407 = trunc i32 %bitcast_ln94_407" [../src/matmul.cpp:94]   --->   Operation 7181 'trunc' 'trunc_ln94_407' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 7182 [1/1] (0.85ns)   --->   "%icmp_ln94_814 = icmp_ne  i8 %tmp_813, i8 255" [../src/matmul.cpp:94]   --->   Operation 7182 'icmp' 'icmp_ln94_814' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7183 [1/1] (0.97ns)   --->   "%icmp_ln94_815 = icmp_eq  i23 %trunc_ln94_407, i23 0" [../src/matmul.cpp:94]   --->   Operation 7183 'icmp' 'icmp_ln94_815' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 7184 [2/2] (3.34ns)   --->   "%tmp_814 = fcmp_olt  i32 %out_pool_load_405, i32 0" [../src/matmul.cpp:94]   --->   Operation 7184 'fcmp' 'tmp_814' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 827> <Delay = 5.03>
ST_829 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_407)   --->   "%or_ln94_407 = or i1 %icmp_ln94_815, i1 %icmp_ln94_814" [../src/matmul.cpp:94]   --->   Operation 7185 'or' 'or_ln94_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7186 [1/2] (3.34ns)   --->   "%tmp_814 = fcmp_olt  i32 %out_pool_load_405, i32 0" [../src/matmul.cpp:94]   --->   Operation 7186 'fcmp' 'tmp_814' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7187 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_407 = and i1 %or_ln94_407, i1 %tmp_814" [../src/matmul.cpp:94]   --->   Operation 7187 'and' 'and_ln94_407' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 7188 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_407, void %._crit_edge118, void" [../src/matmul.cpp:94]   --->   Operation 7188 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 7189 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_42" [../src/matmul.cpp:95]   --->   Operation 7189 'store' 'store_ln95' <Predicate = (and_ln94_407)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_829 : Operation 7190 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge118" [../src/matmul.cpp:95]   --->   Operation 7190 'br' 'br_ln95' <Predicate = (and_ln94_407)> <Delay = 0.00>
ST_829 : Operation 7191 [2/2] (1.35ns)   --->   "%out_pool_load_406 = load i11 %out_pool_addr_43" [../src/matmul.cpp:94]   --->   Operation 7191 'load' 'out_pool_load_406' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 830 <SV = 828> <Delay = 4.70>
ST_830 : Operation 7192 [1/2] (1.35ns)   --->   "%out_pool_load_406 = load i11 %out_pool_addr_43" [../src/matmul.cpp:94]   --->   Operation 7192 'load' 'out_pool_load_406' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_830 : Operation 7193 [1/1] (0.00ns)   --->   "%bitcast_ln94_408 = bitcast i32 %out_pool_load_406" [../src/matmul.cpp:94]   --->   Operation 7193 'bitcast' 'bitcast_ln94_408' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7194 [1/1] (0.00ns)   --->   "%tmp_815 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_408, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7194 'partselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7195 [1/1] (0.00ns)   --->   "%trunc_ln94_408 = trunc i32 %bitcast_ln94_408" [../src/matmul.cpp:94]   --->   Operation 7195 'trunc' 'trunc_ln94_408' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 7196 [1/1] (0.85ns)   --->   "%icmp_ln94_816 = icmp_ne  i8 %tmp_815, i8 255" [../src/matmul.cpp:94]   --->   Operation 7196 'icmp' 'icmp_ln94_816' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7197 [1/1] (0.97ns)   --->   "%icmp_ln94_817 = icmp_eq  i23 %trunc_ln94_408, i23 0" [../src/matmul.cpp:94]   --->   Operation 7197 'icmp' 'icmp_ln94_817' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 7198 [2/2] (3.34ns)   --->   "%tmp_816 = fcmp_olt  i32 %out_pool_load_406, i32 0" [../src/matmul.cpp:94]   --->   Operation 7198 'fcmp' 'tmp_816' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 831 <SV = 829> <Delay = 5.03>
ST_831 : Operation 7199 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_408)   --->   "%or_ln94_408 = or i1 %icmp_ln94_817, i1 %icmp_ln94_816" [../src/matmul.cpp:94]   --->   Operation 7199 'or' 'or_ln94_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7200 [1/2] (3.34ns)   --->   "%tmp_816 = fcmp_olt  i32 %out_pool_load_406, i32 0" [../src/matmul.cpp:94]   --->   Operation 7200 'fcmp' 'tmp_816' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7201 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_408 = and i1 %or_ln94_408, i1 %tmp_816" [../src/matmul.cpp:94]   --->   Operation 7201 'and' 'and_ln94_408' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 7202 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_408, void %._crit_edge119, void" [../src/matmul.cpp:94]   --->   Operation 7202 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 7203 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_43" [../src/matmul.cpp:95]   --->   Operation 7203 'store' 'store_ln95' <Predicate = (and_ln94_408)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_831 : Operation 7204 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge119" [../src/matmul.cpp:95]   --->   Operation 7204 'br' 'br_ln95' <Predicate = (and_ln94_408)> <Delay = 0.00>
ST_831 : Operation 7205 [2/2] (1.35ns)   --->   "%out_pool_load_407 = load i11 %out_pool_addr_44" [../src/matmul.cpp:94]   --->   Operation 7205 'load' 'out_pool_load_407' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 832 <SV = 830> <Delay = 4.70>
ST_832 : Operation 7206 [1/2] (1.35ns)   --->   "%out_pool_load_407 = load i11 %out_pool_addr_44" [../src/matmul.cpp:94]   --->   Operation 7206 'load' 'out_pool_load_407' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_832 : Operation 7207 [1/1] (0.00ns)   --->   "%bitcast_ln94_409 = bitcast i32 %out_pool_load_407" [../src/matmul.cpp:94]   --->   Operation 7207 'bitcast' 'bitcast_ln94_409' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7208 [1/1] (0.00ns)   --->   "%tmp_817 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_409, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7208 'partselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7209 [1/1] (0.00ns)   --->   "%trunc_ln94_409 = trunc i32 %bitcast_ln94_409" [../src/matmul.cpp:94]   --->   Operation 7209 'trunc' 'trunc_ln94_409' <Predicate = true> <Delay = 0.00>
ST_832 : Operation 7210 [1/1] (0.85ns)   --->   "%icmp_ln94_818 = icmp_ne  i8 %tmp_817, i8 255" [../src/matmul.cpp:94]   --->   Operation 7210 'icmp' 'icmp_ln94_818' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7211 [1/1] (0.97ns)   --->   "%icmp_ln94_819 = icmp_eq  i23 %trunc_ln94_409, i23 0" [../src/matmul.cpp:94]   --->   Operation 7211 'icmp' 'icmp_ln94_819' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 7212 [2/2] (3.34ns)   --->   "%tmp_818 = fcmp_olt  i32 %out_pool_load_407, i32 0" [../src/matmul.cpp:94]   --->   Operation 7212 'fcmp' 'tmp_818' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 831> <Delay = 5.03>
ST_833 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_409)   --->   "%or_ln94_409 = or i1 %icmp_ln94_819, i1 %icmp_ln94_818" [../src/matmul.cpp:94]   --->   Operation 7213 'or' 'or_ln94_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7214 [1/2] (3.34ns)   --->   "%tmp_818 = fcmp_olt  i32 %out_pool_load_407, i32 0" [../src/matmul.cpp:94]   --->   Operation 7214 'fcmp' 'tmp_818' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7215 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_409 = and i1 %or_ln94_409, i1 %tmp_818" [../src/matmul.cpp:94]   --->   Operation 7215 'and' 'and_ln94_409' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 7216 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_409, void %._crit_edge120, void" [../src/matmul.cpp:94]   --->   Operation 7216 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 7217 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_44" [../src/matmul.cpp:95]   --->   Operation 7217 'store' 'store_ln95' <Predicate = (and_ln94_409)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_833 : Operation 7218 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge120" [../src/matmul.cpp:95]   --->   Operation 7218 'br' 'br_ln95' <Predicate = (and_ln94_409)> <Delay = 0.00>
ST_833 : Operation 7219 [2/2] (1.35ns)   --->   "%out_pool_load_408 = load i11 %out_pool_addr_45" [../src/matmul.cpp:94]   --->   Operation 7219 'load' 'out_pool_load_408' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 834 <SV = 832> <Delay = 4.70>
ST_834 : Operation 7220 [1/2] (1.35ns)   --->   "%out_pool_load_408 = load i11 %out_pool_addr_45" [../src/matmul.cpp:94]   --->   Operation 7220 'load' 'out_pool_load_408' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_834 : Operation 7221 [1/1] (0.00ns)   --->   "%bitcast_ln94_410 = bitcast i32 %out_pool_load_408" [../src/matmul.cpp:94]   --->   Operation 7221 'bitcast' 'bitcast_ln94_410' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7222 [1/1] (0.00ns)   --->   "%tmp_819 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_410, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7222 'partselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7223 [1/1] (0.00ns)   --->   "%trunc_ln94_410 = trunc i32 %bitcast_ln94_410" [../src/matmul.cpp:94]   --->   Operation 7223 'trunc' 'trunc_ln94_410' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 7224 [1/1] (0.85ns)   --->   "%icmp_ln94_820 = icmp_ne  i8 %tmp_819, i8 255" [../src/matmul.cpp:94]   --->   Operation 7224 'icmp' 'icmp_ln94_820' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7225 [1/1] (0.97ns)   --->   "%icmp_ln94_821 = icmp_eq  i23 %trunc_ln94_410, i23 0" [../src/matmul.cpp:94]   --->   Operation 7225 'icmp' 'icmp_ln94_821' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 7226 [2/2] (3.34ns)   --->   "%tmp_820 = fcmp_olt  i32 %out_pool_load_408, i32 0" [../src/matmul.cpp:94]   --->   Operation 7226 'fcmp' 'tmp_820' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 835 <SV = 833> <Delay = 5.03>
ST_835 : Operation 7227 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_410)   --->   "%or_ln94_410 = or i1 %icmp_ln94_821, i1 %icmp_ln94_820" [../src/matmul.cpp:94]   --->   Operation 7227 'or' 'or_ln94_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7228 [1/2] (3.34ns)   --->   "%tmp_820 = fcmp_olt  i32 %out_pool_load_408, i32 0" [../src/matmul.cpp:94]   --->   Operation 7228 'fcmp' 'tmp_820' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7229 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_410 = and i1 %or_ln94_410, i1 %tmp_820" [../src/matmul.cpp:94]   --->   Operation 7229 'and' 'and_ln94_410' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 7230 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_410, void %._crit_edge121, void" [../src/matmul.cpp:94]   --->   Operation 7230 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_835 : Operation 7231 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_45" [../src/matmul.cpp:95]   --->   Operation 7231 'store' 'store_ln95' <Predicate = (and_ln94_410)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_835 : Operation 7232 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge121" [../src/matmul.cpp:95]   --->   Operation 7232 'br' 'br_ln95' <Predicate = (and_ln94_410)> <Delay = 0.00>
ST_835 : Operation 7233 [2/2] (1.35ns)   --->   "%out_pool_load_409 = load i11 %out_pool_addr_46" [../src/matmul.cpp:94]   --->   Operation 7233 'load' 'out_pool_load_409' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 836 <SV = 834> <Delay = 4.70>
ST_836 : Operation 7234 [1/2] (1.35ns)   --->   "%out_pool_load_409 = load i11 %out_pool_addr_46" [../src/matmul.cpp:94]   --->   Operation 7234 'load' 'out_pool_load_409' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_836 : Operation 7235 [1/1] (0.00ns)   --->   "%bitcast_ln94_411 = bitcast i32 %out_pool_load_409" [../src/matmul.cpp:94]   --->   Operation 7235 'bitcast' 'bitcast_ln94_411' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7236 [1/1] (0.00ns)   --->   "%tmp_821 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_411, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7236 'partselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7237 [1/1] (0.00ns)   --->   "%trunc_ln94_411 = trunc i32 %bitcast_ln94_411" [../src/matmul.cpp:94]   --->   Operation 7237 'trunc' 'trunc_ln94_411' <Predicate = true> <Delay = 0.00>
ST_836 : Operation 7238 [1/1] (0.85ns)   --->   "%icmp_ln94_822 = icmp_ne  i8 %tmp_821, i8 255" [../src/matmul.cpp:94]   --->   Operation 7238 'icmp' 'icmp_ln94_822' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7239 [1/1] (0.97ns)   --->   "%icmp_ln94_823 = icmp_eq  i23 %trunc_ln94_411, i23 0" [../src/matmul.cpp:94]   --->   Operation 7239 'icmp' 'icmp_ln94_823' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 7240 [2/2] (3.34ns)   --->   "%tmp_822 = fcmp_olt  i32 %out_pool_load_409, i32 0" [../src/matmul.cpp:94]   --->   Operation 7240 'fcmp' 'tmp_822' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 835> <Delay = 5.03>
ST_837 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_411)   --->   "%or_ln94_411 = or i1 %icmp_ln94_823, i1 %icmp_ln94_822" [../src/matmul.cpp:94]   --->   Operation 7241 'or' 'or_ln94_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7242 [1/2] (3.34ns)   --->   "%tmp_822 = fcmp_olt  i32 %out_pool_load_409, i32 0" [../src/matmul.cpp:94]   --->   Operation 7242 'fcmp' 'tmp_822' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7243 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_411 = and i1 %or_ln94_411, i1 %tmp_822" [../src/matmul.cpp:94]   --->   Operation 7243 'and' 'and_ln94_411' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 7244 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_411, void %._crit_edge122, void" [../src/matmul.cpp:94]   --->   Operation 7244 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 7245 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_46" [../src/matmul.cpp:95]   --->   Operation 7245 'store' 'store_ln95' <Predicate = (and_ln94_411)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_837 : Operation 7246 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge122" [../src/matmul.cpp:95]   --->   Operation 7246 'br' 'br_ln95' <Predicate = (and_ln94_411)> <Delay = 0.00>
ST_837 : Operation 7247 [2/2] (1.35ns)   --->   "%out_pool_load_410 = load i11 %out_pool_addr_47" [../src/matmul.cpp:94]   --->   Operation 7247 'load' 'out_pool_load_410' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 838 <SV = 836> <Delay = 4.70>
ST_838 : Operation 7248 [1/2] (1.35ns)   --->   "%out_pool_load_410 = load i11 %out_pool_addr_47" [../src/matmul.cpp:94]   --->   Operation 7248 'load' 'out_pool_load_410' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_838 : Operation 7249 [1/1] (0.00ns)   --->   "%bitcast_ln94_412 = bitcast i32 %out_pool_load_410" [../src/matmul.cpp:94]   --->   Operation 7249 'bitcast' 'bitcast_ln94_412' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7250 [1/1] (0.00ns)   --->   "%tmp_823 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_412, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7250 'partselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7251 [1/1] (0.00ns)   --->   "%trunc_ln94_412 = trunc i32 %bitcast_ln94_412" [../src/matmul.cpp:94]   --->   Operation 7251 'trunc' 'trunc_ln94_412' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 7252 [1/1] (0.85ns)   --->   "%icmp_ln94_824 = icmp_ne  i8 %tmp_823, i8 255" [../src/matmul.cpp:94]   --->   Operation 7252 'icmp' 'icmp_ln94_824' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7253 [1/1] (0.97ns)   --->   "%icmp_ln94_825 = icmp_eq  i23 %trunc_ln94_412, i23 0" [../src/matmul.cpp:94]   --->   Operation 7253 'icmp' 'icmp_ln94_825' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 7254 [2/2] (3.34ns)   --->   "%tmp_824 = fcmp_olt  i32 %out_pool_load_410, i32 0" [../src/matmul.cpp:94]   --->   Operation 7254 'fcmp' 'tmp_824' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 839 <SV = 837> <Delay = 5.03>
ST_839 : Operation 7255 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_412)   --->   "%or_ln94_412 = or i1 %icmp_ln94_825, i1 %icmp_ln94_824" [../src/matmul.cpp:94]   --->   Operation 7255 'or' 'or_ln94_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7256 [1/2] (3.34ns)   --->   "%tmp_824 = fcmp_olt  i32 %out_pool_load_410, i32 0" [../src/matmul.cpp:94]   --->   Operation 7256 'fcmp' 'tmp_824' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_412 = and i1 %or_ln94_412, i1 %tmp_824" [../src/matmul.cpp:94]   --->   Operation 7257 'and' 'and_ln94_412' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 7258 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_412, void %._crit_edge123, void" [../src/matmul.cpp:94]   --->   Operation 7258 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 7259 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_47" [../src/matmul.cpp:95]   --->   Operation 7259 'store' 'store_ln95' <Predicate = (and_ln94_412)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_839 : Operation 7260 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge123" [../src/matmul.cpp:95]   --->   Operation 7260 'br' 'br_ln95' <Predicate = (and_ln94_412)> <Delay = 0.00>
ST_839 : Operation 7261 [2/2] (1.35ns)   --->   "%out_pool_load_411 = load i11 %out_pool_addr_48" [../src/matmul.cpp:94]   --->   Operation 7261 'load' 'out_pool_load_411' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 840 <SV = 838> <Delay = 4.70>
ST_840 : Operation 7262 [1/2] (1.35ns)   --->   "%out_pool_load_411 = load i11 %out_pool_addr_48" [../src/matmul.cpp:94]   --->   Operation 7262 'load' 'out_pool_load_411' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_840 : Operation 7263 [1/1] (0.00ns)   --->   "%bitcast_ln94_413 = bitcast i32 %out_pool_load_411" [../src/matmul.cpp:94]   --->   Operation 7263 'bitcast' 'bitcast_ln94_413' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7264 [1/1] (0.00ns)   --->   "%tmp_825 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_413, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7264 'partselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7265 [1/1] (0.00ns)   --->   "%trunc_ln94_413 = trunc i32 %bitcast_ln94_413" [../src/matmul.cpp:94]   --->   Operation 7265 'trunc' 'trunc_ln94_413' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 7266 [1/1] (0.85ns)   --->   "%icmp_ln94_826 = icmp_ne  i8 %tmp_825, i8 255" [../src/matmul.cpp:94]   --->   Operation 7266 'icmp' 'icmp_ln94_826' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7267 [1/1] (0.97ns)   --->   "%icmp_ln94_827 = icmp_eq  i23 %trunc_ln94_413, i23 0" [../src/matmul.cpp:94]   --->   Operation 7267 'icmp' 'icmp_ln94_827' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 7268 [2/2] (3.34ns)   --->   "%tmp_826 = fcmp_olt  i32 %out_pool_load_411, i32 0" [../src/matmul.cpp:94]   --->   Operation 7268 'fcmp' 'tmp_826' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 839> <Delay = 5.03>
ST_841 : Operation 7269 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_413)   --->   "%or_ln94_413 = or i1 %icmp_ln94_827, i1 %icmp_ln94_826" [../src/matmul.cpp:94]   --->   Operation 7269 'or' 'or_ln94_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7270 [1/2] (3.34ns)   --->   "%tmp_826 = fcmp_olt  i32 %out_pool_load_411, i32 0" [../src/matmul.cpp:94]   --->   Operation 7270 'fcmp' 'tmp_826' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7271 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_413 = and i1 %or_ln94_413, i1 %tmp_826" [../src/matmul.cpp:94]   --->   Operation 7271 'and' 'and_ln94_413' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 7272 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_413, void %._crit_edge124, void" [../src/matmul.cpp:94]   --->   Operation 7272 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 7273 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_48" [../src/matmul.cpp:95]   --->   Operation 7273 'store' 'store_ln95' <Predicate = (and_ln94_413)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_841 : Operation 7274 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge124" [../src/matmul.cpp:95]   --->   Operation 7274 'br' 'br_ln95' <Predicate = (and_ln94_413)> <Delay = 0.00>
ST_841 : Operation 7275 [2/2] (1.35ns)   --->   "%out_pool_load_412 = load i11 %out_pool_addr_49" [../src/matmul.cpp:94]   --->   Operation 7275 'load' 'out_pool_load_412' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 842 <SV = 840> <Delay = 4.70>
ST_842 : Operation 7276 [1/2] (1.35ns)   --->   "%out_pool_load_412 = load i11 %out_pool_addr_49" [../src/matmul.cpp:94]   --->   Operation 7276 'load' 'out_pool_load_412' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_842 : Operation 7277 [1/1] (0.00ns)   --->   "%bitcast_ln94_414 = bitcast i32 %out_pool_load_412" [../src/matmul.cpp:94]   --->   Operation 7277 'bitcast' 'bitcast_ln94_414' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7278 [1/1] (0.00ns)   --->   "%tmp_827 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_414, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7278 'partselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7279 [1/1] (0.00ns)   --->   "%trunc_ln94_414 = trunc i32 %bitcast_ln94_414" [../src/matmul.cpp:94]   --->   Operation 7279 'trunc' 'trunc_ln94_414' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 7280 [1/1] (0.85ns)   --->   "%icmp_ln94_828 = icmp_ne  i8 %tmp_827, i8 255" [../src/matmul.cpp:94]   --->   Operation 7280 'icmp' 'icmp_ln94_828' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7281 [1/1] (0.97ns)   --->   "%icmp_ln94_829 = icmp_eq  i23 %trunc_ln94_414, i23 0" [../src/matmul.cpp:94]   --->   Operation 7281 'icmp' 'icmp_ln94_829' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 7282 [2/2] (3.34ns)   --->   "%tmp_828 = fcmp_olt  i32 %out_pool_load_412, i32 0" [../src/matmul.cpp:94]   --->   Operation 7282 'fcmp' 'tmp_828' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 843 <SV = 841> <Delay = 5.03>
ST_843 : Operation 7283 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_414)   --->   "%or_ln94_414 = or i1 %icmp_ln94_829, i1 %icmp_ln94_828" [../src/matmul.cpp:94]   --->   Operation 7283 'or' 'or_ln94_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7284 [1/2] (3.34ns)   --->   "%tmp_828 = fcmp_olt  i32 %out_pool_load_412, i32 0" [../src/matmul.cpp:94]   --->   Operation 7284 'fcmp' 'tmp_828' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7285 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_414 = and i1 %or_ln94_414, i1 %tmp_828" [../src/matmul.cpp:94]   --->   Operation 7285 'and' 'and_ln94_414' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 7286 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_414, void %._crit_edge125, void" [../src/matmul.cpp:94]   --->   Operation 7286 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 7287 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_49" [../src/matmul.cpp:95]   --->   Operation 7287 'store' 'store_ln95' <Predicate = (and_ln94_414)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_843 : Operation 7288 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge125" [../src/matmul.cpp:95]   --->   Operation 7288 'br' 'br_ln95' <Predicate = (and_ln94_414)> <Delay = 0.00>
ST_843 : Operation 7289 [2/2] (1.35ns)   --->   "%out_pool_load_413 = load i11 %out_pool_addr_50" [../src/matmul.cpp:94]   --->   Operation 7289 'load' 'out_pool_load_413' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 844 <SV = 842> <Delay = 4.70>
ST_844 : Operation 7290 [1/2] (1.35ns)   --->   "%out_pool_load_413 = load i11 %out_pool_addr_50" [../src/matmul.cpp:94]   --->   Operation 7290 'load' 'out_pool_load_413' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_844 : Operation 7291 [1/1] (0.00ns)   --->   "%bitcast_ln94_415 = bitcast i32 %out_pool_load_413" [../src/matmul.cpp:94]   --->   Operation 7291 'bitcast' 'bitcast_ln94_415' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7292 [1/1] (0.00ns)   --->   "%tmp_829 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_415, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7292 'partselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7293 [1/1] (0.00ns)   --->   "%trunc_ln94_415 = trunc i32 %bitcast_ln94_415" [../src/matmul.cpp:94]   --->   Operation 7293 'trunc' 'trunc_ln94_415' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 7294 [1/1] (0.85ns)   --->   "%icmp_ln94_830 = icmp_ne  i8 %tmp_829, i8 255" [../src/matmul.cpp:94]   --->   Operation 7294 'icmp' 'icmp_ln94_830' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7295 [1/1] (0.97ns)   --->   "%icmp_ln94_831 = icmp_eq  i23 %trunc_ln94_415, i23 0" [../src/matmul.cpp:94]   --->   Operation 7295 'icmp' 'icmp_ln94_831' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 7296 [2/2] (3.34ns)   --->   "%tmp_830 = fcmp_olt  i32 %out_pool_load_413, i32 0" [../src/matmul.cpp:94]   --->   Operation 7296 'fcmp' 'tmp_830' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 843> <Delay = 5.03>
ST_845 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_415)   --->   "%or_ln94_415 = or i1 %icmp_ln94_831, i1 %icmp_ln94_830" [../src/matmul.cpp:94]   --->   Operation 7297 'or' 'or_ln94_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7298 [1/2] (3.34ns)   --->   "%tmp_830 = fcmp_olt  i32 %out_pool_load_413, i32 0" [../src/matmul.cpp:94]   --->   Operation 7298 'fcmp' 'tmp_830' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7299 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_415 = and i1 %or_ln94_415, i1 %tmp_830" [../src/matmul.cpp:94]   --->   Operation 7299 'and' 'and_ln94_415' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 7300 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_415, void %._crit_edge126, void" [../src/matmul.cpp:94]   --->   Operation 7300 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 7301 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_50" [../src/matmul.cpp:95]   --->   Operation 7301 'store' 'store_ln95' <Predicate = (and_ln94_415)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_845 : Operation 7302 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge126" [../src/matmul.cpp:95]   --->   Operation 7302 'br' 'br_ln95' <Predicate = (and_ln94_415)> <Delay = 0.00>
ST_845 : Operation 7303 [2/2] (1.35ns)   --->   "%out_pool_load_414 = load i11 %out_pool_addr_51" [../src/matmul.cpp:94]   --->   Operation 7303 'load' 'out_pool_load_414' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 846 <SV = 844> <Delay = 4.70>
ST_846 : Operation 7304 [1/2] (1.35ns)   --->   "%out_pool_load_414 = load i11 %out_pool_addr_51" [../src/matmul.cpp:94]   --->   Operation 7304 'load' 'out_pool_load_414' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_846 : Operation 7305 [1/1] (0.00ns)   --->   "%bitcast_ln94_416 = bitcast i32 %out_pool_load_414" [../src/matmul.cpp:94]   --->   Operation 7305 'bitcast' 'bitcast_ln94_416' <Predicate = true> <Delay = 0.00>
ST_846 : Operation 7306 [1/1] (0.00ns)   --->   "%tmp_831 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_416, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7306 'partselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_846 : Operation 7307 [1/1] (0.00ns)   --->   "%trunc_ln94_416 = trunc i32 %bitcast_ln94_416" [../src/matmul.cpp:94]   --->   Operation 7307 'trunc' 'trunc_ln94_416' <Predicate = true> <Delay = 0.00>
ST_846 : Operation 7308 [1/1] (0.85ns)   --->   "%icmp_ln94_832 = icmp_ne  i8 %tmp_831, i8 255" [../src/matmul.cpp:94]   --->   Operation 7308 'icmp' 'icmp_ln94_832' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7309 [1/1] (0.97ns)   --->   "%icmp_ln94_833 = icmp_eq  i23 %trunc_ln94_416, i23 0" [../src/matmul.cpp:94]   --->   Operation 7309 'icmp' 'icmp_ln94_833' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 7310 [2/2] (3.34ns)   --->   "%tmp_832 = fcmp_olt  i32 %out_pool_load_414, i32 0" [../src/matmul.cpp:94]   --->   Operation 7310 'fcmp' 'tmp_832' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 845> <Delay = 5.03>
ST_847 : Operation 7311 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_416)   --->   "%or_ln94_416 = or i1 %icmp_ln94_833, i1 %icmp_ln94_832" [../src/matmul.cpp:94]   --->   Operation 7311 'or' 'or_ln94_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7312 [1/2] (3.34ns)   --->   "%tmp_832 = fcmp_olt  i32 %out_pool_load_414, i32 0" [../src/matmul.cpp:94]   --->   Operation 7312 'fcmp' 'tmp_832' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7313 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_416 = and i1 %or_ln94_416, i1 %tmp_832" [../src/matmul.cpp:94]   --->   Operation 7313 'and' 'and_ln94_416' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 7314 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_416, void %._crit_edge127, void" [../src/matmul.cpp:94]   --->   Operation 7314 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_847 : Operation 7315 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_51" [../src/matmul.cpp:95]   --->   Operation 7315 'store' 'store_ln95' <Predicate = (and_ln94_416)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_847 : Operation 7316 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge127" [../src/matmul.cpp:95]   --->   Operation 7316 'br' 'br_ln95' <Predicate = (and_ln94_416)> <Delay = 0.00>
ST_847 : Operation 7317 [2/2] (1.35ns)   --->   "%out_pool_load_415 = load i11 %out_pool_addr_52" [../src/matmul.cpp:94]   --->   Operation 7317 'load' 'out_pool_load_415' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 848 <SV = 846> <Delay = 4.70>
ST_848 : Operation 7318 [1/2] (1.35ns)   --->   "%out_pool_load_415 = load i11 %out_pool_addr_52" [../src/matmul.cpp:94]   --->   Operation 7318 'load' 'out_pool_load_415' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_848 : Operation 7319 [1/1] (0.00ns)   --->   "%bitcast_ln94_417 = bitcast i32 %out_pool_load_415" [../src/matmul.cpp:94]   --->   Operation 7319 'bitcast' 'bitcast_ln94_417' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 7320 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_417, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7320 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 7321 [1/1] (0.00ns)   --->   "%trunc_ln94_417 = trunc i32 %bitcast_ln94_417" [../src/matmul.cpp:94]   --->   Operation 7321 'trunc' 'trunc_ln94_417' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 7322 [1/1] (0.85ns)   --->   "%icmp_ln94_834 = icmp_ne  i8 %tmp_833, i8 255" [../src/matmul.cpp:94]   --->   Operation 7322 'icmp' 'icmp_ln94_834' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7323 [1/1] (0.97ns)   --->   "%icmp_ln94_835 = icmp_eq  i23 %trunc_ln94_417, i23 0" [../src/matmul.cpp:94]   --->   Operation 7323 'icmp' 'icmp_ln94_835' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 7324 [2/2] (3.34ns)   --->   "%tmp_834 = fcmp_olt  i32 %out_pool_load_415, i32 0" [../src/matmul.cpp:94]   --->   Operation 7324 'fcmp' 'tmp_834' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 847> <Delay = 5.03>
ST_849 : Operation 7325 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_417)   --->   "%or_ln94_417 = or i1 %icmp_ln94_835, i1 %icmp_ln94_834" [../src/matmul.cpp:94]   --->   Operation 7325 'or' 'or_ln94_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7326 [1/2] (3.34ns)   --->   "%tmp_834 = fcmp_olt  i32 %out_pool_load_415, i32 0" [../src/matmul.cpp:94]   --->   Operation 7326 'fcmp' 'tmp_834' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7327 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_417 = and i1 %or_ln94_417, i1 %tmp_834" [../src/matmul.cpp:94]   --->   Operation 7327 'and' 'and_ln94_417' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 7328 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_417, void %._crit_edge128, void" [../src/matmul.cpp:94]   --->   Operation 7328 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 7329 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_52" [../src/matmul.cpp:95]   --->   Operation 7329 'store' 'store_ln95' <Predicate = (and_ln94_417)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_849 : Operation 7330 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge128" [../src/matmul.cpp:95]   --->   Operation 7330 'br' 'br_ln95' <Predicate = (and_ln94_417)> <Delay = 0.00>
ST_849 : Operation 7331 [2/2] (1.35ns)   --->   "%out_pool_load_416 = load i11 %out_pool_addr_53" [../src/matmul.cpp:94]   --->   Operation 7331 'load' 'out_pool_load_416' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 850 <SV = 848> <Delay = 4.70>
ST_850 : Operation 7332 [1/2] (1.35ns)   --->   "%out_pool_load_416 = load i11 %out_pool_addr_53" [../src/matmul.cpp:94]   --->   Operation 7332 'load' 'out_pool_load_416' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_850 : Operation 7333 [1/1] (0.00ns)   --->   "%bitcast_ln94_418 = bitcast i32 %out_pool_load_416" [../src/matmul.cpp:94]   --->   Operation 7333 'bitcast' 'bitcast_ln94_418' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 7334 [1/1] (0.00ns)   --->   "%tmp_835 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_418, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7334 'partselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 7335 [1/1] (0.00ns)   --->   "%trunc_ln94_418 = trunc i32 %bitcast_ln94_418" [../src/matmul.cpp:94]   --->   Operation 7335 'trunc' 'trunc_ln94_418' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 7336 [1/1] (0.85ns)   --->   "%icmp_ln94_836 = icmp_ne  i8 %tmp_835, i8 255" [../src/matmul.cpp:94]   --->   Operation 7336 'icmp' 'icmp_ln94_836' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7337 [1/1] (0.97ns)   --->   "%icmp_ln94_837 = icmp_eq  i23 %trunc_ln94_418, i23 0" [../src/matmul.cpp:94]   --->   Operation 7337 'icmp' 'icmp_ln94_837' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 7338 [2/2] (3.34ns)   --->   "%tmp_836 = fcmp_olt  i32 %out_pool_load_416, i32 0" [../src/matmul.cpp:94]   --->   Operation 7338 'fcmp' 'tmp_836' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 849> <Delay = 5.03>
ST_851 : Operation 7339 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_418)   --->   "%or_ln94_418 = or i1 %icmp_ln94_837, i1 %icmp_ln94_836" [../src/matmul.cpp:94]   --->   Operation 7339 'or' 'or_ln94_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7340 [1/2] (3.34ns)   --->   "%tmp_836 = fcmp_olt  i32 %out_pool_load_416, i32 0" [../src/matmul.cpp:94]   --->   Operation 7340 'fcmp' 'tmp_836' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7341 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_418 = and i1 %or_ln94_418, i1 %tmp_836" [../src/matmul.cpp:94]   --->   Operation 7341 'and' 'and_ln94_418' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 7342 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_418, void %._crit_edge129, void" [../src/matmul.cpp:94]   --->   Operation 7342 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_851 : Operation 7343 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_53" [../src/matmul.cpp:95]   --->   Operation 7343 'store' 'store_ln95' <Predicate = (and_ln94_418)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_851 : Operation 7344 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge129" [../src/matmul.cpp:95]   --->   Operation 7344 'br' 'br_ln95' <Predicate = (and_ln94_418)> <Delay = 0.00>
ST_851 : Operation 7345 [2/2] (1.35ns)   --->   "%out_pool_load_417 = load i11 %out_pool_addr_54" [../src/matmul.cpp:94]   --->   Operation 7345 'load' 'out_pool_load_417' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 852 <SV = 850> <Delay = 4.70>
ST_852 : Operation 7346 [1/2] (1.35ns)   --->   "%out_pool_load_417 = load i11 %out_pool_addr_54" [../src/matmul.cpp:94]   --->   Operation 7346 'load' 'out_pool_load_417' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_852 : Operation 7347 [1/1] (0.00ns)   --->   "%bitcast_ln94_419 = bitcast i32 %out_pool_load_417" [../src/matmul.cpp:94]   --->   Operation 7347 'bitcast' 'bitcast_ln94_419' <Predicate = true> <Delay = 0.00>
ST_852 : Operation 7348 [1/1] (0.00ns)   --->   "%tmp_837 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_419, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7348 'partselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_852 : Operation 7349 [1/1] (0.00ns)   --->   "%trunc_ln94_419 = trunc i32 %bitcast_ln94_419" [../src/matmul.cpp:94]   --->   Operation 7349 'trunc' 'trunc_ln94_419' <Predicate = true> <Delay = 0.00>
ST_852 : Operation 7350 [1/1] (0.85ns)   --->   "%icmp_ln94_838 = icmp_ne  i8 %tmp_837, i8 255" [../src/matmul.cpp:94]   --->   Operation 7350 'icmp' 'icmp_ln94_838' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 7351 [1/1] (0.97ns)   --->   "%icmp_ln94_839 = icmp_eq  i23 %trunc_ln94_419, i23 0" [../src/matmul.cpp:94]   --->   Operation 7351 'icmp' 'icmp_ln94_839' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 7352 [2/2] (3.34ns)   --->   "%tmp_838 = fcmp_olt  i32 %out_pool_load_417, i32 0" [../src/matmul.cpp:94]   --->   Operation 7352 'fcmp' 'tmp_838' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 851> <Delay = 5.03>
ST_853 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_419)   --->   "%or_ln94_419 = or i1 %icmp_ln94_839, i1 %icmp_ln94_838" [../src/matmul.cpp:94]   --->   Operation 7353 'or' 'or_ln94_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 7354 [1/2] (3.34ns)   --->   "%tmp_838 = fcmp_olt  i32 %out_pool_load_417, i32 0" [../src/matmul.cpp:94]   --->   Operation 7354 'fcmp' 'tmp_838' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 7355 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_419 = and i1 %or_ln94_419, i1 %tmp_838" [../src/matmul.cpp:94]   --->   Operation 7355 'and' 'and_ln94_419' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 7356 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_419, void %._crit_edge130, void" [../src/matmul.cpp:94]   --->   Operation 7356 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 7357 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_54" [../src/matmul.cpp:95]   --->   Operation 7357 'store' 'store_ln95' <Predicate = (and_ln94_419)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_853 : Operation 7358 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge130" [../src/matmul.cpp:95]   --->   Operation 7358 'br' 'br_ln95' <Predicate = (and_ln94_419)> <Delay = 0.00>
ST_853 : Operation 7359 [2/2] (1.35ns)   --->   "%out_pool_load_418 = load i11 %out_pool_addr_55" [../src/matmul.cpp:94]   --->   Operation 7359 'load' 'out_pool_load_418' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 854 <SV = 852> <Delay = 4.70>
ST_854 : Operation 7360 [1/2] (1.35ns)   --->   "%out_pool_load_418 = load i11 %out_pool_addr_55" [../src/matmul.cpp:94]   --->   Operation 7360 'load' 'out_pool_load_418' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_854 : Operation 7361 [1/1] (0.00ns)   --->   "%bitcast_ln94_420 = bitcast i32 %out_pool_load_418" [../src/matmul.cpp:94]   --->   Operation 7361 'bitcast' 'bitcast_ln94_420' <Predicate = true> <Delay = 0.00>
ST_854 : Operation 7362 [1/1] (0.00ns)   --->   "%tmp_839 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_420, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7362 'partselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_854 : Operation 7363 [1/1] (0.00ns)   --->   "%trunc_ln94_420 = trunc i32 %bitcast_ln94_420" [../src/matmul.cpp:94]   --->   Operation 7363 'trunc' 'trunc_ln94_420' <Predicate = true> <Delay = 0.00>
ST_854 : Operation 7364 [1/1] (0.85ns)   --->   "%icmp_ln94_840 = icmp_ne  i8 %tmp_839, i8 255" [../src/matmul.cpp:94]   --->   Operation 7364 'icmp' 'icmp_ln94_840' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 7365 [1/1] (0.97ns)   --->   "%icmp_ln94_841 = icmp_eq  i23 %trunc_ln94_420, i23 0" [../src/matmul.cpp:94]   --->   Operation 7365 'icmp' 'icmp_ln94_841' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 7366 [2/2] (3.34ns)   --->   "%tmp_840 = fcmp_olt  i32 %out_pool_load_418, i32 0" [../src/matmul.cpp:94]   --->   Operation 7366 'fcmp' 'tmp_840' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 853> <Delay = 5.03>
ST_855 : Operation 7367 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_420)   --->   "%or_ln94_420 = or i1 %icmp_ln94_841, i1 %icmp_ln94_840" [../src/matmul.cpp:94]   --->   Operation 7367 'or' 'or_ln94_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 7368 [1/2] (3.34ns)   --->   "%tmp_840 = fcmp_olt  i32 %out_pool_load_418, i32 0" [../src/matmul.cpp:94]   --->   Operation 7368 'fcmp' 'tmp_840' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 7369 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_420 = and i1 %or_ln94_420, i1 %tmp_840" [../src/matmul.cpp:94]   --->   Operation 7369 'and' 'and_ln94_420' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 7370 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_420, void %._crit_edge131, void" [../src/matmul.cpp:94]   --->   Operation 7370 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_855 : Operation 7371 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_55" [../src/matmul.cpp:95]   --->   Operation 7371 'store' 'store_ln95' <Predicate = (and_ln94_420)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_855 : Operation 7372 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge131" [../src/matmul.cpp:95]   --->   Operation 7372 'br' 'br_ln95' <Predicate = (and_ln94_420)> <Delay = 0.00>
ST_855 : Operation 7373 [2/2] (1.35ns)   --->   "%out_pool_load_419 = load i11 %out_pool_addr_56" [../src/matmul.cpp:94]   --->   Operation 7373 'load' 'out_pool_load_419' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 856 <SV = 854> <Delay = 4.70>
ST_856 : Operation 7374 [1/2] (1.35ns)   --->   "%out_pool_load_419 = load i11 %out_pool_addr_56" [../src/matmul.cpp:94]   --->   Operation 7374 'load' 'out_pool_load_419' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_856 : Operation 7375 [1/1] (0.00ns)   --->   "%bitcast_ln94_421 = bitcast i32 %out_pool_load_419" [../src/matmul.cpp:94]   --->   Operation 7375 'bitcast' 'bitcast_ln94_421' <Predicate = true> <Delay = 0.00>
ST_856 : Operation 7376 [1/1] (0.00ns)   --->   "%tmp_841 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_421, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7376 'partselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_856 : Operation 7377 [1/1] (0.00ns)   --->   "%trunc_ln94_421 = trunc i32 %bitcast_ln94_421" [../src/matmul.cpp:94]   --->   Operation 7377 'trunc' 'trunc_ln94_421' <Predicate = true> <Delay = 0.00>
ST_856 : Operation 7378 [1/1] (0.85ns)   --->   "%icmp_ln94_842 = icmp_ne  i8 %tmp_841, i8 255" [../src/matmul.cpp:94]   --->   Operation 7378 'icmp' 'icmp_ln94_842' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 7379 [1/1] (0.97ns)   --->   "%icmp_ln94_843 = icmp_eq  i23 %trunc_ln94_421, i23 0" [../src/matmul.cpp:94]   --->   Operation 7379 'icmp' 'icmp_ln94_843' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 7380 [2/2] (3.34ns)   --->   "%tmp_842 = fcmp_olt  i32 %out_pool_load_419, i32 0" [../src/matmul.cpp:94]   --->   Operation 7380 'fcmp' 'tmp_842' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 855> <Delay = 5.03>
ST_857 : Operation 7381 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_421)   --->   "%or_ln94_421 = or i1 %icmp_ln94_843, i1 %icmp_ln94_842" [../src/matmul.cpp:94]   --->   Operation 7381 'or' 'or_ln94_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 7382 [1/2] (3.34ns)   --->   "%tmp_842 = fcmp_olt  i32 %out_pool_load_419, i32 0" [../src/matmul.cpp:94]   --->   Operation 7382 'fcmp' 'tmp_842' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 7383 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_421 = and i1 %or_ln94_421, i1 %tmp_842" [../src/matmul.cpp:94]   --->   Operation 7383 'and' 'and_ln94_421' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 7384 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_421, void %._crit_edge132, void" [../src/matmul.cpp:94]   --->   Operation 7384 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 7385 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_56" [../src/matmul.cpp:95]   --->   Operation 7385 'store' 'store_ln95' <Predicate = (and_ln94_421)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_857 : Operation 7386 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge132" [../src/matmul.cpp:95]   --->   Operation 7386 'br' 'br_ln95' <Predicate = (and_ln94_421)> <Delay = 0.00>
ST_857 : Operation 7387 [2/2] (1.35ns)   --->   "%out_pool_load_420 = load i11 %out_pool_addr_57" [../src/matmul.cpp:94]   --->   Operation 7387 'load' 'out_pool_load_420' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 858 <SV = 856> <Delay = 4.70>
ST_858 : Operation 7388 [1/2] (1.35ns)   --->   "%out_pool_load_420 = load i11 %out_pool_addr_57" [../src/matmul.cpp:94]   --->   Operation 7388 'load' 'out_pool_load_420' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_858 : Operation 7389 [1/1] (0.00ns)   --->   "%bitcast_ln94_422 = bitcast i32 %out_pool_load_420" [../src/matmul.cpp:94]   --->   Operation 7389 'bitcast' 'bitcast_ln94_422' <Predicate = true> <Delay = 0.00>
ST_858 : Operation 7390 [1/1] (0.00ns)   --->   "%tmp_843 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_422, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7390 'partselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_858 : Operation 7391 [1/1] (0.00ns)   --->   "%trunc_ln94_422 = trunc i32 %bitcast_ln94_422" [../src/matmul.cpp:94]   --->   Operation 7391 'trunc' 'trunc_ln94_422' <Predicate = true> <Delay = 0.00>
ST_858 : Operation 7392 [1/1] (0.85ns)   --->   "%icmp_ln94_844 = icmp_ne  i8 %tmp_843, i8 255" [../src/matmul.cpp:94]   --->   Operation 7392 'icmp' 'icmp_ln94_844' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 7393 [1/1] (0.97ns)   --->   "%icmp_ln94_845 = icmp_eq  i23 %trunc_ln94_422, i23 0" [../src/matmul.cpp:94]   --->   Operation 7393 'icmp' 'icmp_ln94_845' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 7394 [2/2] (3.34ns)   --->   "%tmp_844 = fcmp_olt  i32 %out_pool_load_420, i32 0" [../src/matmul.cpp:94]   --->   Operation 7394 'fcmp' 'tmp_844' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 859 <SV = 857> <Delay = 5.03>
ST_859 : Operation 7395 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_422)   --->   "%or_ln94_422 = or i1 %icmp_ln94_845, i1 %icmp_ln94_844" [../src/matmul.cpp:94]   --->   Operation 7395 'or' 'or_ln94_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 7396 [1/2] (3.34ns)   --->   "%tmp_844 = fcmp_olt  i32 %out_pool_load_420, i32 0" [../src/matmul.cpp:94]   --->   Operation 7396 'fcmp' 'tmp_844' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 7397 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_422 = and i1 %or_ln94_422, i1 %tmp_844" [../src/matmul.cpp:94]   --->   Operation 7397 'and' 'and_ln94_422' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 7398 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_422, void %._crit_edge133, void" [../src/matmul.cpp:94]   --->   Operation 7398 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_859 : Operation 7399 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_57" [../src/matmul.cpp:95]   --->   Operation 7399 'store' 'store_ln95' <Predicate = (and_ln94_422)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_859 : Operation 7400 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge133" [../src/matmul.cpp:95]   --->   Operation 7400 'br' 'br_ln95' <Predicate = (and_ln94_422)> <Delay = 0.00>
ST_859 : Operation 7401 [2/2] (1.35ns)   --->   "%out_pool_load_421 = load i11 %out_pool_addr_58" [../src/matmul.cpp:94]   --->   Operation 7401 'load' 'out_pool_load_421' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 860 <SV = 858> <Delay = 4.70>
ST_860 : Operation 7402 [1/2] (1.35ns)   --->   "%out_pool_load_421 = load i11 %out_pool_addr_58" [../src/matmul.cpp:94]   --->   Operation 7402 'load' 'out_pool_load_421' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_860 : Operation 7403 [1/1] (0.00ns)   --->   "%bitcast_ln94_423 = bitcast i32 %out_pool_load_421" [../src/matmul.cpp:94]   --->   Operation 7403 'bitcast' 'bitcast_ln94_423' <Predicate = true> <Delay = 0.00>
ST_860 : Operation 7404 [1/1] (0.00ns)   --->   "%tmp_845 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_423, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7404 'partselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_860 : Operation 7405 [1/1] (0.00ns)   --->   "%trunc_ln94_423 = trunc i32 %bitcast_ln94_423" [../src/matmul.cpp:94]   --->   Operation 7405 'trunc' 'trunc_ln94_423' <Predicate = true> <Delay = 0.00>
ST_860 : Operation 7406 [1/1] (0.85ns)   --->   "%icmp_ln94_846 = icmp_ne  i8 %tmp_845, i8 255" [../src/matmul.cpp:94]   --->   Operation 7406 'icmp' 'icmp_ln94_846' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 7407 [1/1] (0.97ns)   --->   "%icmp_ln94_847 = icmp_eq  i23 %trunc_ln94_423, i23 0" [../src/matmul.cpp:94]   --->   Operation 7407 'icmp' 'icmp_ln94_847' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 7408 [2/2] (3.34ns)   --->   "%tmp_846 = fcmp_olt  i32 %out_pool_load_421, i32 0" [../src/matmul.cpp:94]   --->   Operation 7408 'fcmp' 'tmp_846' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 859> <Delay = 5.03>
ST_861 : Operation 7409 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_423)   --->   "%or_ln94_423 = or i1 %icmp_ln94_847, i1 %icmp_ln94_846" [../src/matmul.cpp:94]   --->   Operation 7409 'or' 'or_ln94_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 7410 [1/2] (3.34ns)   --->   "%tmp_846 = fcmp_olt  i32 %out_pool_load_421, i32 0" [../src/matmul.cpp:94]   --->   Operation 7410 'fcmp' 'tmp_846' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 7411 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_423 = and i1 %or_ln94_423, i1 %tmp_846" [../src/matmul.cpp:94]   --->   Operation 7411 'and' 'and_ln94_423' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 7412 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_423, void %._crit_edge134, void" [../src/matmul.cpp:94]   --->   Operation 7412 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 7413 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_58" [../src/matmul.cpp:95]   --->   Operation 7413 'store' 'store_ln95' <Predicate = (and_ln94_423)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_861 : Operation 7414 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge134" [../src/matmul.cpp:95]   --->   Operation 7414 'br' 'br_ln95' <Predicate = (and_ln94_423)> <Delay = 0.00>
ST_861 : Operation 7415 [2/2] (1.35ns)   --->   "%out_pool_load_422 = load i11 %out_pool_addr_59" [../src/matmul.cpp:94]   --->   Operation 7415 'load' 'out_pool_load_422' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 862 <SV = 860> <Delay = 4.70>
ST_862 : Operation 7416 [1/2] (1.35ns)   --->   "%out_pool_load_422 = load i11 %out_pool_addr_59" [../src/matmul.cpp:94]   --->   Operation 7416 'load' 'out_pool_load_422' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_862 : Operation 7417 [1/1] (0.00ns)   --->   "%bitcast_ln94_424 = bitcast i32 %out_pool_load_422" [../src/matmul.cpp:94]   --->   Operation 7417 'bitcast' 'bitcast_ln94_424' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 7418 [1/1] (0.00ns)   --->   "%tmp_847 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_424, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7418 'partselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 7419 [1/1] (0.00ns)   --->   "%trunc_ln94_424 = trunc i32 %bitcast_ln94_424" [../src/matmul.cpp:94]   --->   Operation 7419 'trunc' 'trunc_ln94_424' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 7420 [1/1] (0.85ns)   --->   "%icmp_ln94_848 = icmp_ne  i8 %tmp_847, i8 255" [../src/matmul.cpp:94]   --->   Operation 7420 'icmp' 'icmp_ln94_848' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 7421 [1/1] (0.97ns)   --->   "%icmp_ln94_849 = icmp_eq  i23 %trunc_ln94_424, i23 0" [../src/matmul.cpp:94]   --->   Operation 7421 'icmp' 'icmp_ln94_849' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 7422 [2/2] (3.34ns)   --->   "%tmp_848 = fcmp_olt  i32 %out_pool_load_422, i32 0" [../src/matmul.cpp:94]   --->   Operation 7422 'fcmp' 'tmp_848' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 861> <Delay = 5.03>
ST_863 : Operation 7423 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_424)   --->   "%or_ln94_424 = or i1 %icmp_ln94_849, i1 %icmp_ln94_848" [../src/matmul.cpp:94]   --->   Operation 7423 'or' 'or_ln94_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 7424 [1/2] (3.34ns)   --->   "%tmp_848 = fcmp_olt  i32 %out_pool_load_422, i32 0" [../src/matmul.cpp:94]   --->   Operation 7424 'fcmp' 'tmp_848' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 7425 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_424 = and i1 %or_ln94_424, i1 %tmp_848" [../src/matmul.cpp:94]   --->   Operation 7425 'and' 'and_ln94_424' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 7426 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_424, void %._crit_edge135, void" [../src/matmul.cpp:94]   --->   Operation 7426 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_863 : Operation 7427 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_59" [../src/matmul.cpp:95]   --->   Operation 7427 'store' 'store_ln95' <Predicate = (and_ln94_424)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_863 : Operation 7428 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge135" [../src/matmul.cpp:95]   --->   Operation 7428 'br' 'br_ln95' <Predicate = (and_ln94_424)> <Delay = 0.00>
ST_863 : Operation 7429 [2/2] (1.35ns)   --->   "%out_pool_load_423 = load i11 %out_pool_addr_60" [../src/matmul.cpp:94]   --->   Operation 7429 'load' 'out_pool_load_423' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 864 <SV = 862> <Delay = 4.70>
ST_864 : Operation 7430 [1/2] (1.35ns)   --->   "%out_pool_load_423 = load i11 %out_pool_addr_60" [../src/matmul.cpp:94]   --->   Operation 7430 'load' 'out_pool_load_423' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_864 : Operation 7431 [1/1] (0.00ns)   --->   "%bitcast_ln94_425 = bitcast i32 %out_pool_load_423" [../src/matmul.cpp:94]   --->   Operation 7431 'bitcast' 'bitcast_ln94_425' <Predicate = true> <Delay = 0.00>
ST_864 : Operation 7432 [1/1] (0.00ns)   --->   "%tmp_849 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_425, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7432 'partselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_864 : Operation 7433 [1/1] (0.00ns)   --->   "%trunc_ln94_425 = trunc i32 %bitcast_ln94_425" [../src/matmul.cpp:94]   --->   Operation 7433 'trunc' 'trunc_ln94_425' <Predicate = true> <Delay = 0.00>
ST_864 : Operation 7434 [1/1] (0.85ns)   --->   "%icmp_ln94_850 = icmp_ne  i8 %tmp_849, i8 255" [../src/matmul.cpp:94]   --->   Operation 7434 'icmp' 'icmp_ln94_850' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 7435 [1/1] (0.97ns)   --->   "%icmp_ln94_851 = icmp_eq  i23 %trunc_ln94_425, i23 0" [../src/matmul.cpp:94]   --->   Operation 7435 'icmp' 'icmp_ln94_851' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 7436 [2/2] (3.34ns)   --->   "%tmp_850 = fcmp_olt  i32 %out_pool_load_423, i32 0" [../src/matmul.cpp:94]   --->   Operation 7436 'fcmp' 'tmp_850' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 863> <Delay = 5.03>
ST_865 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_425)   --->   "%or_ln94_425 = or i1 %icmp_ln94_851, i1 %icmp_ln94_850" [../src/matmul.cpp:94]   --->   Operation 7437 'or' 'or_ln94_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 7438 [1/2] (3.34ns)   --->   "%tmp_850 = fcmp_olt  i32 %out_pool_load_423, i32 0" [../src/matmul.cpp:94]   --->   Operation 7438 'fcmp' 'tmp_850' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 7439 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_425 = and i1 %or_ln94_425, i1 %tmp_850" [../src/matmul.cpp:94]   --->   Operation 7439 'and' 'and_ln94_425' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 7440 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_425, void %._crit_edge136, void" [../src/matmul.cpp:94]   --->   Operation 7440 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 7441 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_60" [../src/matmul.cpp:95]   --->   Operation 7441 'store' 'store_ln95' <Predicate = (and_ln94_425)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_865 : Operation 7442 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge136" [../src/matmul.cpp:95]   --->   Operation 7442 'br' 'br_ln95' <Predicate = (and_ln94_425)> <Delay = 0.00>
ST_865 : Operation 7443 [2/2] (1.35ns)   --->   "%out_pool_load_424 = load i11 %out_pool_addr_61" [../src/matmul.cpp:94]   --->   Operation 7443 'load' 'out_pool_load_424' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 866 <SV = 864> <Delay = 4.70>
ST_866 : Operation 7444 [1/2] (1.35ns)   --->   "%out_pool_load_424 = load i11 %out_pool_addr_61" [../src/matmul.cpp:94]   --->   Operation 7444 'load' 'out_pool_load_424' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_866 : Operation 7445 [1/1] (0.00ns)   --->   "%bitcast_ln94_426 = bitcast i32 %out_pool_load_424" [../src/matmul.cpp:94]   --->   Operation 7445 'bitcast' 'bitcast_ln94_426' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 7446 [1/1] (0.00ns)   --->   "%tmp_851 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_426, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7446 'partselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 7447 [1/1] (0.00ns)   --->   "%trunc_ln94_426 = trunc i32 %bitcast_ln94_426" [../src/matmul.cpp:94]   --->   Operation 7447 'trunc' 'trunc_ln94_426' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 7448 [1/1] (0.85ns)   --->   "%icmp_ln94_852 = icmp_ne  i8 %tmp_851, i8 255" [../src/matmul.cpp:94]   --->   Operation 7448 'icmp' 'icmp_ln94_852' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 7449 [1/1] (0.97ns)   --->   "%icmp_ln94_853 = icmp_eq  i23 %trunc_ln94_426, i23 0" [../src/matmul.cpp:94]   --->   Operation 7449 'icmp' 'icmp_ln94_853' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 7450 [2/2] (3.34ns)   --->   "%tmp_852 = fcmp_olt  i32 %out_pool_load_424, i32 0" [../src/matmul.cpp:94]   --->   Operation 7450 'fcmp' 'tmp_852' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 867 <SV = 865> <Delay = 5.03>
ST_867 : Operation 7451 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_426)   --->   "%or_ln94_426 = or i1 %icmp_ln94_853, i1 %icmp_ln94_852" [../src/matmul.cpp:94]   --->   Operation 7451 'or' 'or_ln94_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 7452 [1/2] (3.34ns)   --->   "%tmp_852 = fcmp_olt  i32 %out_pool_load_424, i32 0" [../src/matmul.cpp:94]   --->   Operation 7452 'fcmp' 'tmp_852' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 7453 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_426 = and i1 %or_ln94_426, i1 %tmp_852" [../src/matmul.cpp:94]   --->   Operation 7453 'and' 'and_ln94_426' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 7454 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_426, void %._crit_edge137, void" [../src/matmul.cpp:94]   --->   Operation 7454 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_867 : Operation 7455 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_61" [../src/matmul.cpp:95]   --->   Operation 7455 'store' 'store_ln95' <Predicate = (and_ln94_426)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_867 : Operation 7456 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge137" [../src/matmul.cpp:95]   --->   Operation 7456 'br' 'br_ln95' <Predicate = (and_ln94_426)> <Delay = 0.00>
ST_867 : Operation 7457 [2/2] (1.35ns)   --->   "%out_pool_load_425 = load i11 %out_pool_addr_62" [../src/matmul.cpp:94]   --->   Operation 7457 'load' 'out_pool_load_425' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 868 <SV = 866> <Delay = 4.70>
ST_868 : Operation 7458 [1/2] (1.35ns)   --->   "%out_pool_load_425 = load i11 %out_pool_addr_62" [../src/matmul.cpp:94]   --->   Operation 7458 'load' 'out_pool_load_425' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_868 : Operation 7459 [1/1] (0.00ns)   --->   "%bitcast_ln94_427 = bitcast i32 %out_pool_load_425" [../src/matmul.cpp:94]   --->   Operation 7459 'bitcast' 'bitcast_ln94_427' <Predicate = true> <Delay = 0.00>
ST_868 : Operation 7460 [1/1] (0.00ns)   --->   "%tmp_853 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_427, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7460 'partselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_868 : Operation 7461 [1/1] (0.00ns)   --->   "%trunc_ln94_427 = trunc i32 %bitcast_ln94_427" [../src/matmul.cpp:94]   --->   Operation 7461 'trunc' 'trunc_ln94_427' <Predicate = true> <Delay = 0.00>
ST_868 : Operation 7462 [1/1] (0.85ns)   --->   "%icmp_ln94_854 = icmp_ne  i8 %tmp_853, i8 255" [../src/matmul.cpp:94]   --->   Operation 7462 'icmp' 'icmp_ln94_854' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 7463 [1/1] (0.97ns)   --->   "%icmp_ln94_855 = icmp_eq  i23 %trunc_ln94_427, i23 0" [../src/matmul.cpp:94]   --->   Operation 7463 'icmp' 'icmp_ln94_855' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 7464 [2/2] (3.34ns)   --->   "%tmp_854 = fcmp_olt  i32 %out_pool_load_425, i32 0" [../src/matmul.cpp:94]   --->   Operation 7464 'fcmp' 'tmp_854' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 867> <Delay = 5.03>
ST_869 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_427)   --->   "%or_ln94_427 = or i1 %icmp_ln94_855, i1 %icmp_ln94_854" [../src/matmul.cpp:94]   --->   Operation 7465 'or' 'or_ln94_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 7466 [1/2] (3.34ns)   --->   "%tmp_854 = fcmp_olt  i32 %out_pool_load_425, i32 0" [../src/matmul.cpp:94]   --->   Operation 7466 'fcmp' 'tmp_854' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 7467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_427 = and i1 %or_ln94_427, i1 %tmp_854" [../src/matmul.cpp:94]   --->   Operation 7467 'and' 'and_ln94_427' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 7468 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_427, void %._crit_edge138, void" [../src/matmul.cpp:94]   --->   Operation 7468 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 7469 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_62" [../src/matmul.cpp:95]   --->   Operation 7469 'store' 'store_ln95' <Predicate = (and_ln94_427)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_869 : Operation 7470 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge138" [../src/matmul.cpp:95]   --->   Operation 7470 'br' 'br_ln95' <Predicate = (and_ln94_427)> <Delay = 0.00>
ST_869 : Operation 7471 [2/2] (1.35ns)   --->   "%out_pool_load_426 = load i11 %out_pool_addr_63" [../src/matmul.cpp:94]   --->   Operation 7471 'load' 'out_pool_load_426' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 870 <SV = 868> <Delay = 4.70>
ST_870 : Operation 7472 [1/2] (1.35ns)   --->   "%out_pool_load_426 = load i11 %out_pool_addr_63" [../src/matmul.cpp:94]   --->   Operation 7472 'load' 'out_pool_load_426' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_870 : Operation 7473 [1/1] (0.00ns)   --->   "%bitcast_ln94_428 = bitcast i32 %out_pool_load_426" [../src/matmul.cpp:94]   --->   Operation 7473 'bitcast' 'bitcast_ln94_428' <Predicate = true> <Delay = 0.00>
ST_870 : Operation 7474 [1/1] (0.00ns)   --->   "%tmp_855 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_428, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7474 'partselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_870 : Operation 7475 [1/1] (0.00ns)   --->   "%trunc_ln94_428 = trunc i32 %bitcast_ln94_428" [../src/matmul.cpp:94]   --->   Operation 7475 'trunc' 'trunc_ln94_428' <Predicate = true> <Delay = 0.00>
ST_870 : Operation 7476 [1/1] (0.85ns)   --->   "%icmp_ln94_856 = icmp_ne  i8 %tmp_855, i8 255" [../src/matmul.cpp:94]   --->   Operation 7476 'icmp' 'icmp_ln94_856' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 7477 [1/1] (0.97ns)   --->   "%icmp_ln94_857 = icmp_eq  i23 %trunc_ln94_428, i23 0" [../src/matmul.cpp:94]   --->   Operation 7477 'icmp' 'icmp_ln94_857' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 7478 [2/2] (3.34ns)   --->   "%tmp_856 = fcmp_olt  i32 %out_pool_load_426, i32 0" [../src/matmul.cpp:94]   --->   Operation 7478 'fcmp' 'tmp_856' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 871 <SV = 869> <Delay = 5.03>
ST_871 : Operation 7479 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_428)   --->   "%or_ln94_428 = or i1 %icmp_ln94_857, i1 %icmp_ln94_856" [../src/matmul.cpp:94]   --->   Operation 7479 'or' 'or_ln94_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 7480 [1/2] (3.34ns)   --->   "%tmp_856 = fcmp_olt  i32 %out_pool_load_426, i32 0" [../src/matmul.cpp:94]   --->   Operation 7480 'fcmp' 'tmp_856' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 7481 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_428 = and i1 %or_ln94_428, i1 %tmp_856" [../src/matmul.cpp:94]   --->   Operation 7481 'and' 'and_ln94_428' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 7482 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_428, void %._crit_edge139, void" [../src/matmul.cpp:94]   --->   Operation 7482 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_871 : Operation 7483 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_63" [../src/matmul.cpp:95]   --->   Operation 7483 'store' 'store_ln95' <Predicate = (and_ln94_428)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_871 : Operation 7484 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge139" [../src/matmul.cpp:95]   --->   Operation 7484 'br' 'br_ln95' <Predicate = (and_ln94_428)> <Delay = 0.00>
ST_871 : Operation 7485 [2/2] (1.35ns)   --->   "%out_pool_load_427 = load i11 %out_pool_addr_64" [../src/matmul.cpp:94]   --->   Operation 7485 'load' 'out_pool_load_427' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 872 <SV = 870> <Delay = 4.70>
ST_872 : Operation 7486 [1/2] (1.35ns)   --->   "%out_pool_load_427 = load i11 %out_pool_addr_64" [../src/matmul.cpp:94]   --->   Operation 7486 'load' 'out_pool_load_427' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_872 : Operation 7487 [1/1] (0.00ns)   --->   "%bitcast_ln94_429 = bitcast i32 %out_pool_load_427" [../src/matmul.cpp:94]   --->   Operation 7487 'bitcast' 'bitcast_ln94_429' <Predicate = true> <Delay = 0.00>
ST_872 : Operation 7488 [1/1] (0.00ns)   --->   "%tmp_857 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_429, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7488 'partselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_872 : Operation 7489 [1/1] (0.00ns)   --->   "%trunc_ln94_429 = trunc i32 %bitcast_ln94_429" [../src/matmul.cpp:94]   --->   Operation 7489 'trunc' 'trunc_ln94_429' <Predicate = true> <Delay = 0.00>
ST_872 : Operation 7490 [1/1] (0.85ns)   --->   "%icmp_ln94_858 = icmp_ne  i8 %tmp_857, i8 255" [../src/matmul.cpp:94]   --->   Operation 7490 'icmp' 'icmp_ln94_858' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 7491 [1/1] (0.97ns)   --->   "%icmp_ln94_859 = icmp_eq  i23 %trunc_ln94_429, i23 0" [../src/matmul.cpp:94]   --->   Operation 7491 'icmp' 'icmp_ln94_859' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 7492 [2/2] (3.34ns)   --->   "%tmp_858 = fcmp_olt  i32 %out_pool_load_427, i32 0" [../src/matmul.cpp:94]   --->   Operation 7492 'fcmp' 'tmp_858' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 871> <Delay = 5.03>
ST_873 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_429)   --->   "%or_ln94_429 = or i1 %icmp_ln94_859, i1 %icmp_ln94_858" [../src/matmul.cpp:94]   --->   Operation 7493 'or' 'or_ln94_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 7494 [1/2] (3.34ns)   --->   "%tmp_858 = fcmp_olt  i32 %out_pool_load_427, i32 0" [../src/matmul.cpp:94]   --->   Operation 7494 'fcmp' 'tmp_858' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 7495 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_429 = and i1 %or_ln94_429, i1 %tmp_858" [../src/matmul.cpp:94]   --->   Operation 7495 'and' 'and_ln94_429' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 7496 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_429, void %._crit_edge140, void" [../src/matmul.cpp:94]   --->   Operation 7496 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 7497 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_64" [../src/matmul.cpp:95]   --->   Operation 7497 'store' 'store_ln95' <Predicate = (and_ln94_429)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_873 : Operation 7498 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge140" [../src/matmul.cpp:95]   --->   Operation 7498 'br' 'br_ln95' <Predicate = (and_ln94_429)> <Delay = 0.00>
ST_873 : Operation 7499 [2/2] (1.35ns)   --->   "%out_pool_load_428 = load i11 %out_pool_addr_65" [../src/matmul.cpp:94]   --->   Operation 7499 'load' 'out_pool_load_428' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 874 <SV = 872> <Delay = 4.70>
ST_874 : Operation 7500 [1/2] (1.35ns)   --->   "%out_pool_load_428 = load i11 %out_pool_addr_65" [../src/matmul.cpp:94]   --->   Operation 7500 'load' 'out_pool_load_428' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_874 : Operation 7501 [1/1] (0.00ns)   --->   "%bitcast_ln94_430 = bitcast i32 %out_pool_load_428" [../src/matmul.cpp:94]   --->   Operation 7501 'bitcast' 'bitcast_ln94_430' <Predicate = true> <Delay = 0.00>
ST_874 : Operation 7502 [1/1] (0.00ns)   --->   "%tmp_859 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_430, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7502 'partselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_874 : Operation 7503 [1/1] (0.00ns)   --->   "%trunc_ln94_430 = trunc i32 %bitcast_ln94_430" [../src/matmul.cpp:94]   --->   Operation 7503 'trunc' 'trunc_ln94_430' <Predicate = true> <Delay = 0.00>
ST_874 : Operation 7504 [1/1] (0.85ns)   --->   "%icmp_ln94_860 = icmp_ne  i8 %tmp_859, i8 255" [../src/matmul.cpp:94]   --->   Operation 7504 'icmp' 'icmp_ln94_860' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 7505 [1/1] (0.97ns)   --->   "%icmp_ln94_861 = icmp_eq  i23 %trunc_ln94_430, i23 0" [../src/matmul.cpp:94]   --->   Operation 7505 'icmp' 'icmp_ln94_861' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 7506 [2/2] (3.34ns)   --->   "%tmp_860 = fcmp_olt  i32 %out_pool_load_428, i32 0" [../src/matmul.cpp:94]   --->   Operation 7506 'fcmp' 'tmp_860' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 875 <SV = 873> <Delay = 5.03>
ST_875 : Operation 7507 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_430)   --->   "%or_ln94_430 = or i1 %icmp_ln94_861, i1 %icmp_ln94_860" [../src/matmul.cpp:94]   --->   Operation 7507 'or' 'or_ln94_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 7508 [1/2] (3.34ns)   --->   "%tmp_860 = fcmp_olt  i32 %out_pool_load_428, i32 0" [../src/matmul.cpp:94]   --->   Operation 7508 'fcmp' 'tmp_860' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 7509 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_430 = and i1 %or_ln94_430, i1 %tmp_860" [../src/matmul.cpp:94]   --->   Operation 7509 'and' 'and_ln94_430' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 7510 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_430, void %._crit_edge141, void" [../src/matmul.cpp:94]   --->   Operation 7510 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_875 : Operation 7511 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_65" [../src/matmul.cpp:95]   --->   Operation 7511 'store' 'store_ln95' <Predicate = (and_ln94_430)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_875 : Operation 7512 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge141" [../src/matmul.cpp:95]   --->   Operation 7512 'br' 'br_ln95' <Predicate = (and_ln94_430)> <Delay = 0.00>
ST_875 : Operation 7513 [2/2] (1.35ns)   --->   "%out_pool_load_429 = load i11 %out_pool_addr_66" [../src/matmul.cpp:94]   --->   Operation 7513 'load' 'out_pool_load_429' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 876 <SV = 874> <Delay = 4.70>
ST_876 : Operation 7514 [1/2] (1.35ns)   --->   "%out_pool_load_429 = load i11 %out_pool_addr_66" [../src/matmul.cpp:94]   --->   Operation 7514 'load' 'out_pool_load_429' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_876 : Operation 7515 [1/1] (0.00ns)   --->   "%bitcast_ln94_431 = bitcast i32 %out_pool_load_429" [../src/matmul.cpp:94]   --->   Operation 7515 'bitcast' 'bitcast_ln94_431' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 7516 [1/1] (0.00ns)   --->   "%tmp_861 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_431, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7516 'partselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 7517 [1/1] (0.00ns)   --->   "%trunc_ln94_431 = trunc i32 %bitcast_ln94_431" [../src/matmul.cpp:94]   --->   Operation 7517 'trunc' 'trunc_ln94_431' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 7518 [1/1] (0.85ns)   --->   "%icmp_ln94_862 = icmp_ne  i8 %tmp_861, i8 255" [../src/matmul.cpp:94]   --->   Operation 7518 'icmp' 'icmp_ln94_862' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 7519 [1/1] (0.97ns)   --->   "%icmp_ln94_863 = icmp_eq  i23 %trunc_ln94_431, i23 0" [../src/matmul.cpp:94]   --->   Operation 7519 'icmp' 'icmp_ln94_863' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 7520 [2/2] (3.34ns)   --->   "%tmp_862 = fcmp_olt  i32 %out_pool_load_429, i32 0" [../src/matmul.cpp:94]   --->   Operation 7520 'fcmp' 'tmp_862' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 875> <Delay = 5.03>
ST_877 : Operation 7521 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_431)   --->   "%or_ln94_431 = or i1 %icmp_ln94_863, i1 %icmp_ln94_862" [../src/matmul.cpp:94]   --->   Operation 7521 'or' 'or_ln94_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 7522 [1/2] (3.34ns)   --->   "%tmp_862 = fcmp_olt  i32 %out_pool_load_429, i32 0" [../src/matmul.cpp:94]   --->   Operation 7522 'fcmp' 'tmp_862' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 7523 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_431 = and i1 %or_ln94_431, i1 %tmp_862" [../src/matmul.cpp:94]   --->   Operation 7523 'and' 'and_ln94_431' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 7524 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_431, void %._crit_edge142, void" [../src/matmul.cpp:94]   --->   Operation 7524 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 7525 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_66" [../src/matmul.cpp:95]   --->   Operation 7525 'store' 'store_ln95' <Predicate = (and_ln94_431)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_877 : Operation 7526 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge142" [../src/matmul.cpp:95]   --->   Operation 7526 'br' 'br_ln95' <Predicate = (and_ln94_431)> <Delay = 0.00>
ST_877 : Operation 7527 [2/2] (1.35ns)   --->   "%out_pool_load_430 = load i11 %out_pool_addr_67" [../src/matmul.cpp:94]   --->   Operation 7527 'load' 'out_pool_load_430' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 878 <SV = 876> <Delay = 4.70>
ST_878 : Operation 7528 [1/2] (1.35ns)   --->   "%out_pool_load_430 = load i11 %out_pool_addr_67" [../src/matmul.cpp:94]   --->   Operation 7528 'load' 'out_pool_load_430' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_878 : Operation 7529 [1/1] (0.00ns)   --->   "%bitcast_ln94_432 = bitcast i32 %out_pool_load_430" [../src/matmul.cpp:94]   --->   Operation 7529 'bitcast' 'bitcast_ln94_432' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 7530 [1/1] (0.00ns)   --->   "%tmp_863 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_432, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7530 'partselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 7531 [1/1] (0.00ns)   --->   "%trunc_ln94_432 = trunc i32 %bitcast_ln94_432" [../src/matmul.cpp:94]   --->   Operation 7531 'trunc' 'trunc_ln94_432' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 7532 [1/1] (0.85ns)   --->   "%icmp_ln94_864 = icmp_ne  i8 %tmp_863, i8 255" [../src/matmul.cpp:94]   --->   Operation 7532 'icmp' 'icmp_ln94_864' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 7533 [1/1] (0.97ns)   --->   "%icmp_ln94_865 = icmp_eq  i23 %trunc_ln94_432, i23 0" [../src/matmul.cpp:94]   --->   Operation 7533 'icmp' 'icmp_ln94_865' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 7534 [2/2] (3.34ns)   --->   "%tmp_864 = fcmp_olt  i32 %out_pool_load_430, i32 0" [../src/matmul.cpp:94]   --->   Operation 7534 'fcmp' 'tmp_864' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 879 <SV = 877> <Delay = 5.03>
ST_879 : Operation 7535 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_432)   --->   "%or_ln94_432 = or i1 %icmp_ln94_865, i1 %icmp_ln94_864" [../src/matmul.cpp:94]   --->   Operation 7535 'or' 'or_ln94_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 7536 [1/2] (3.34ns)   --->   "%tmp_864 = fcmp_olt  i32 %out_pool_load_430, i32 0" [../src/matmul.cpp:94]   --->   Operation 7536 'fcmp' 'tmp_864' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 7537 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_432 = and i1 %or_ln94_432, i1 %tmp_864" [../src/matmul.cpp:94]   --->   Operation 7537 'and' 'and_ln94_432' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 7538 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_432, void %._crit_edge143, void" [../src/matmul.cpp:94]   --->   Operation 7538 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 7539 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_67" [../src/matmul.cpp:95]   --->   Operation 7539 'store' 'store_ln95' <Predicate = (and_ln94_432)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_879 : Operation 7540 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge143" [../src/matmul.cpp:95]   --->   Operation 7540 'br' 'br_ln95' <Predicate = (and_ln94_432)> <Delay = 0.00>
ST_879 : Operation 7541 [2/2] (1.35ns)   --->   "%out_pool_load_431 = load i11 %out_pool_addr_68" [../src/matmul.cpp:94]   --->   Operation 7541 'load' 'out_pool_load_431' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 880 <SV = 878> <Delay = 4.70>
ST_880 : Operation 7542 [1/2] (1.35ns)   --->   "%out_pool_load_431 = load i11 %out_pool_addr_68" [../src/matmul.cpp:94]   --->   Operation 7542 'load' 'out_pool_load_431' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_880 : Operation 7543 [1/1] (0.00ns)   --->   "%bitcast_ln94_433 = bitcast i32 %out_pool_load_431" [../src/matmul.cpp:94]   --->   Operation 7543 'bitcast' 'bitcast_ln94_433' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 7544 [1/1] (0.00ns)   --->   "%tmp_865 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_433, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7544 'partselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 7545 [1/1] (0.00ns)   --->   "%trunc_ln94_433 = trunc i32 %bitcast_ln94_433" [../src/matmul.cpp:94]   --->   Operation 7545 'trunc' 'trunc_ln94_433' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 7546 [1/1] (0.85ns)   --->   "%icmp_ln94_866 = icmp_ne  i8 %tmp_865, i8 255" [../src/matmul.cpp:94]   --->   Operation 7546 'icmp' 'icmp_ln94_866' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 7547 [1/1] (0.97ns)   --->   "%icmp_ln94_867 = icmp_eq  i23 %trunc_ln94_433, i23 0" [../src/matmul.cpp:94]   --->   Operation 7547 'icmp' 'icmp_ln94_867' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 7548 [2/2] (3.34ns)   --->   "%tmp_866 = fcmp_olt  i32 %out_pool_load_431, i32 0" [../src/matmul.cpp:94]   --->   Operation 7548 'fcmp' 'tmp_866' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 879> <Delay = 5.03>
ST_881 : Operation 7549 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_433)   --->   "%or_ln94_433 = or i1 %icmp_ln94_867, i1 %icmp_ln94_866" [../src/matmul.cpp:94]   --->   Operation 7549 'or' 'or_ln94_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 7550 [1/2] (3.34ns)   --->   "%tmp_866 = fcmp_olt  i32 %out_pool_load_431, i32 0" [../src/matmul.cpp:94]   --->   Operation 7550 'fcmp' 'tmp_866' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 7551 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_433 = and i1 %or_ln94_433, i1 %tmp_866" [../src/matmul.cpp:94]   --->   Operation 7551 'and' 'and_ln94_433' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 7552 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_433, void %._crit_edge144, void" [../src/matmul.cpp:94]   --->   Operation 7552 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 7553 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_68" [../src/matmul.cpp:95]   --->   Operation 7553 'store' 'store_ln95' <Predicate = (and_ln94_433)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_881 : Operation 7554 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge144" [../src/matmul.cpp:95]   --->   Operation 7554 'br' 'br_ln95' <Predicate = (and_ln94_433)> <Delay = 0.00>
ST_881 : Operation 7555 [2/2] (1.35ns)   --->   "%out_pool_load_432 = load i11 %out_pool_addr_69" [../src/matmul.cpp:94]   --->   Operation 7555 'load' 'out_pool_load_432' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 882 <SV = 880> <Delay = 4.70>
ST_882 : Operation 7556 [1/2] (1.35ns)   --->   "%out_pool_load_432 = load i11 %out_pool_addr_69" [../src/matmul.cpp:94]   --->   Operation 7556 'load' 'out_pool_load_432' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_882 : Operation 7557 [1/1] (0.00ns)   --->   "%bitcast_ln94_434 = bitcast i32 %out_pool_load_432" [../src/matmul.cpp:94]   --->   Operation 7557 'bitcast' 'bitcast_ln94_434' <Predicate = true> <Delay = 0.00>
ST_882 : Operation 7558 [1/1] (0.00ns)   --->   "%tmp_867 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_434, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7558 'partselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_882 : Operation 7559 [1/1] (0.00ns)   --->   "%trunc_ln94_434 = trunc i32 %bitcast_ln94_434" [../src/matmul.cpp:94]   --->   Operation 7559 'trunc' 'trunc_ln94_434' <Predicate = true> <Delay = 0.00>
ST_882 : Operation 7560 [1/1] (0.85ns)   --->   "%icmp_ln94_868 = icmp_ne  i8 %tmp_867, i8 255" [../src/matmul.cpp:94]   --->   Operation 7560 'icmp' 'icmp_ln94_868' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 7561 [1/1] (0.97ns)   --->   "%icmp_ln94_869 = icmp_eq  i23 %trunc_ln94_434, i23 0" [../src/matmul.cpp:94]   --->   Operation 7561 'icmp' 'icmp_ln94_869' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 7562 [2/2] (3.34ns)   --->   "%tmp_868 = fcmp_olt  i32 %out_pool_load_432, i32 0" [../src/matmul.cpp:94]   --->   Operation 7562 'fcmp' 'tmp_868' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 881> <Delay = 5.03>
ST_883 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_434)   --->   "%or_ln94_434 = or i1 %icmp_ln94_869, i1 %icmp_ln94_868" [../src/matmul.cpp:94]   --->   Operation 7563 'or' 'or_ln94_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 7564 [1/2] (3.34ns)   --->   "%tmp_868 = fcmp_olt  i32 %out_pool_load_432, i32 0" [../src/matmul.cpp:94]   --->   Operation 7564 'fcmp' 'tmp_868' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 7565 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_434 = and i1 %or_ln94_434, i1 %tmp_868" [../src/matmul.cpp:94]   --->   Operation 7565 'and' 'and_ln94_434' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 7566 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_434, void %._crit_edge145, void" [../src/matmul.cpp:94]   --->   Operation 7566 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_883 : Operation 7567 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_69" [../src/matmul.cpp:95]   --->   Operation 7567 'store' 'store_ln95' <Predicate = (and_ln94_434)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_883 : Operation 7568 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge145" [../src/matmul.cpp:95]   --->   Operation 7568 'br' 'br_ln95' <Predicate = (and_ln94_434)> <Delay = 0.00>
ST_883 : Operation 7569 [2/2] (1.35ns)   --->   "%out_pool_load_433 = load i11 %out_pool_addr_70" [../src/matmul.cpp:94]   --->   Operation 7569 'load' 'out_pool_load_433' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 884 <SV = 882> <Delay = 4.70>
ST_884 : Operation 7570 [1/2] (1.35ns)   --->   "%out_pool_load_433 = load i11 %out_pool_addr_70" [../src/matmul.cpp:94]   --->   Operation 7570 'load' 'out_pool_load_433' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_884 : Operation 7571 [1/1] (0.00ns)   --->   "%bitcast_ln94_435 = bitcast i32 %out_pool_load_433" [../src/matmul.cpp:94]   --->   Operation 7571 'bitcast' 'bitcast_ln94_435' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 7572 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_435, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7572 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 7573 [1/1] (0.00ns)   --->   "%trunc_ln94_435 = trunc i32 %bitcast_ln94_435" [../src/matmul.cpp:94]   --->   Operation 7573 'trunc' 'trunc_ln94_435' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 7574 [1/1] (0.85ns)   --->   "%icmp_ln94_870 = icmp_ne  i8 %tmp_869, i8 255" [../src/matmul.cpp:94]   --->   Operation 7574 'icmp' 'icmp_ln94_870' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 7575 [1/1] (0.97ns)   --->   "%icmp_ln94_871 = icmp_eq  i23 %trunc_ln94_435, i23 0" [../src/matmul.cpp:94]   --->   Operation 7575 'icmp' 'icmp_ln94_871' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 7576 [2/2] (3.34ns)   --->   "%tmp_870 = fcmp_olt  i32 %out_pool_load_433, i32 0" [../src/matmul.cpp:94]   --->   Operation 7576 'fcmp' 'tmp_870' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 883> <Delay = 5.03>
ST_885 : Operation 7577 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_435)   --->   "%or_ln94_435 = or i1 %icmp_ln94_871, i1 %icmp_ln94_870" [../src/matmul.cpp:94]   --->   Operation 7577 'or' 'or_ln94_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 7578 [1/2] (3.34ns)   --->   "%tmp_870 = fcmp_olt  i32 %out_pool_load_433, i32 0" [../src/matmul.cpp:94]   --->   Operation 7578 'fcmp' 'tmp_870' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 7579 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_435 = and i1 %or_ln94_435, i1 %tmp_870" [../src/matmul.cpp:94]   --->   Operation 7579 'and' 'and_ln94_435' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 7580 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_435, void %_Z4reluPfS_i.exit11130, void" [../src/matmul.cpp:94]   --->   Operation 7580 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 7581 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_70" [../src/matmul.cpp:95]   --->   Operation 7581 'store' 'store_ln95' <Predicate = (and_ln94_435)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_885 : Operation 7582 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit11130" [../src/matmul.cpp:95]   --->   Operation 7582 'br' 'br_ln95' <Predicate = (and_ln94_435)> <Delay = 0.00>

State 886 <SV = 884> <Delay = 1.43>
ST_886 : Operation 7583 [2/2] (1.43ns)   --->   "%call_ln137 = call void @applySingleKernel, i32 %out_pool, i32 0.0238603, i32 0.685314, i32 0.52997, i32 -0.0414213, i32 1.41175, i32 0.213539, i32 0.0134359, i32 0.649061, i32 0.0343742, i6 12, i5 6, i32 %out_conv" [../src/matmul.cpp:137]   --->   Operation 7583 'call' 'call_ln137' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 887 <SV = 885> <Delay = 0.00>
ST_887 : Operation 7584 [1/2] (0.00ns)   --->   "%call_ln137 = call void @applySingleKernel, i32 %out_pool, i32 0.0238603, i32 0.685314, i32 0.52997, i32 -0.0414213, i32 1.41175, i32 0.213539, i32 0.0134359, i32 0.649061, i32 0.0343742, i6 12, i5 6, i32 %out_conv" [../src/matmul.cpp:137]   --->   Operation 7584 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 888 <SV = 886> <Delay = 4.04>
ST_888 : Operation 7585 [2/2] (4.04ns)   --->   "%call_ln138 = call void @maxPooling, i32 %out_conv, i6 10, i5 4, i32 %out_pool" [../src/matmul.cpp:138]   --->   Operation 7585 'call' 'call_ln138' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 889 <SV = 887> <Delay = 0.00>
ST_889 : Operation 7586 [1/2] (0.00ns)   --->   "%call_ln138 = call void @maxPooling, i32 %out_conv, i6 10, i5 4, i32 %out_pool" [../src/matmul.cpp:138]   --->   Operation 7586 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 890 <SV = 888> <Delay = 1.35>
ST_890 : Operation 7587 [2/2] (1.35ns)   --->   "%out_pool_load_477 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 7587 'load' 'out_pool_load_477' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 891 <SV = 889> <Delay = 4.70>
ST_891 : Operation 7588 [1/2] (1.35ns)   --->   "%out_pool_load_477 = load i11 %out_pool_addr_363" [../src/matmul.cpp:94]   --->   Operation 7588 'load' 'out_pool_load_477' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_891 : Operation 7589 [2/2] (3.34ns)   --->   "%tmp_872 = fcmp_olt  i32 %out_pool_load_477, i32 0" [../src/matmul.cpp:94]   --->   Operation 7589 'fcmp' 'tmp_872' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 890> <Delay = 5.03>
ST_892 : Operation 7590 [1/1] (0.00ns)   --->   "%bitcast_ln94_436 = bitcast i32 %out_pool_load_477" [../src/matmul.cpp:94]   --->   Operation 7590 'bitcast' 'bitcast_ln94_436' <Predicate = true> <Delay = 0.00>
ST_892 : Operation 7591 [1/1] (0.00ns)   --->   "%tmp_871 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_436, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7591 'partselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_892 : Operation 7592 [1/1] (0.00ns)   --->   "%trunc_ln94_436 = trunc i32 %bitcast_ln94_436" [../src/matmul.cpp:94]   --->   Operation 7592 'trunc' 'trunc_ln94_436' <Predicate = true> <Delay = 0.00>
ST_892 : Operation 7593 [1/1] (0.85ns)   --->   "%icmp_ln94_872 = icmp_ne  i8 %tmp_871, i8 255" [../src/matmul.cpp:94]   --->   Operation 7593 'icmp' 'icmp_ln94_872' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 7594 [1/1] (0.97ns)   --->   "%icmp_ln94_873 = icmp_eq  i23 %trunc_ln94_436, i23 0" [../src/matmul.cpp:94]   --->   Operation 7594 'icmp' 'icmp_ln94_873' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_436)   --->   "%or_ln94_436 = or i1 %icmp_ln94_873, i1 %icmp_ln94_872" [../src/matmul.cpp:94]   --->   Operation 7595 'or' 'or_ln94_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 7596 [1/2] (3.34ns)   --->   "%tmp_872 = fcmp_olt  i32 %out_pool_load_477, i32 0" [../src/matmul.cpp:94]   --->   Operation 7596 'fcmp' 'tmp_872' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 7597 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_436 = and i1 %or_ln94_436, i1 %tmp_872" [../src/matmul.cpp:94]   --->   Operation 7597 'and' 'and_ln94_436' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 7598 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_436, void %_Z4reluPfS_i.exit11130._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 7598 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_892 : Operation 7599 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_363" [../src/matmul.cpp:95]   --->   Operation 7599 'store' 'store_ln95' <Predicate = (and_ln94_436)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_892 : Operation 7600 [1/1] (0.48ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit11130._crit_edge" [../src/matmul.cpp:95]   --->   Operation 7600 'br' 'br_ln95' <Predicate = (and_ln94_436)> <Delay = 0.48>
ST_892 : Operation 7601 [2/2] (1.35ns)   --->   "%out_pool_load_434 = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 7601 'load' 'out_pool_load_434' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 893 <SV = 891> <Delay = 4.70>
ST_893 : Operation 7602 [1/1] (0.00ns)   --->   "%empty_26 = phi i32 0, void, i32 %out_pool_load_477, void %_Z4reluPfS_i.exit11130" [../src/matmul.cpp:94]   --->   Operation 7602 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 7603 [1/2] (1.35ns)   --->   "%out_pool_load_434 = load i11 %out_pool_addr" [../src/matmul.cpp:94]   --->   Operation 7603 'load' 'out_pool_load_434' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_893 : Operation 7604 [2/2] (3.34ns)   --->   "%tmp_874 = fcmp_olt  i32 %out_pool_load_434, i32 0" [../src/matmul.cpp:94]   --->   Operation 7604 'fcmp' 'tmp_874' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 892> <Delay = 5.03>
ST_894 : Operation 7605 [1/1] (0.00ns)   --->   "%bitcast_ln94_437 = bitcast i32 %out_pool_load_434" [../src/matmul.cpp:94]   --->   Operation 7605 'bitcast' 'bitcast_ln94_437' <Predicate = true> <Delay = 0.00>
ST_894 : Operation 7606 [1/1] (0.00ns)   --->   "%tmp_873 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_437, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7606 'partselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_894 : Operation 7607 [1/1] (0.00ns)   --->   "%trunc_ln94_437 = trunc i32 %bitcast_ln94_437" [../src/matmul.cpp:94]   --->   Operation 7607 'trunc' 'trunc_ln94_437' <Predicate = true> <Delay = 0.00>
ST_894 : Operation 7608 [1/1] (0.85ns)   --->   "%icmp_ln94_874 = icmp_ne  i8 %tmp_873, i8 255" [../src/matmul.cpp:94]   --->   Operation 7608 'icmp' 'icmp_ln94_874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 7609 [1/1] (0.97ns)   --->   "%icmp_ln94_875 = icmp_eq  i23 %trunc_ln94_437, i23 0" [../src/matmul.cpp:94]   --->   Operation 7609 'icmp' 'icmp_ln94_875' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 7610 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_437)   --->   "%or_ln94_437 = or i1 %icmp_ln94_875, i1 %icmp_ln94_874" [../src/matmul.cpp:94]   --->   Operation 7610 'or' 'or_ln94_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 7611 [1/2] (3.34ns)   --->   "%tmp_874 = fcmp_olt  i32 %out_pool_load_434, i32 0" [../src/matmul.cpp:94]   --->   Operation 7611 'fcmp' 'tmp_874' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 7612 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_437 = and i1 %or_ln94_437, i1 %tmp_874" [../src/matmul.cpp:94]   --->   Operation 7612 'and' 'and_ln94_437' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 7613 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_437, void %._crit_edge3, void" [../src/matmul.cpp:94]   --->   Operation 7613 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_894 : Operation 7614 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr" [../src/matmul.cpp:95]   --->   Operation 7614 'store' 'store_ln95' <Predicate = (and_ln94_437)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_894 : Operation 7615 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge3" [../src/matmul.cpp:95]   --->   Operation 7615 'br' 'br_ln95' <Predicate = (and_ln94_437)> <Delay = 0.48>
ST_894 : Operation 7616 [2/2] (1.35ns)   --->   "%out_pool_load_435 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 7616 'load' 'out_pool_load_435' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 895 <SV = 893> <Delay = 4.70>
ST_895 : Operation 7617 [1/1] (0.00ns)   --->   "%empty_27 = phi i32 0, void, i32 %out_pool_load_434, void %_Z4reluPfS_i.exit11130._crit_edge" [../src/matmul.cpp:94]   --->   Operation 7617 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_895 : Operation 7618 [1/2] (1.35ns)   --->   "%out_pool_load_435 = load i11 %out_pool_addr_1" [../src/matmul.cpp:94]   --->   Operation 7618 'load' 'out_pool_load_435' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_895 : Operation 7619 [2/2] (3.34ns)   --->   "%tmp_876 = fcmp_olt  i32 %out_pool_load_435, i32 0" [../src/matmul.cpp:94]   --->   Operation 7619 'fcmp' 'tmp_876' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 894> <Delay = 5.03>
ST_896 : Operation 7620 [1/1] (0.00ns)   --->   "%bitcast_ln94_438 = bitcast i32 %out_pool_load_435" [../src/matmul.cpp:94]   --->   Operation 7620 'bitcast' 'bitcast_ln94_438' <Predicate = true> <Delay = 0.00>
ST_896 : Operation 7621 [1/1] (0.00ns)   --->   "%tmp_875 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_438, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7621 'partselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_896 : Operation 7622 [1/1] (0.00ns)   --->   "%trunc_ln94_438 = trunc i32 %bitcast_ln94_438" [../src/matmul.cpp:94]   --->   Operation 7622 'trunc' 'trunc_ln94_438' <Predicate = true> <Delay = 0.00>
ST_896 : Operation 7623 [1/1] (0.85ns)   --->   "%icmp_ln94_876 = icmp_ne  i8 %tmp_875, i8 255" [../src/matmul.cpp:94]   --->   Operation 7623 'icmp' 'icmp_ln94_876' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 7624 [1/1] (0.97ns)   --->   "%icmp_ln94_877 = icmp_eq  i23 %trunc_ln94_438, i23 0" [../src/matmul.cpp:94]   --->   Operation 7624 'icmp' 'icmp_ln94_877' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_438)   --->   "%or_ln94_438 = or i1 %icmp_ln94_877, i1 %icmp_ln94_876" [../src/matmul.cpp:94]   --->   Operation 7625 'or' 'or_ln94_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 7626 [1/2] (3.34ns)   --->   "%tmp_876 = fcmp_olt  i32 %out_pool_load_435, i32 0" [../src/matmul.cpp:94]   --->   Operation 7626 'fcmp' 'tmp_876' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 7627 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_438 = and i1 %or_ln94_438, i1 %tmp_876" [../src/matmul.cpp:94]   --->   Operation 7627 'and' 'and_ln94_438' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 7628 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_438, void %._crit_edge70, void" [../src/matmul.cpp:94]   --->   Operation 7628 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_896 : Operation 7629 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_1" [../src/matmul.cpp:95]   --->   Operation 7629 'store' 'store_ln95' <Predicate = (and_ln94_438)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_896 : Operation 7630 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge70" [../src/matmul.cpp:95]   --->   Operation 7630 'br' 'br_ln95' <Predicate = (and_ln94_438)> <Delay = 0.48>
ST_896 : Operation 7631 [2/2] (1.35ns)   --->   "%out_pool_load_436 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 7631 'load' 'out_pool_load_436' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 897 <SV = 895> <Delay = 4.70>
ST_897 : Operation 7632 [1/2] (1.35ns)   --->   "%out_pool_load_436 = load i11 %out_pool_addr_2" [../src/matmul.cpp:94]   --->   Operation 7632 'load' 'out_pool_load_436' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_897 : Operation 7633 [2/2] (3.34ns)   --->   "%tmp_878 = fcmp_olt  i32 %out_pool_load_436, i32 0" [../src/matmul.cpp:94]   --->   Operation 7633 'fcmp' 'tmp_878' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 896> <Delay = 5.03>
ST_898 : Operation 7634 [1/1] (0.00ns)   --->   "%empty_28 = phi i32 0, void, i32 %out_pool_load_435, void %._crit_edge3" [../src/matmul.cpp:94]   --->   Operation 7634 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 7635 [1/1] (0.00ns)   --->   "%bitcast_ln94_439 = bitcast i32 %out_pool_load_436" [../src/matmul.cpp:94]   --->   Operation 7635 'bitcast' 'bitcast_ln94_439' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 7636 [1/1] (0.00ns)   --->   "%tmp_877 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_439, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7636 'partselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 7637 [1/1] (0.00ns)   --->   "%trunc_ln94_439 = trunc i32 %bitcast_ln94_439" [../src/matmul.cpp:94]   --->   Operation 7637 'trunc' 'trunc_ln94_439' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 7638 [1/1] (0.85ns)   --->   "%icmp_ln94_878 = icmp_ne  i8 %tmp_877, i8 255" [../src/matmul.cpp:94]   --->   Operation 7638 'icmp' 'icmp_ln94_878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 7639 [1/1] (0.97ns)   --->   "%icmp_ln94_879 = icmp_eq  i23 %trunc_ln94_439, i23 0" [../src/matmul.cpp:94]   --->   Operation 7639 'icmp' 'icmp_ln94_879' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 7640 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_439)   --->   "%or_ln94_439 = or i1 %icmp_ln94_879, i1 %icmp_ln94_878" [../src/matmul.cpp:94]   --->   Operation 7640 'or' 'or_ln94_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 7641 [1/2] (3.34ns)   --->   "%tmp_878 = fcmp_olt  i32 %out_pool_load_436, i32 0" [../src/matmul.cpp:94]   --->   Operation 7641 'fcmp' 'tmp_878' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 7642 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_439 = and i1 %or_ln94_439, i1 %tmp_878" [../src/matmul.cpp:94]   --->   Operation 7642 'and' 'and_ln94_439' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 7643 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_439, void %._crit_edge71, void" [../src/matmul.cpp:94]   --->   Operation 7643 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_898 : Operation 7644 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_2" [../src/matmul.cpp:95]   --->   Operation 7644 'store' 'store_ln95' <Predicate = (and_ln94_439)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_898 : Operation 7645 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge71" [../src/matmul.cpp:95]   --->   Operation 7645 'br' 'br_ln95' <Predicate = (and_ln94_439)> <Delay = 0.48>
ST_898 : Operation 7646 [2/2] (1.35ns)   --->   "%out_pool_load_437 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 7646 'load' 'out_pool_load_437' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 899 <SV = 897> <Delay = 4.70>
ST_899 : Operation 7647 [1/2] (1.35ns)   --->   "%out_pool_load_437 = load i11 %out_pool_addr_3" [../src/matmul.cpp:94]   --->   Operation 7647 'load' 'out_pool_load_437' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_899 : Operation 7648 [2/2] (3.34ns)   --->   "%tmp_880 = fcmp_olt  i32 %out_pool_load_437, i32 0" [../src/matmul.cpp:94]   --->   Operation 7648 'fcmp' 'tmp_880' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 898> <Delay = 5.03>
ST_900 : Operation 7649 [1/1] (0.00ns)   --->   "%empty_29 = phi i32 0, void, i32 %out_pool_load_436, void %._crit_edge70" [../src/matmul.cpp:94]   --->   Operation 7649 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_900 : Operation 7650 [1/1] (0.00ns)   --->   "%bitcast_ln94_440 = bitcast i32 %out_pool_load_437" [../src/matmul.cpp:94]   --->   Operation 7650 'bitcast' 'bitcast_ln94_440' <Predicate = true> <Delay = 0.00>
ST_900 : Operation 7651 [1/1] (0.00ns)   --->   "%tmp_879 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_440, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7651 'partselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_900 : Operation 7652 [1/1] (0.00ns)   --->   "%trunc_ln94_440 = trunc i32 %bitcast_ln94_440" [../src/matmul.cpp:94]   --->   Operation 7652 'trunc' 'trunc_ln94_440' <Predicate = true> <Delay = 0.00>
ST_900 : Operation 7653 [1/1] (0.85ns)   --->   "%icmp_ln94_880 = icmp_ne  i8 %tmp_879, i8 255" [../src/matmul.cpp:94]   --->   Operation 7653 'icmp' 'icmp_ln94_880' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 7654 [1/1] (0.97ns)   --->   "%icmp_ln94_881 = icmp_eq  i23 %trunc_ln94_440, i23 0" [../src/matmul.cpp:94]   --->   Operation 7654 'icmp' 'icmp_ln94_881' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_440)   --->   "%or_ln94_440 = or i1 %icmp_ln94_881, i1 %icmp_ln94_880" [../src/matmul.cpp:94]   --->   Operation 7655 'or' 'or_ln94_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 7656 [1/2] (3.34ns)   --->   "%tmp_880 = fcmp_olt  i32 %out_pool_load_437, i32 0" [../src/matmul.cpp:94]   --->   Operation 7656 'fcmp' 'tmp_880' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 7657 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_440 = and i1 %or_ln94_440, i1 %tmp_880" [../src/matmul.cpp:94]   --->   Operation 7657 'and' 'and_ln94_440' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 7658 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_440, void %._crit_edge72, void" [../src/matmul.cpp:94]   --->   Operation 7658 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_900 : Operation 7659 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_3" [../src/matmul.cpp:95]   --->   Operation 7659 'store' 'store_ln95' <Predicate = (and_ln94_440)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_900 : Operation 7660 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge72" [../src/matmul.cpp:95]   --->   Operation 7660 'br' 'br_ln95' <Predicate = (and_ln94_440)> <Delay = 0.48>
ST_900 : Operation 7661 [2/2] (1.35ns)   --->   "%out_pool_load_438 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 7661 'load' 'out_pool_load_438' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 901 <SV = 899> <Delay = 4.70>
ST_901 : Operation 7662 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 0, void, i32 %out_pool_load_437, void %._crit_edge71" [../src/matmul.cpp:94]   --->   Operation 7662 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 7663 [1/2] (1.35ns)   --->   "%out_pool_load_438 = load i11 %out_pool_addr_4" [../src/matmul.cpp:94]   --->   Operation 7663 'load' 'out_pool_load_438' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_901 : Operation 7664 [2/2] (3.34ns)   --->   "%tmp_882 = fcmp_olt  i32 %out_pool_load_438, i32 0" [../src/matmul.cpp:94]   --->   Operation 7664 'fcmp' 'tmp_882' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 900> <Delay = 5.03>
ST_902 : Operation 7665 [1/1] (0.00ns)   --->   "%bitcast_ln94_441 = bitcast i32 %out_pool_load_438" [../src/matmul.cpp:94]   --->   Operation 7665 'bitcast' 'bitcast_ln94_441' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 7666 [1/1] (0.00ns)   --->   "%tmp_881 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_441, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7666 'partselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 7667 [1/1] (0.00ns)   --->   "%trunc_ln94_441 = trunc i32 %bitcast_ln94_441" [../src/matmul.cpp:94]   --->   Operation 7667 'trunc' 'trunc_ln94_441' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 7668 [1/1] (0.85ns)   --->   "%icmp_ln94_882 = icmp_ne  i8 %tmp_881, i8 255" [../src/matmul.cpp:94]   --->   Operation 7668 'icmp' 'icmp_ln94_882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 7669 [1/1] (0.97ns)   --->   "%icmp_ln94_883 = icmp_eq  i23 %trunc_ln94_441, i23 0" [../src/matmul.cpp:94]   --->   Operation 7669 'icmp' 'icmp_ln94_883' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 7670 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_441)   --->   "%or_ln94_441 = or i1 %icmp_ln94_883, i1 %icmp_ln94_882" [../src/matmul.cpp:94]   --->   Operation 7670 'or' 'or_ln94_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 7671 [1/2] (3.34ns)   --->   "%tmp_882 = fcmp_olt  i32 %out_pool_load_438, i32 0" [../src/matmul.cpp:94]   --->   Operation 7671 'fcmp' 'tmp_882' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 7672 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_441 = and i1 %or_ln94_441, i1 %tmp_882" [../src/matmul.cpp:94]   --->   Operation 7672 'and' 'and_ln94_441' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 7673 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_441, void %._crit_edge73, void" [../src/matmul.cpp:94]   --->   Operation 7673 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_902 : Operation 7674 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_4" [../src/matmul.cpp:95]   --->   Operation 7674 'store' 'store_ln95' <Predicate = (and_ln94_441)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_902 : Operation 7675 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge73" [../src/matmul.cpp:95]   --->   Operation 7675 'br' 'br_ln95' <Predicate = (and_ln94_441)> <Delay = 0.48>
ST_902 : Operation 7676 [2/2] (1.35ns)   --->   "%out_pool_load_439 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 7676 'load' 'out_pool_load_439' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 903 <SV = 901> <Delay = 4.70>
ST_903 : Operation 7677 [1/2] (1.35ns)   --->   "%out_pool_load_439 = load i11 %out_pool_addr_5" [../src/matmul.cpp:94]   --->   Operation 7677 'load' 'out_pool_load_439' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_903 : Operation 7678 [2/2] (3.34ns)   --->   "%tmp_884 = fcmp_olt  i32 %out_pool_load_439, i32 0" [../src/matmul.cpp:94]   --->   Operation 7678 'fcmp' 'tmp_884' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 902> <Delay = 5.03>
ST_904 : Operation 7679 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 0, void, i32 %out_pool_load_438, void %._crit_edge72" [../src/matmul.cpp:94]   --->   Operation 7679 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_904 : Operation 7680 [1/1] (0.00ns)   --->   "%bitcast_ln94_442 = bitcast i32 %out_pool_load_439" [../src/matmul.cpp:94]   --->   Operation 7680 'bitcast' 'bitcast_ln94_442' <Predicate = true> <Delay = 0.00>
ST_904 : Operation 7681 [1/1] (0.00ns)   --->   "%tmp_883 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_442, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7681 'partselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_904 : Operation 7682 [1/1] (0.00ns)   --->   "%trunc_ln94_442 = trunc i32 %bitcast_ln94_442" [../src/matmul.cpp:94]   --->   Operation 7682 'trunc' 'trunc_ln94_442' <Predicate = true> <Delay = 0.00>
ST_904 : Operation 7683 [1/1] (0.85ns)   --->   "%icmp_ln94_884 = icmp_ne  i8 %tmp_883, i8 255" [../src/matmul.cpp:94]   --->   Operation 7683 'icmp' 'icmp_ln94_884' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 7684 [1/1] (0.97ns)   --->   "%icmp_ln94_885 = icmp_eq  i23 %trunc_ln94_442, i23 0" [../src/matmul.cpp:94]   --->   Operation 7684 'icmp' 'icmp_ln94_885' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 7685 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_442)   --->   "%or_ln94_442 = or i1 %icmp_ln94_885, i1 %icmp_ln94_884" [../src/matmul.cpp:94]   --->   Operation 7685 'or' 'or_ln94_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 7686 [1/2] (3.34ns)   --->   "%tmp_884 = fcmp_olt  i32 %out_pool_load_439, i32 0" [../src/matmul.cpp:94]   --->   Operation 7686 'fcmp' 'tmp_884' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 7687 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_442 = and i1 %or_ln94_442, i1 %tmp_884" [../src/matmul.cpp:94]   --->   Operation 7687 'and' 'and_ln94_442' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 7688 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_442, void %._crit_edge74, void" [../src/matmul.cpp:94]   --->   Operation 7688 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_904 : Operation 7689 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_5" [../src/matmul.cpp:95]   --->   Operation 7689 'store' 'store_ln95' <Predicate = (and_ln94_442)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_904 : Operation 7690 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge74" [../src/matmul.cpp:95]   --->   Operation 7690 'br' 'br_ln95' <Predicate = (and_ln94_442)> <Delay = 0.48>
ST_904 : Operation 7691 [2/2] (1.35ns)   --->   "%out_pool_load_440 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 7691 'load' 'out_pool_load_440' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 905 <SV = 903> <Delay = 4.70>
ST_905 : Operation 7692 [1/2] (1.35ns)   --->   "%out_pool_load_440 = load i11 %out_pool_addr_6" [../src/matmul.cpp:94]   --->   Operation 7692 'load' 'out_pool_load_440' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_905 : Operation 7693 [2/2] (3.34ns)   --->   "%tmp_886 = fcmp_olt  i32 %out_pool_load_440, i32 0" [../src/matmul.cpp:94]   --->   Operation 7693 'fcmp' 'tmp_886' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 904> <Delay = 5.03>
ST_906 : Operation 7694 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 0, void, i32 %out_pool_load_439, void %._crit_edge73" [../src/matmul.cpp:94]   --->   Operation 7694 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 7695 [1/1] (0.00ns)   --->   "%bitcast_ln94_443 = bitcast i32 %out_pool_load_440" [../src/matmul.cpp:94]   --->   Operation 7695 'bitcast' 'bitcast_ln94_443' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 7696 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_443, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7696 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 7697 [1/1] (0.00ns)   --->   "%trunc_ln94_443 = trunc i32 %bitcast_ln94_443" [../src/matmul.cpp:94]   --->   Operation 7697 'trunc' 'trunc_ln94_443' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 7698 [1/1] (0.85ns)   --->   "%icmp_ln94_886 = icmp_ne  i8 %tmp_885, i8 255" [../src/matmul.cpp:94]   --->   Operation 7698 'icmp' 'icmp_ln94_886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 7699 [1/1] (0.97ns)   --->   "%icmp_ln94_887 = icmp_eq  i23 %trunc_ln94_443, i23 0" [../src/matmul.cpp:94]   --->   Operation 7699 'icmp' 'icmp_ln94_887' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 7700 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_443)   --->   "%or_ln94_443 = or i1 %icmp_ln94_887, i1 %icmp_ln94_886" [../src/matmul.cpp:94]   --->   Operation 7700 'or' 'or_ln94_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 7701 [1/2] (3.34ns)   --->   "%tmp_886 = fcmp_olt  i32 %out_pool_load_440, i32 0" [../src/matmul.cpp:94]   --->   Operation 7701 'fcmp' 'tmp_886' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 7702 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_443 = and i1 %or_ln94_443, i1 %tmp_886" [../src/matmul.cpp:94]   --->   Operation 7702 'and' 'and_ln94_443' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 7703 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_443, void %._crit_edge75, void" [../src/matmul.cpp:94]   --->   Operation 7703 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_906 : Operation 7704 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_6" [../src/matmul.cpp:95]   --->   Operation 7704 'store' 'store_ln95' <Predicate = (and_ln94_443)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_906 : Operation 7705 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge75" [../src/matmul.cpp:95]   --->   Operation 7705 'br' 'br_ln95' <Predicate = (and_ln94_443)> <Delay = 0.48>
ST_906 : Operation 7706 [2/2] (1.35ns)   --->   "%out_pool_load_441 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 7706 'load' 'out_pool_load_441' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 907 <SV = 905> <Delay = 4.70>
ST_907 : Operation 7707 [1/2] (1.35ns)   --->   "%out_pool_load_441 = load i11 %out_pool_addr_7" [../src/matmul.cpp:94]   --->   Operation 7707 'load' 'out_pool_load_441' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_907 : Operation 7708 [2/2] (3.34ns)   --->   "%tmp_888 = fcmp_olt  i32 %out_pool_load_441, i32 0" [../src/matmul.cpp:94]   --->   Operation 7708 'fcmp' 'tmp_888' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 906> <Delay = 5.03>
ST_908 : Operation 7709 [1/1] (0.00ns)   --->   "%empty_33 = phi i32 0, void, i32 %out_pool_load_440, void %._crit_edge74" [../src/matmul.cpp:94]   --->   Operation 7709 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_908 : Operation 7710 [1/1] (0.00ns)   --->   "%bitcast_ln94_444 = bitcast i32 %out_pool_load_441" [../src/matmul.cpp:94]   --->   Operation 7710 'bitcast' 'bitcast_ln94_444' <Predicate = true> <Delay = 0.00>
ST_908 : Operation 7711 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_444, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7711 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_908 : Operation 7712 [1/1] (0.00ns)   --->   "%trunc_ln94_444 = trunc i32 %bitcast_ln94_444" [../src/matmul.cpp:94]   --->   Operation 7712 'trunc' 'trunc_ln94_444' <Predicate = true> <Delay = 0.00>
ST_908 : Operation 7713 [1/1] (0.85ns)   --->   "%icmp_ln94_888 = icmp_ne  i8 %tmp_887, i8 255" [../src/matmul.cpp:94]   --->   Operation 7713 'icmp' 'icmp_ln94_888' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 7714 [1/1] (0.97ns)   --->   "%icmp_ln94_889 = icmp_eq  i23 %trunc_ln94_444, i23 0" [../src/matmul.cpp:94]   --->   Operation 7714 'icmp' 'icmp_ln94_889' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 7715 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_444)   --->   "%or_ln94_444 = or i1 %icmp_ln94_889, i1 %icmp_ln94_888" [../src/matmul.cpp:94]   --->   Operation 7715 'or' 'or_ln94_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 7716 [1/2] (3.34ns)   --->   "%tmp_888 = fcmp_olt  i32 %out_pool_load_441, i32 0" [../src/matmul.cpp:94]   --->   Operation 7716 'fcmp' 'tmp_888' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 7717 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_444 = and i1 %or_ln94_444, i1 %tmp_888" [../src/matmul.cpp:94]   --->   Operation 7717 'and' 'and_ln94_444' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 7718 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_444, void %._crit_edge76, void" [../src/matmul.cpp:94]   --->   Operation 7718 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_908 : Operation 7719 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_7" [../src/matmul.cpp:95]   --->   Operation 7719 'store' 'store_ln95' <Predicate = (and_ln94_444)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_908 : Operation 7720 [1/1] (0.48ns)   --->   "%br_ln95 = br void %._crit_edge76" [../src/matmul.cpp:95]   --->   Operation 7720 'br' 'br_ln95' <Predicate = (and_ln94_444)> <Delay = 0.48>
ST_908 : Operation 7721 [2/2] (1.35ns)   --->   "%out_pool_load_442 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 7721 'load' 'out_pool_load_442' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 909 <SV = 907> <Delay = 4.70>
ST_909 : Operation 7722 [1/1] (0.00ns)   --->   "%empty_34 = phi i32 0, void, i32 %out_pool_load_441, void %._crit_edge75" [../src/matmul.cpp:94]   --->   Operation 7722 'phi' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 7723 [1/2] (1.35ns)   --->   "%out_pool_load_442 = load i11 %out_pool_addr_8" [../src/matmul.cpp:94]   --->   Operation 7723 'load' 'out_pool_load_442' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_909 : Operation 7724 [2/2] (3.34ns)   --->   "%tmp_890 = fcmp_olt  i32 %out_pool_load_442, i32 0" [../src/matmul.cpp:94]   --->   Operation 7724 'fcmp' 'tmp_890' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 908> <Delay = 5.03>
ST_910 : Operation 7725 [1/1] (0.00ns)   --->   "%bitcast_ln94_445 = bitcast i32 %out_pool_load_442" [../src/matmul.cpp:94]   --->   Operation 7725 'bitcast' 'bitcast_ln94_445' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 7726 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_445, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7726 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 7727 [1/1] (0.00ns)   --->   "%trunc_ln94_445 = trunc i32 %bitcast_ln94_445" [../src/matmul.cpp:94]   --->   Operation 7727 'trunc' 'trunc_ln94_445' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 7728 [1/1] (0.85ns)   --->   "%icmp_ln94_890 = icmp_ne  i8 %tmp_889, i8 255" [../src/matmul.cpp:94]   --->   Operation 7728 'icmp' 'icmp_ln94_890' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 7729 [1/1] (0.97ns)   --->   "%icmp_ln94_891 = icmp_eq  i23 %trunc_ln94_445, i23 0" [../src/matmul.cpp:94]   --->   Operation 7729 'icmp' 'icmp_ln94_891' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_445)   --->   "%or_ln94_445 = or i1 %icmp_ln94_891, i1 %icmp_ln94_890" [../src/matmul.cpp:94]   --->   Operation 7730 'or' 'or_ln94_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 7731 [1/2] (3.34ns)   --->   "%tmp_890 = fcmp_olt  i32 %out_pool_load_442, i32 0" [../src/matmul.cpp:94]   --->   Operation 7731 'fcmp' 'tmp_890' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 7732 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_445 = and i1 %or_ln94_445, i1 %tmp_890" [../src/matmul.cpp:94]   --->   Operation 7732 'and' 'and_ln94_445' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 7733 [1/1] (0.48ns)   --->   "%br_ln94 = br i1 %and_ln94_445, void %_Z4reluPfS_i.exit19129, void" [../src/matmul.cpp:94]   --->   Operation 7733 'br' 'br_ln94' <Predicate = true> <Delay = 0.48>
ST_910 : Operation 7734 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_8" [../src/matmul.cpp:95]   --->   Operation 7734 'store' 'store_ln95' <Predicate = (and_ln94_445)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_910 : Operation 7735 [1/1] (0.48ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit19129" [../src/matmul.cpp:95]   --->   Operation 7735 'br' 'br_ln95' <Predicate = (and_ln94_445)> <Delay = 0.48>
ST_910 : Operation 7736 [1/1] (0.00ns)   --->   "%fully_connected_in_addr = getelementptr i32 %fully_connected_in, i64 0, i64 0" [../src/matmul.cpp:145]   --->   Operation 7736 'getelementptr' 'fully_connected_in_addr' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 7737 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_26, i4 %fully_connected_in_addr" [../src/matmul.cpp:145]   --->   Operation 7737 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_910 : Operation 7738 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_1 = getelementptr i32 %fully_connected_in, i64 0, i64 1" [../src/matmul.cpp:145]   --->   Operation 7738 'getelementptr' 'fully_connected_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 7739 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_27, i4 %fully_connected_in_addr_1" [../src/matmul.cpp:145]   --->   Operation 7739 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 911 <SV = 909> <Delay = 0.79>
ST_911 : Operation 7740 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_2 = getelementptr i32 %fully_connected_in, i64 0, i64 2" [../src/matmul.cpp:145]   --->   Operation 7740 'getelementptr' 'fully_connected_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_911 : Operation 7741 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_28, i4 %fully_connected_in_addr_2" [../src/matmul.cpp:145]   --->   Operation 7741 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_911 : Operation 7742 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_3 = getelementptr i32 %fully_connected_in, i64 0, i64 3" [../src/matmul.cpp:145]   --->   Operation 7742 'getelementptr' 'fully_connected_in_addr_3' <Predicate = true> <Delay = 0.00>
ST_911 : Operation 7743 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_29, i4 %fully_connected_in_addr_3" [../src/matmul.cpp:145]   --->   Operation 7743 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 912 <SV = 910> <Delay = 0.79>
ST_912 : Operation 7744 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_4 = getelementptr i32 %fully_connected_in, i64 0, i64 4" [../src/matmul.cpp:145]   --->   Operation 7744 'getelementptr' 'fully_connected_in_addr_4' <Predicate = true> <Delay = 0.00>
ST_912 : Operation 7745 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_30, i4 %fully_connected_in_addr_4" [../src/matmul.cpp:145]   --->   Operation 7745 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_912 : Operation 7746 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_5 = getelementptr i32 %fully_connected_in, i64 0, i64 5" [../src/matmul.cpp:145]   --->   Operation 7746 'getelementptr' 'fully_connected_in_addr_5' <Predicate = true> <Delay = 0.00>
ST_912 : Operation 7747 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_31, i4 %fully_connected_in_addr_5" [../src/matmul.cpp:145]   --->   Operation 7747 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 913 <SV = 911> <Delay = 0.79>
ST_913 : Operation 7748 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_6 = getelementptr i32 %fully_connected_in, i64 0, i64 6" [../src/matmul.cpp:145]   --->   Operation 7748 'getelementptr' 'fully_connected_in_addr_6' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 7749 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_32, i4 %fully_connected_in_addr_6" [../src/matmul.cpp:145]   --->   Operation 7749 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_913 : Operation 7750 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_7 = getelementptr i32 %fully_connected_in, i64 0, i64 7" [../src/matmul.cpp:145]   --->   Operation 7750 'getelementptr' 'fully_connected_in_addr_7' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 7751 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_33, i4 %fully_connected_in_addr_7" [../src/matmul.cpp:145]   --->   Operation 7751 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 914 <SV = 912> <Delay = 0.79>
ST_914 : Operation 7752 [1/1] (0.00ns)   --->   "%empty_35 = phi i32 0, void, i32 %out_pool_load_442, void %._crit_edge76" [../src/matmul.cpp:94]   --->   Operation 7752 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 7753 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_8 = getelementptr i32 %fully_connected_in, i64 0, i64 8" [../src/matmul.cpp:145]   --->   Operation 7753 'getelementptr' 'fully_connected_in_addr_8' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 7754 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_34, i4 %fully_connected_in_addr_8" [../src/matmul.cpp:145]   --->   Operation 7754 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_914 : Operation 7755 [1/1] (0.00ns)   --->   "%fully_connected_in_addr_9 = getelementptr i32 %fully_connected_in, i64 0, i64 9" [../src/matmul.cpp:145]   --->   Operation 7755 'getelementptr' 'fully_connected_in_addr_9' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 7756 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %empty_35, i4 %fully_connected_in_addr_9" [../src/matmul.cpp:145]   --->   Operation 7756 'store' 'store_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 915 <SV = 913> <Delay = 0.00>
ST_915 : Operation 7757 [2/2] (0.00ns)   --->   "%call_ln148 = call void @mat_mul, i32 %fully_connected_in, i32 %out_conv, i32 %layer7_weights" [../src/matmul.cpp:148]   --->   Operation 7757 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 916 <SV = 914> <Delay = 0.00>
ST_916 : Operation 7758 [1/2] (0.00ns)   --->   "%call_ln148 = call void @mat_mul, i32 %fully_connected_in, i32 %out_conv, i32 %layer7_weights" [../src/matmul.cpp:148]   --->   Operation 7758 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 917 <SV = 915> <Delay = 1.35>
ST_917 : Operation 7759 [2/2] (1.35ns)   --->   "%out_conv_load_38 = load i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 7759 'load' 'out_conv_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 918 <SV = 916> <Delay = 1.35>
ST_918 : Operation 7760 [1/2] (1.35ns)   --->   "%out_conv_load_38 = load i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 7760 'load' 'out_conv_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_918 : Operation 7761 [1/1] (0.00ns)   --->   "%out_conv_addr = getelementptr i32 %out_conv, i64 0, i64 1" [../src/matmul.cpp:83]   --->   Operation 7761 'getelementptr' 'out_conv_addr' <Predicate = true> <Delay = 0.00>
ST_918 : Operation 7762 [2/2] (1.35ns)   --->   "%out_conv_load = load i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 7762 'load' 'out_conv_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_918 : Operation 7763 [1/1] (0.00ns)   --->   "%out_conv_addr_1 = getelementptr i32 %out_conv, i64 0, i64 2" [../src/matmul.cpp:83]   --->   Operation 7763 'getelementptr' 'out_conv_addr_1' <Predicate = true> <Delay = 0.00>
ST_918 : Operation 7764 [2/2] (1.35ns)   --->   "%out_conv_load_1 = load i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 7764 'load' 'out_conv_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 919 <SV = 917> <Delay = 1.35>
ST_919 : Operation 7765 [1/2] (1.35ns)   --->   "%out_conv_load = load i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 7765 'load' 'out_conv_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_919 : Operation 7766 [1/2] (1.35ns)   --->   "%out_conv_load_1 = load i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 7766 'load' 'out_conv_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_919 : Operation 7767 [1/1] (0.00ns)   --->   "%out_conv_addr_2 = getelementptr i32 %out_conv, i64 0, i64 3" [../src/matmul.cpp:83]   --->   Operation 7767 'getelementptr' 'out_conv_addr_2' <Predicate = true> <Delay = 0.00>
ST_919 : Operation 7768 [2/2] (1.35ns)   --->   "%out_conv_load_2 = load i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 7768 'load' 'out_conv_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_919 : Operation 7769 [1/1] (0.00ns)   --->   "%out_conv_addr_3 = getelementptr i32 %out_conv, i64 0, i64 4" [../src/matmul.cpp:83]   --->   Operation 7769 'getelementptr' 'out_conv_addr_3' <Predicate = true> <Delay = 0.00>
ST_919 : Operation 7770 [2/2] (1.35ns)   --->   "%out_conv_load_3 = load i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 7770 'load' 'out_conv_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 920 <SV = 918> <Delay = 1.35>
ST_920 : Operation 7771 [1/2] (1.35ns)   --->   "%out_conv_load_2 = load i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 7771 'load' 'out_conv_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_920 : Operation 7772 [1/2] (1.35ns)   --->   "%out_conv_load_3 = load i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 7772 'load' 'out_conv_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_920 : Operation 7773 [1/1] (0.00ns)   --->   "%out_conv_addr_4 = getelementptr i32 %out_conv, i64 0, i64 5" [../src/matmul.cpp:83]   --->   Operation 7773 'getelementptr' 'out_conv_addr_4' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 7774 [2/2] (1.35ns)   --->   "%out_conv_load_4 = load i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 7774 'load' 'out_conv_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_920 : Operation 7775 [1/1] (0.00ns)   --->   "%out_conv_addr_5 = getelementptr i32 %out_conv, i64 0, i64 6" [../src/matmul.cpp:83]   --->   Operation 7775 'getelementptr' 'out_conv_addr_5' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 7776 [2/2] (1.35ns)   --->   "%out_conv_load_5 = load i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 7776 'load' 'out_conv_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 921 <SV = 919> <Delay = 1.35>
ST_921 : Operation 7777 [1/2] (1.35ns)   --->   "%out_conv_load_4 = load i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 7777 'load' 'out_conv_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_921 : Operation 7778 [1/2] (1.35ns)   --->   "%out_conv_load_5 = load i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 7778 'load' 'out_conv_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_921 : Operation 7779 [1/1] (0.00ns)   --->   "%out_conv_addr_6 = getelementptr i32 %out_conv, i64 0, i64 7" [../src/matmul.cpp:83]   --->   Operation 7779 'getelementptr' 'out_conv_addr_6' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 7780 [2/2] (1.35ns)   --->   "%out_conv_load_6 = load i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 7780 'load' 'out_conv_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_921 : Operation 7781 [1/1] (0.00ns)   --->   "%out_conv_addr_7 = getelementptr i32 %out_conv, i64 0, i64 8" [../src/matmul.cpp:83]   --->   Operation 7781 'getelementptr' 'out_conv_addr_7' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 7782 [2/2] (1.35ns)   --->   "%out_conv_load_7 = load i11 %out_conv_addr_7" [../src/matmul.cpp:83]   --->   Operation 7782 'load' 'out_conv_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 922 <SV = 920> <Delay = 6.01>
ST_922 : Operation 7783 [5/5] (6.01ns)   --->   "%add_i_6 = fadd i32 %out_conv_load_5, i32 0.090942" [../src/matmul.cpp:83]   --->   Operation 7783 'fadd' 'add_i_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 7784 [1/2] (1.35ns)   --->   "%out_conv_load_6 = load i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 7784 'load' 'out_conv_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_922 : Operation 7785 [1/2] (1.35ns)   --->   "%out_conv_load_7 = load i11 %out_conv_addr_7" [../src/matmul.cpp:83]   --->   Operation 7785 'load' 'out_conv_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_922 : Operation 7786 [1/1] (0.00ns)   --->   "%out_conv_addr_8 = getelementptr i32 %out_conv, i64 0, i64 9" [../src/matmul.cpp:83]   --->   Operation 7786 'getelementptr' 'out_conv_addr_8' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 7787 [2/2] (1.35ns)   --->   "%out_conv_load_8 = load i11 %out_conv_addr_8" [../src/matmul.cpp:83]   --->   Operation 7787 'load' 'out_conv_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_922 : Operation 7788 [1/1] (0.00ns)   --->   "%out_conv_addr_9 = getelementptr i32 %out_conv, i64 0, i64 10" [../src/matmul.cpp:83]   --->   Operation 7788 'getelementptr' 'out_conv_addr_9' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 7789 [2/2] (1.35ns)   --->   "%out_conv_load_9 = load i11 %out_conv_addr_9" [../src/matmul.cpp:83]   --->   Operation 7789 'load' 'out_conv_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 923 <SV = 921> <Delay = 6.01>
ST_923 : Operation 7790 [4/5] (6.01ns)   --->   "%add_i_6 = fadd i32 %out_conv_load_5, i32 0.090942" [../src/matmul.cpp:83]   --->   Operation 7790 'fadd' 'add_i_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 7791 [1/2] (1.35ns)   --->   "%out_conv_load_8 = load i11 %out_conv_addr_8" [../src/matmul.cpp:83]   --->   Operation 7791 'load' 'out_conv_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_923 : Operation 7792 [1/2] (1.35ns)   --->   "%out_conv_load_9 = load i11 %out_conv_addr_9" [../src/matmul.cpp:83]   --->   Operation 7792 'load' 'out_conv_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_923 : Operation 7793 [1/1] (0.00ns)   --->   "%out_conv_addr_10 = getelementptr i32 %out_conv, i64 0, i64 11" [../src/matmul.cpp:83]   --->   Operation 7793 'getelementptr' 'out_conv_addr_10' <Predicate = true> <Delay = 0.00>
ST_923 : Operation 7794 [2/2] (1.35ns)   --->   "%out_conv_load_10 = load i11 %out_conv_addr_10" [../src/matmul.cpp:83]   --->   Operation 7794 'load' 'out_conv_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_923 : Operation 7795 [1/1] (0.00ns)   --->   "%out_conv_addr_11 = getelementptr i32 %out_conv, i64 0, i64 12" [../src/matmul.cpp:83]   --->   Operation 7795 'getelementptr' 'out_conv_addr_11' <Predicate = true> <Delay = 0.00>
ST_923 : Operation 7796 [2/2] (1.35ns)   --->   "%out_conv_load_11 = load i11 %out_conv_addr_11" [../src/matmul.cpp:83]   --->   Operation 7796 'load' 'out_conv_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 924 <SV = 922> <Delay = 6.01>
ST_924 : Operation 7797 [3/5] (6.01ns)   --->   "%add_i_6 = fadd i32 %out_conv_load_5, i32 0.090942" [../src/matmul.cpp:83]   --->   Operation 7797 'fadd' 'add_i_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 7798 [1/2] (1.35ns)   --->   "%out_conv_load_10 = load i11 %out_conv_addr_10" [../src/matmul.cpp:83]   --->   Operation 7798 'load' 'out_conv_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_924 : Operation 7799 [1/2] (1.35ns)   --->   "%out_conv_load_11 = load i11 %out_conv_addr_11" [../src/matmul.cpp:83]   --->   Operation 7799 'load' 'out_conv_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_924 : Operation 7800 [1/1] (0.00ns)   --->   "%out_conv_addr_12 = getelementptr i32 %out_conv, i64 0, i64 13" [../src/matmul.cpp:83]   --->   Operation 7800 'getelementptr' 'out_conv_addr_12' <Predicate = true> <Delay = 0.00>
ST_924 : Operation 7801 [2/2] (1.35ns)   --->   "%out_conv_load_12 = load i11 %out_conv_addr_12" [../src/matmul.cpp:83]   --->   Operation 7801 'load' 'out_conv_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_924 : Operation 7802 [1/1] (0.00ns)   --->   "%out_conv_addr_13 = getelementptr i32 %out_conv, i64 0, i64 14" [../src/matmul.cpp:83]   --->   Operation 7802 'getelementptr' 'out_conv_addr_13' <Predicate = true> <Delay = 0.00>
ST_924 : Operation 7803 [2/2] (1.35ns)   --->   "%out_conv_load_13 = load i11 %out_conv_addr_13" [../src/matmul.cpp:83]   --->   Operation 7803 'load' 'out_conv_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 925 <SV = 923> <Delay = 6.01>
ST_925 : Operation 7804 [2/5] (6.01ns)   --->   "%add_i_6 = fadd i32 %out_conv_load_5, i32 0.090942" [../src/matmul.cpp:83]   --->   Operation 7804 'fadd' 'add_i_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 7805 [5/5] (6.01ns)   --->   "%add_i_10 = fadd i32 %out_conv_load_10, i32 0.720414" [../src/matmul.cpp:83]   --->   Operation 7805 'fadd' 'add_i_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 7806 [1/2] (1.35ns)   --->   "%out_conv_load_12 = load i11 %out_conv_addr_12" [../src/matmul.cpp:83]   --->   Operation 7806 'load' 'out_conv_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_925 : Operation 7807 [1/2] (1.35ns)   --->   "%out_conv_load_13 = load i11 %out_conv_addr_13" [../src/matmul.cpp:83]   --->   Operation 7807 'load' 'out_conv_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_925 : Operation 7808 [1/1] (0.00ns)   --->   "%out_conv_addr_14 = getelementptr i32 %out_conv, i64 0, i64 15" [../src/matmul.cpp:83]   --->   Operation 7808 'getelementptr' 'out_conv_addr_14' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 7809 [2/2] (1.35ns)   --->   "%out_conv_load_14 = load i11 %out_conv_addr_14" [../src/matmul.cpp:83]   --->   Operation 7809 'load' 'out_conv_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_925 : Operation 7810 [1/1] (0.00ns)   --->   "%out_conv_addr_15 = getelementptr i32 %out_conv, i64 0, i64 16" [../src/matmul.cpp:83]   --->   Operation 7810 'getelementptr' 'out_conv_addr_15' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 7811 [2/2] (1.35ns)   --->   "%out_conv_load_15 = load i11 %out_conv_addr_15" [../src/matmul.cpp:83]   --->   Operation 7811 'load' 'out_conv_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 926 <SV = 924> <Delay = 6.01>
ST_926 : Operation 7812 [1/5] (6.01ns)   --->   "%add_i_6 = fadd i32 %out_conv_load_5, i32 0.090942" [../src/matmul.cpp:83]   --->   Operation 7812 'fadd' 'add_i_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 7813 [4/5] (6.01ns)   --->   "%add_i_10 = fadd i32 %out_conv_load_10, i32 0.720414" [../src/matmul.cpp:83]   --->   Operation 7813 'fadd' 'add_i_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 7814 [1/2] (1.35ns)   --->   "%out_conv_load_14 = load i11 %out_conv_addr_14" [../src/matmul.cpp:83]   --->   Operation 7814 'load' 'out_conv_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_926 : Operation 7815 [1/2] (1.35ns)   --->   "%out_conv_load_15 = load i11 %out_conv_addr_15" [../src/matmul.cpp:83]   --->   Operation 7815 'load' 'out_conv_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_926 : Operation 7816 [1/1] (0.00ns)   --->   "%out_conv_addr_16 = getelementptr i32 %out_conv, i64 0, i64 17" [../src/matmul.cpp:83]   --->   Operation 7816 'getelementptr' 'out_conv_addr_16' <Predicate = true> <Delay = 0.00>
ST_926 : Operation 7817 [2/2] (1.35ns)   --->   "%out_conv_load_16 = load i11 %out_conv_addr_16" [../src/matmul.cpp:83]   --->   Operation 7817 'load' 'out_conv_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_926 : Operation 7818 [1/1] (0.00ns)   --->   "%out_conv_addr_17 = getelementptr i32 %out_conv, i64 0, i64 18" [../src/matmul.cpp:83]   --->   Operation 7818 'getelementptr' 'out_conv_addr_17' <Predicate = true> <Delay = 0.00>
ST_926 : Operation 7819 [2/2] (1.35ns)   --->   "%out_conv_load_17 = load i11 %out_conv_addr_17" [../src/matmul.cpp:83]   --->   Operation 7819 'load' 'out_conv_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 927 <SV = 925> <Delay = 6.01>
ST_927 : Operation 7820 [5/5] (6.01ns)   --->   "%add_i = fadd i32 %out_conv_load_38, i32 0.341996" [../src/matmul.cpp:83]   --->   Operation 7820 'fadd' 'add_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 7821 [3/5] (6.01ns)   --->   "%add_i_10 = fadd i32 %out_conv_load_10, i32 0.720414" [../src/matmul.cpp:83]   --->   Operation 7821 'fadd' 'add_i_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 7822 [5/5] (6.01ns)   --->   "%add_i_15 = fadd i32 %out_conv_load_15, i32 -0.710094" [../src/matmul.cpp:83]   --->   Operation 7822 'fadd' 'add_i_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 7823 [1/2] (1.35ns)   --->   "%out_conv_load_16 = load i11 %out_conv_addr_16" [../src/matmul.cpp:83]   --->   Operation 7823 'load' 'out_conv_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_927 : Operation 7824 [1/2] (1.35ns)   --->   "%out_conv_load_17 = load i11 %out_conv_addr_17" [../src/matmul.cpp:83]   --->   Operation 7824 'load' 'out_conv_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_927 : Operation 7825 [1/1] (0.00ns)   --->   "%out_conv_addr_18 = getelementptr i32 %out_conv, i64 0, i64 19" [../src/matmul.cpp:83]   --->   Operation 7825 'getelementptr' 'out_conv_addr_18' <Predicate = true> <Delay = 0.00>
ST_927 : Operation 7826 [2/2] (1.35ns)   --->   "%out_conv_load_18 = load i11 %out_conv_addr_18" [../src/matmul.cpp:83]   --->   Operation 7826 'load' 'out_conv_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_927 : Operation 7827 [1/1] (0.00ns)   --->   "%out_conv_addr_19 = getelementptr i32 %out_conv, i64 0, i64 20" [../src/matmul.cpp:83]   --->   Operation 7827 'getelementptr' 'out_conv_addr_19' <Predicate = true> <Delay = 0.00>
ST_927 : Operation 7828 [2/2] (1.35ns)   --->   "%out_conv_load_19 = load i11 %out_conv_addr_19" [../src/matmul.cpp:83]   --->   Operation 7828 'load' 'out_conv_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 928 <SV = 926> <Delay = 6.01>
ST_928 : Operation 7829 [4/5] (6.01ns)   --->   "%add_i = fadd i32 %out_conv_load_38, i32 0.341996" [../src/matmul.cpp:83]   --->   Operation 7829 'fadd' 'add_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 7830 [2/5] (6.01ns)   --->   "%add_i_10 = fadd i32 %out_conv_load_10, i32 0.720414" [../src/matmul.cpp:83]   --->   Operation 7830 'fadd' 'add_i_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 7831 [4/5] (6.01ns)   --->   "%add_i_15 = fadd i32 %out_conv_load_15, i32 -0.710094" [../src/matmul.cpp:83]   --->   Operation 7831 'fadd' 'add_i_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 7832 [5/5] (6.01ns)   --->   "%add_i_16 = fadd i32 %out_conv_load_16, i32 0.182284" [../src/matmul.cpp:83]   --->   Operation 7832 'fadd' 'add_i_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 7833 [5/5] (6.01ns)   --->   "%add_i_17 = fadd i32 %out_conv_load_17, i32 0.0510178" [../src/matmul.cpp:83]   --->   Operation 7833 'fadd' 'add_i_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 7834 [1/2] (1.35ns)   --->   "%out_conv_load_18 = load i11 %out_conv_addr_18" [../src/matmul.cpp:83]   --->   Operation 7834 'load' 'out_conv_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_928 : Operation 7835 [1/2] (1.35ns)   --->   "%out_conv_load_19 = load i11 %out_conv_addr_19" [../src/matmul.cpp:83]   --->   Operation 7835 'load' 'out_conv_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_928 : Operation 7836 [1/1] (0.00ns)   --->   "%out_conv_addr_20 = getelementptr i32 %out_conv, i64 0, i64 21" [../src/matmul.cpp:83]   --->   Operation 7836 'getelementptr' 'out_conv_addr_20' <Predicate = true> <Delay = 0.00>
ST_928 : Operation 7837 [2/2] (1.35ns)   --->   "%out_conv_load_20 = load i11 %out_conv_addr_20" [../src/matmul.cpp:83]   --->   Operation 7837 'load' 'out_conv_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_928 : Operation 7838 [1/1] (0.00ns)   --->   "%out_conv_addr_21 = getelementptr i32 %out_conv, i64 0, i64 22" [../src/matmul.cpp:83]   --->   Operation 7838 'getelementptr' 'out_conv_addr_21' <Predicate = true> <Delay = 0.00>
ST_928 : Operation 7839 [2/2] (1.35ns)   --->   "%out_conv_load_21 = load i11 %out_conv_addr_21" [../src/matmul.cpp:83]   --->   Operation 7839 'load' 'out_conv_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 929 <SV = 927> <Delay = 6.01>
ST_929 : Operation 7840 [3/5] (6.01ns)   --->   "%add_i = fadd i32 %out_conv_load_38, i32 0.341996" [../src/matmul.cpp:83]   --->   Operation 7840 'fadd' 'add_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7841 [5/5] (6.01ns)   --->   "%add_i_1 = fadd i32 %out_conv_load, i32 0.447358" [../src/matmul.cpp:83]   --->   Operation 7841 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7842 [5/5] (6.01ns)   --->   "%add_i_2 = fadd i32 %out_conv_load_1, i32 0.231734" [../src/matmul.cpp:83]   --->   Operation 7842 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7843 [1/5] (6.01ns)   --->   "%add_i_10 = fadd i32 %out_conv_load_10, i32 0.720414" [../src/matmul.cpp:83]   --->   Operation 7843 'fadd' 'add_i_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7844 [3/5] (6.01ns)   --->   "%add_i_15 = fadd i32 %out_conv_load_15, i32 -0.710094" [../src/matmul.cpp:83]   --->   Operation 7844 'fadd' 'add_i_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7845 [4/5] (6.01ns)   --->   "%add_i_16 = fadd i32 %out_conv_load_16, i32 0.182284" [../src/matmul.cpp:83]   --->   Operation 7845 'fadd' 'add_i_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7846 [4/5] (6.01ns)   --->   "%add_i_17 = fadd i32 %out_conv_load_17, i32 0.0510178" [../src/matmul.cpp:83]   --->   Operation 7846 'fadd' 'add_i_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7847 [5/5] (6.01ns)   --->   "%add_i_18 = fadd i32 %out_conv_load_18, i32 -0.168902" [../src/matmul.cpp:83]   --->   Operation 7847 'fadd' 'add_i_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7848 [5/5] (6.01ns)   --->   "%add_i_19 = fadd i32 %out_conv_load_19, i32 0.420326" [../src/matmul.cpp:83]   --->   Operation 7848 'fadd' 'add_i_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 7849 [1/2] (1.35ns)   --->   "%out_conv_load_20 = load i11 %out_conv_addr_20" [../src/matmul.cpp:83]   --->   Operation 7849 'load' 'out_conv_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_929 : Operation 7850 [1/2] (1.35ns)   --->   "%out_conv_load_21 = load i11 %out_conv_addr_21" [../src/matmul.cpp:83]   --->   Operation 7850 'load' 'out_conv_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_929 : Operation 7851 [1/1] (0.00ns)   --->   "%out_conv_addr_22 = getelementptr i32 %out_conv, i64 0, i64 23" [../src/matmul.cpp:83]   --->   Operation 7851 'getelementptr' 'out_conv_addr_22' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 7852 [2/2] (1.35ns)   --->   "%out_conv_load_22 = load i11 %out_conv_addr_22" [../src/matmul.cpp:83]   --->   Operation 7852 'load' 'out_conv_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_929 : Operation 7853 [1/1] (0.00ns)   --->   "%out_conv_addr_23 = getelementptr i32 %out_conv, i64 0, i64 24" [../src/matmul.cpp:83]   --->   Operation 7853 'getelementptr' 'out_conv_addr_23' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 7854 [2/2] (1.35ns)   --->   "%out_conv_load_23 = load i11 %out_conv_addr_23" [../src/matmul.cpp:83]   --->   Operation 7854 'load' 'out_conv_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 930 <SV = 928> <Delay = 6.01>
ST_930 : Operation 7855 [2/5] (6.01ns)   --->   "%add_i = fadd i32 %out_conv_load_38, i32 0.341996" [../src/matmul.cpp:83]   --->   Operation 7855 'fadd' 'add_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7856 [4/5] (6.01ns)   --->   "%add_i_1 = fadd i32 %out_conv_load, i32 0.447358" [../src/matmul.cpp:83]   --->   Operation 7856 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7857 [4/5] (6.01ns)   --->   "%add_i_2 = fadd i32 %out_conv_load_1, i32 0.231734" [../src/matmul.cpp:83]   --->   Operation 7857 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7858 [5/5] (6.01ns)   --->   "%add_i_3 = fadd i32 %out_conv_load_2, i32 -0.0584851" [../src/matmul.cpp:83]   --->   Operation 7858 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7859 [5/5] (6.01ns)   --->   "%add_i_4 = fadd i32 %out_conv_load_3, i32 0.662202" [../src/matmul.cpp:83]   --->   Operation 7859 'fadd' 'add_i_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7860 [2/5] (6.01ns)   --->   "%add_i_15 = fadd i32 %out_conv_load_15, i32 -0.710094" [../src/matmul.cpp:83]   --->   Operation 7860 'fadd' 'add_i_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7861 [3/5] (6.01ns)   --->   "%add_i_16 = fadd i32 %out_conv_load_16, i32 0.182284" [../src/matmul.cpp:83]   --->   Operation 7861 'fadd' 'add_i_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7862 [3/5] (6.01ns)   --->   "%add_i_17 = fadd i32 %out_conv_load_17, i32 0.0510178" [../src/matmul.cpp:83]   --->   Operation 7862 'fadd' 'add_i_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7863 [4/5] (6.01ns)   --->   "%add_i_18 = fadd i32 %out_conv_load_18, i32 -0.168902" [../src/matmul.cpp:83]   --->   Operation 7863 'fadd' 'add_i_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7864 [4/5] (6.01ns)   --->   "%add_i_19 = fadd i32 %out_conv_load_19, i32 0.420326" [../src/matmul.cpp:83]   --->   Operation 7864 'fadd' 'add_i_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7865 [5/5] (6.01ns)   --->   "%add_i_20 = fadd i32 %out_conv_load_20, i32 0.359993" [../src/matmul.cpp:83]   --->   Operation 7865 'fadd' 'add_i_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7866 [5/5] (6.01ns)   --->   "%add_i_21 = fadd i32 %out_conv_load_21, i32 0.123251" [../src/matmul.cpp:83]   --->   Operation 7866 'fadd' 'add_i_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 7867 [1/2] (1.35ns)   --->   "%out_conv_load_22 = load i11 %out_conv_addr_22" [../src/matmul.cpp:83]   --->   Operation 7867 'load' 'out_conv_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_930 : Operation 7868 [1/2] (1.35ns)   --->   "%out_conv_load_23 = load i11 %out_conv_addr_23" [../src/matmul.cpp:83]   --->   Operation 7868 'load' 'out_conv_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_930 : Operation 7869 [1/1] (0.00ns)   --->   "%out_conv_addr_24 = getelementptr i32 %out_conv, i64 0, i64 25" [../src/matmul.cpp:83]   --->   Operation 7869 'getelementptr' 'out_conv_addr_24' <Predicate = true> <Delay = 0.00>
ST_930 : Operation 7870 [2/2] (1.35ns)   --->   "%out_conv_load_24 = load i11 %out_conv_addr_24" [../src/matmul.cpp:83]   --->   Operation 7870 'load' 'out_conv_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_930 : Operation 7871 [1/1] (0.00ns)   --->   "%out_conv_addr_25 = getelementptr i32 %out_conv, i64 0, i64 26" [../src/matmul.cpp:83]   --->   Operation 7871 'getelementptr' 'out_conv_addr_25' <Predicate = true> <Delay = 0.00>
ST_930 : Operation 7872 [2/2] (1.35ns)   --->   "%out_conv_load_25 = load i11 %out_conv_addr_25" [../src/matmul.cpp:83]   --->   Operation 7872 'load' 'out_conv_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 931 <SV = 929> <Delay = 6.01>
ST_931 : Operation 7873 [1/5] (6.01ns)   --->   "%add_i = fadd i32 %out_conv_load_38, i32 0.341996" [../src/matmul.cpp:83]   --->   Operation 7873 'fadd' 'add_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7874 [3/5] (6.01ns)   --->   "%add_i_1 = fadd i32 %out_conv_load, i32 0.447358" [../src/matmul.cpp:83]   --->   Operation 7874 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7875 [3/5] (6.01ns)   --->   "%add_i_2 = fadd i32 %out_conv_load_1, i32 0.231734" [../src/matmul.cpp:83]   --->   Operation 7875 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7876 [4/5] (6.01ns)   --->   "%add_i_3 = fadd i32 %out_conv_load_2, i32 -0.0584851" [../src/matmul.cpp:83]   --->   Operation 7876 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7877 [4/5] (6.01ns)   --->   "%add_i_4 = fadd i32 %out_conv_load_3, i32 0.662202" [../src/matmul.cpp:83]   --->   Operation 7877 'fadd' 'add_i_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7878 [5/5] (6.01ns)   --->   "%add_i_5 = fadd i32 %out_conv_load_4, i32 0.00856764" [../src/matmul.cpp:83]   --->   Operation 7878 'fadd' 'add_i_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7879 [1/5] (6.01ns)   --->   "%add_i_15 = fadd i32 %out_conv_load_15, i32 -0.710094" [../src/matmul.cpp:83]   --->   Operation 7879 'fadd' 'add_i_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7880 [2/5] (6.01ns)   --->   "%add_i_16 = fadd i32 %out_conv_load_16, i32 0.182284" [../src/matmul.cpp:83]   --->   Operation 7880 'fadd' 'add_i_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7881 [2/5] (6.01ns)   --->   "%add_i_17 = fadd i32 %out_conv_load_17, i32 0.0510178" [../src/matmul.cpp:83]   --->   Operation 7881 'fadd' 'add_i_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7882 [3/5] (6.01ns)   --->   "%add_i_18 = fadd i32 %out_conv_load_18, i32 -0.168902" [../src/matmul.cpp:83]   --->   Operation 7882 'fadd' 'add_i_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7883 [3/5] (6.01ns)   --->   "%add_i_19 = fadd i32 %out_conv_load_19, i32 0.420326" [../src/matmul.cpp:83]   --->   Operation 7883 'fadd' 'add_i_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7884 [4/5] (6.01ns)   --->   "%add_i_20 = fadd i32 %out_conv_load_20, i32 0.359993" [../src/matmul.cpp:83]   --->   Operation 7884 'fadd' 'add_i_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7885 [4/5] (6.01ns)   --->   "%add_i_21 = fadd i32 %out_conv_load_21, i32 0.123251" [../src/matmul.cpp:83]   --->   Operation 7885 'fadd' 'add_i_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7886 [5/5] (6.01ns)   --->   "%add_i_23 = fadd i32 %out_conv_load_23, i32 0.22591" [../src/matmul.cpp:83]   --->   Operation 7886 'fadd' 'add_i_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 7887 [1/2] (1.35ns)   --->   "%out_conv_load_24 = load i11 %out_conv_addr_24" [../src/matmul.cpp:83]   --->   Operation 7887 'load' 'out_conv_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_931 : Operation 7888 [1/2] (1.35ns)   --->   "%out_conv_load_25 = load i11 %out_conv_addr_25" [../src/matmul.cpp:83]   --->   Operation 7888 'load' 'out_conv_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_931 : Operation 7889 [1/1] (0.00ns)   --->   "%out_conv_addr_26 = getelementptr i32 %out_conv, i64 0, i64 27" [../src/matmul.cpp:83]   --->   Operation 7889 'getelementptr' 'out_conv_addr_26' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 7890 [2/2] (1.35ns)   --->   "%out_conv_load_26 = load i11 %out_conv_addr_26" [../src/matmul.cpp:83]   --->   Operation 7890 'load' 'out_conv_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_931 : Operation 7891 [1/1] (0.00ns)   --->   "%out_conv_addr_27 = getelementptr i32 %out_conv, i64 0, i64 28" [../src/matmul.cpp:83]   --->   Operation 7891 'getelementptr' 'out_conv_addr_27' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 7892 [2/2] (1.35ns)   --->   "%out_conv_load_27 = load i11 %out_conv_addr_27" [../src/matmul.cpp:83]   --->   Operation 7892 'load' 'out_conv_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 932 <SV = 930> <Delay = 6.01>
ST_932 : Operation 7893 [2/5] (6.01ns)   --->   "%add_i_1 = fadd i32 %out_conv_load, i32 0.447358" [../src/matmul.cpp:83]   --->   Operation 7893 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7894 [2/5] (6.01ns)   --->   "%add_i_2 = fadd i32 %out_conv_load_1, i32 0.231734" [../src/matmul.cpp:83]   --->   Operation 7894 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7895 [3/5] (6.01ns)   --->   "%add_i_3 = fadd i32 %out_conv_load_2, i32 -0.0584851" [../src/matmul.cpp:83]   --->   Operation 7895 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7896 [3/5] (6.01ns)   --->   "%add_i_4 = fadd i32 %out_conv_load_3, i32 0.662202" [../src/matmul.cpp:83]   --->   Operation 7896 'fadd' 'add_i_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7897 [4/5] (6.01ns)   --->   "%add_i_5 = fadd i32 %out_conv_load_4, i32 0.00856764" [../src/matmul.cpp:83]   --->   Operation 7897 'fadd' 'add_i_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7898 [5/5] (6.01ns)   --->   "%add_i_7 = fadd i32 %out_conv_load_6, i32 0.237417" [../src/matmul.cpp:83]   --->   Operation 7898 'fadd' 'add_i_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7899 [5/5] (6.01ns)   --->   "%add_i_8 = fadd i32 %out_conv_load_7, i32 -0.513592" [../src/matmul.cpp:83]   --->   Operation 7899 'fadd' 'add_i_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7900 [1/5] (6.01ns)   --->   "%add_i_16 = fadd i32 %out_conv_load_16, i32 0.182284" [../src/matmul.cpp:83]   --->   Operation 7900 'fadd' 'add_i_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7901 [1/5] (6.01ns)   --->   "%add_i_17 = fadd i32 %out_conv_load_17, i32 0.0510178" [../src/matmul.cpp:83]   --->   Operation 7901 'fadd' 'add_i_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7902 [2/5] (6.01ns)   --->   "%add_i_18 = fadd i32 %out_conv_load_18, i32 -0.168902" [../src/matmul.cpp:83]   --->   Operation 7902 'fadd' 'add_i_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7903 [2/5] (6.01ns)   --->   "%add_i_19 = fadd i32 %out_conv_load_19, i32 0.420326" [../src/matmul.cpp:83]   --->   Operation 7903 'fadd' 'add_i_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7904 [3/5] (6.01ns)   --->   "%add_i_20 = fadd i32 %out_conv_load_20, i32 0.359993" [../src/matmul.cpp:83]   --->   Operation 7904 'fadd' 'add_i_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7905 [3/5] (6.01ns)   --->   "%add_i_21 = fadd i32 %out_conv_load_21, i32 0.123251" [../src/matmul.cpp:83]   --->   Operation 7905 'fadd' 'add_i_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7906 [4/5] (6.01ns)   --->   "%add_i_23 = fadd i32 %out_conv_load_23, i32 0.22591" [../src/matmul.cpp:83]   --->   Operation 7906 'fadd' 'add_i_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7907 [5/5] (6.01ns)   --->   "%add_i_24 = fadd i32 %out_conv_load_24, i32 0.160691" [../src/matmul.cpp:83]   --->   Operation 7907 'fadd' 'add_i_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7908 [5/5] (6.01ns)   --->   "%add_i_25 = fadd i32 %out_conv_load_25, i32 0.25829" [../src/matmul.cpp:83]   --->   Operation 7908 'fadd' 'add_i_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 7909 [1/2] (1.35ns)   --->   "%out_conv_load_26 = load i11 %out_conv_addr_26" [../src/matmul.cpp:83]   --->   Operation 7909 'load' 'out_conv_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_932 : Operation 7910 [1/2] (1.35ns)   --->   "%out_conv_load_27 = load i11 %out_conv_addr_27" [../src/matmul.cpp:83]   --->   Operation 7910 'load' 'out_conv_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_932 : Operation 7911 [1/1] (0.00ns)   --->   "%out_conv_addr_28 = getelementptr i32 %out_conv, i64 0, i64 29" [../src/matmul.cpp:83]   --->   Operation 7911 'getelementptr' 'out_conv_addr_28' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 7912 [2/2] (1.35ns)   --->   "%out_conv_load_28 = load i11 %out_conv_addr_28" [../src/matmul.cpp:83]   --->   Operation 7912 'load' 'out_conv_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_932 : Operation 7913 [1/1] (0.00ns)   --->   "%out_conv_addr_29 = getelementptr i32 %out_conv, i64 0, i64 30" [../src/matmul.cpp:83]   --->   Operation 7913 'getelementptr' 'out_conv_addr_29' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 7914 [2/2] (1.35ns)   --->   "%out_conv_load_29 = load i11 %out_conv_addr_29" [../src/matmul.cpp:83]   --->   Operation 7914 'load' 'out_conv_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_932 : Operation 7915 [2/2] (3.34ns)   --->   "%tmp_892 = fcmp_olt  i32 %add_i, i32 0" [../src/matmul.cpp:94]   --->   Operation 7915 'fcmp' 'tmp_892' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 931> <Delay = 6.01>
ST_933 : Operation 7916 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i, i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 7916 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_933 : Operation 7917 [1/5] (6.01ns)   --->   "%add_i_1 = fadd i32 %out_conv_load, i32 0.447358" [../src/matmul.cpp:83]   --->   Operation 7917 'fadd' 'add_i_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7918 [1/5] (6.01ns)   --->   "%add_i_2 = fadd i32 %out_conv_load_1, i32 0.231734" [../src/matmul.cpp:83]   --->   Operation 7918 'fadd' 'add_i_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7919 [2/5] (6.01ns)   --->   "%add_i_3 = fadd i32 %out_conv_load_2, i32 -0.0584851" [../src/matmul.cpp:83]   --->   Operation 7919 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7920 [2/5] (6.01ns)   --->   "%add_i_4 = fadd i32 %out_conv_load_3, i32 0.662202" [../src/matmul.cpp:83]   --->   Operation 7920 'fadd' 'add_i_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7921 [3/5] (6.01ns)   --->   "%add_i_5 = fadd i32 %out_conv_load_4, i32 0.00856764" [../src/matmul.cpp:83]   --->   Operation 7921 'fadd' 'add_i_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7922 [4/5] (6.01ns)   --->   "%add_i_7 = fadd i32 %out_conv_load_6, i32 0.237417" [../src/matmul.cpp:83]   --->   Operation 7922 'fadd' 'add_i_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7923 [4/5] (6.01ns)   --->   "%add_i_8 = fadd i32 %out_conv_load_7, i32 -0.513592" [../src/matmul.cpp:83]   --->   Operation 7923 'fadd' 'add_i_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7924 [5/5] (6.01ns)   --->   "%add_i_9 = fadd i32 %out_conv_load_8, i32 0.31851" [../src/matmul.cpp:83]   --->   Operation 7924 'fadd' 'add_i_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7925 [5/5] (6.01ns)   --->   "%add_i_s = fadd i32 %out_conv_load_9, i32 0.696569" [../src/matmul.cpp:83]   --->   Operation 7925 'fadd' 'add_i_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7926 [1/5] (6.01ns)   --->   "%add_i_18 = fadd i32 %out_conv_load_18, i32 -0.168902" [../src/matmul.cpp:83]   --->   Operation 7926 'fadd' 'add_i_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7927 [1/5] (6.01ns)   --->   "%add_i_19 = fadd i32 %out_conv_load_19, i32 0.420326" [../src/matmul.cpp:83]   --->   Operation 7927 'fadd' 'add_i_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7928 [2/5] (6.01ns)   --->   "%add_i_20 = fadd i32 %out_conv_load_20, i32 0.359993" [../src/matmul.cpp:83]   --->   Operation 7928 'fadd' 'add_i_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7929 [2/5] (6.01ns)   --->   "%add_i_21 = fadd i32 %out_conv_load_21, i32 0.123251" [../src/matmul.cpp:83]   --->   Operation 7929 'fadd' 'add_i_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7930 [3/5] (6.01ns)   --->   "%add_i_23 = fadd i32 %out_conv_load_23, i32 0.22591" [../src/matmul.cpp:83]   --->   Operation 7930 'fadd' 'add_i_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7931 [4/5] (6.01ns)   --->   "%add_i_24 = fadd i32 %out_conv_load_24, i32 0.160691" [../src/matmul.cpp:83]   --->   Operation 7931 'fadd' 'add_i_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7932 [4/5] (6.01ns)   --->   "%add_i_25 = fadd i32 %out_conv_load_25, i32 0.25829" [../src/matmul.cpp:83]   --->   Operation 7932 'fadd' 'add_i_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7933 [5/5] (6.01ns)   --->   "%add_i_26 = fadd i32 %out_conv_load_26, i32 0.350759" [../src/matmul.cpp:83]   --->   Operation 7933 'fadd' 'add_i_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7934 [5/5] (6.01ns)   --->   "%add_i_27 = fadd i32 %out_conv_load_27, i32 0.501292" [../src/matmul.cpp:83]   --->   Operation 7934 'fadd' 'add_i_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7935 [1/2] (1.35ns)   --->   "%out_conv_load_28 = load i11 %out_conv_addr_28" [../src/matmul.cpp:83]   --->   Operation 7935 'load' 'out_conv_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_933 : Operation 7936 [1/2] (1.35ns)   --->   "%out_conv_load_29 = load i11 %out_conv_addr_29" [../src/matmul.cpp:83]   --->   Operation 7936 'load' 'out_conv_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_933 : Operation 7937 [1/1] (0.00ns)   --->   "%out_conv_addr_30 = getelementptr i32 %out_conv, i64 0, i64 31" [../src/matmul.cpp:83]   --->   Operation 7937 'getelementptr' 'out_conv_addr_30' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 7938 [2/2] (1.35ns)   --->   "%out_conv_load_30 = load i11 %out_conv_addr_30" [../src/matmul.cpp:83]   --->   Operation 7938 'load' 'out_conv_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_933 : Operation 7939 [1/1] (0.00ns)   --->   "%bitcast_ln94_446 = bitcast i32 %add_i" [../src/matmul.cpp:94]   --->   Operation 7939 'bitcast' 'bitcast_ln94_446' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 7940 [1/1] (0.00ns)   --->   "%tmp_891 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_446, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 7940 'partselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 7941 [1/1] (0.00ns)   --->   "%trunc_ln94_446 = trunc i32 %bitcast_ln94_446" [../src/matmul.cpp:94]   --->   Operation 7941 'trunc' 'trunc_ln94_446' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 7942 [1/1] (0.85ns)   --->   "%icmp_ln94_892 = icmp_ne  i8 %tmp_891, i8 255" [../src/matmul.cpp:94]   --->   Operation 7942 'icmp' 'icmp_ln94_892' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7943 [1/1] (0.97ns)   --->   "%icmp_ln94_893 = icmp_eq  i23 %trunc_ln94_446, i23 0" [../src/matmul.cpp:94]   --->   Operation 7943 'icmp' 'icmp_ln94_893' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7944 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_446)   --->   "%or_ln94_446 = or i1 %icmp_ln94_893, i1 %icmp_ln94_892" [../src/matmul.cpp:94]   --->   Operation 7944 'or' 'or_ln94_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7945 [1/2] (3.34ns)   --->   "%tmp_892 = fcmp_olt  i32 %add_i, i32 0" [../src/matmul.cpp:94]   --->   Operation 7945 'fcmp' 'tmp_892' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 7946 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_446 = and i1 %or_ln94_446, i1 %tmp_892" [../src/matmul.cpp:94]   --->   Operation 7946 'and' 'and_ln94_446' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 934 <SV = 932> <Delay = 6.01>
ST_934 : Operation 7947 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_1, i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 7947 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_934 : Operation 7948 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_2, i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 7948 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_934 : Operation 7949 [1/5] (6.01ns)   --->   "%add_i_3 = fadd i32 %out_conv_load_2, i32 -0.0584851" [../src/matmul.cpp:83]   --->   Operation 7949 'fadd' 'add_i_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7950 [1/5] (6.01ns)   --->   "%add_i_4 = fadd i32 %out_conv_load_3, i32 0.662202" [../src/matmul.cpp:83]   --->   Operation 7950 'fadd' 'add_i_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7951 [2/5] (6.01ns)   --->   "%add_i_5 = fadd i32 %out_conv_load_4, i32 0.00856764" [../src/matmul.cpp:83]   --->   Operation 7951 'fadd' 'add_i_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7952 [3/5] (6.01ns)   --->   "%add_i_7 = fadd i32 %out_conv_load_6, i32 0.237417" [../src/matmul.cpp:83]   --->   Operation 7952 'fadd' 'add_i_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7953 [3/5] (6.01ns)   --->   "%add_i_8 = fadd i32 %out_conv_load_7, i32 -0.513592" [../src/matmul.cpp:83]   --->   Operation 7953 'fadd' 'add_i_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7954 [4/5] (6.01ns)   --->   "%add_i_9 = fadd i32 %out_conv_load_8, i32 0.31851" [../src/matmul.cpp:83]   --->   Operation 7954 'fadd' 'add_i_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7955 [4/5] (6.01ns)   --->   "%add_i_s = fadd i32 %out_conv_load_9, i32 0.696569" [../src/matmul.cpp:83]   --->   Operation 7955 'fadd' 'add_i_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7956 [5/5] (6.01ns)   --->   "%add_i_11 = fadd i32 %out_conv_load_11, i32 0.411978" [../src/matmul.cpp:83]   --->   Operation 7956 'fadd' 'add_i_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7957 [1/5] (6.01ns)   --->   "%add_i_20 = fadd i32 %out_conv_load_20, i32 0.359993" [../src/matmul.cpp:83]   --->   Operation 7957 'fadd' 'add_i_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7958 [1/5] (6.01ns)   --->   "%add_i_21 = fadd i32 %out_conv_load_21, i32 0.123251" [../src/matmul.cpp:83]   --->   Operation 7958 'fadd' 'add_i_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7959 [2/5] (6.01ns)   --->   "%add_i_23 = fadd i32 %out_conv_load_23, i32 0.22591" [../src/matmul.cpp:83]   --->   Operation 7959 'fadd' 'add_i_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7960 [3/5] (6.01ns)   --->   "%add_i_24 = fadd i32 %out_conv_load_24, i32 0.160691" [../src/matmul.cpp:83]   --->   Operation 7960 'fadd' 'add_i_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7961 [3/5] (6.01ns)   --->   "%add_i_25 = fadd i32 %out_conv_load_25, i32 0.25829" [../src/matmul.cpp:83]   --->   Operation 7961 'fadd' 'add_i_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7962 [4/5] (6.01ns)   --->   "%add_i_26 = fadd i32 %out_conv_load_26, i32 0.350759" [../src/matmul.cpp:83]   --->   Operation 7962 'fadd' 'add_i_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7963 [4/5] (6.01ns)   --->   "%add_i_27 = fadd i32 %out_conv_load_27, i32 0.501292" [../src/matmul.cpp:83]   --->   Operation 7963 'fadd' 'add_i_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7964 [5/5] (6.01ns)   --->   "%add_i_28 = fadd i32 %out_conv_load_28, i32 -0.285827" [../src/matmul.cpp:83]   --->   Operation 7964 'fadd' 'add_i_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7965 [5/5] (6.01ns)   --->   "%add_i_29 = fadd i32 %out_conv_load_29, i32 0.452668" [../src/matmul.cpp:83]   --->   Operation 7965 'fadd' 'add_i_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 7966 [1/2] (1.35ns)   --->   "%out_conv_load_30 = load i11 %out_conv_addr_30" [../src/matmul.cpp:83]   --->   Operation 7966 'load' 'out_conv_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 935 <SV = 933> <Delay = 6.01>
ST_935 : Operation 7967 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_3, i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 7967 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_935 : Operation 7968 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_4, i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 7968 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_935 : Operation 7969 [1/5] (6.01ns)   --->   "%add_i_5 = fadd i32 %out_conv_load_4, i32 0.00856764" [../src/matmul.cpp:83]   --->   Operation 7969 'fadd' 'add_i_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7970 [2/5] (6.01ns)   --->   "%add_i_7 = fadd i32 %out_conv_load_6, i32 0.237417" [../src/matmul.cpp:83]   --->   Operation 7970 'fadd' 'add_i_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7971 [2/5] (6.01ns)   --->   "%add_i_8 = fadd i32 %out_conv_load_7, i32 -0.513592" [../src/matmul.cpp:83]   --->   Operation 7971 'fadd' 'add_i_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7972 [3/5] (6.01ns)   --->   "%add_i_9 = fadd i32 %out_conv_load_8, i32 0.31851" [../src/matmul.cpp:83]   --->   Operation 7972 'fadd' 'add_i_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7973 [3/5] (6.01ns)   --->   "%add_i_s = fadd i32 %out_conv_load_9, i32 0.696569" [../src/matmul.cpp:83]   --->   Operation 7973 'fadd' 'add_i_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7974 [4/5] (6.01ns)   --->   "%add_i_11 = fadd i32 %out_conv_load_11, i32 0.411978" [../src/matmul.cpp:83]   --->   Operation 7974 'fadd' 'add_i_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7975 [5/5] (6.01ns)   --->   "%add_i_12 = fadd i32 %out_conv_load_12, i32 -0.0918319" [../src/matmul.cpp:83]   --->   Operation 7975 'fadd' 'add_i_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7976 [5/5] (6.01ns)   --->   "%add_i_13 = fadd i32 %out_conv_load_13, i32 0.26177" [../src/matmul.cpp:83]   --->   Operation 7976 'fadd' 'add_i_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7977 [1/5] (6.01ns)   --->   "%add_i_23 = fadd i32 %out_conv_load_23, i32 0.22591" [../src/matmul.cpp:83]   --->   Operation 7977 'fadd' 'add_i_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7978 [2/5] (6.01ns)   --->   "%add_i_24 = fadd i32 %out_conv_load_24, i32 0.160691" [../src/matmul.cpp:83]   --->   Operation 7978 'fadd' 'add_i_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7979 [2/5] (6.01ns)   --->   "%add_i_25 = fadd i32 %out_conv_load_25, i32 0.25829" [../src/matmul.cpp:83]   --->   Operation 7979 'fadd' 'add_i_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7980 [3/5] (6.01ns)   --->   "%add_i_26 = fadd i32 %out_conv_load_26, i32 0.350759" [../src/matmul.cpp:83]   --->   Operation 7980 'fadd' 'add_i_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7981 [3/5] (6.01ns)   --->   "%add_i_27 = fadd i32 %out_conv_load_27, i32 0.501292" [../src/matmul.cpp:83]   --->   Operation 7981 'fadd' 'add_i_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7982 [4/5] (6.01ns)   --->   "%add_i_28 = fadd i32 %out_conv_load_28, i32 -0.285827" [../src/matmul.cpp:83]   --->   Operation 7982 'fadd' 'add_i_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7983 [4/5] (6.01ns)   --->   "%add_i_29 = fadd i32 %out_conv_load_29, i32 0.452668" [../src/matmul.cpp:83]   --->   Operation 7983 'fadd' 'add_i_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 7984 [5/5] (6.01ns)   --->   "%add_i_30 = fadd i32 %out_conv_load_30, i32 0.0367004" [../src/matmul.cpp:83]   --->   Operation 7984 'fadd' 'add_i_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 934> <Delay = 6.01>
ST_936 : Operation 7985 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_5, i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 7985 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_936 : Operation 7986 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_6, i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 7986 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_936 : Operation 7987 [1/5] (6.01ns)   --->   "%add_i_7 = fadd i32 %out_conv_load_6, i32 0.237417" [../src/matmul.cpp:83]   --->   Operation 7987 'fadd' 'add_i_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7988 [1/5] (6.01ns)   --->   "%add_i_8 = fadd i32 %out_conv_load_7, i32 -0.513592" [../src/matmul.cpp:83]   --->   Operation 7988 'fadd' 'add_i_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7989 [2/5] (6.01ns)   --->   "%add_i_9 = fadd i32 %out_conv_load_8, i32 0.31851" [../src/matmul.cpp:83]   --->   Operation 7989 'fadd' 'add_i_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7990 [2/5] (6.01ns)   --->   "%add_i_s = fadd i32 %out_conv_load_9, i32 0.696569" [../src/matmul.cpp:83]   --->   Operation 7990 'fadd' 'add_i_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7991 [3/5] (6.01ns)   --->   "%add_i_11 = fadd i32 %out_conv_load_11, i32 0.411978" [../src/matmul.cpp:83]   --->   Operation 7991 'fadd' 'add_i_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7992 [4/5] (6.01ns)   --->   "%add_i_12 = fadd i32 %out_conv_load_12, i32 -0.0918319" [../src/matmul.cpp:83]   --->   Operation 7992 'fadd' 'add_i_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7993 [4/5] (6.01ns)   --->   "%add_i_13 = fadd i32 %out_conv_load_13, i32 0.26177" [../src/matmul.cpp:83]   --->   Operation 7993 'fadd' 'add_i_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7994 [5/5] (6.01ns)   --->   "%add_i_14 = fadd i32 %out_conv_load_14, i32 0.324298" [../src/matmul.cpp:83]   --->   Operation 7994 'fadd' 'add_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7995 [1/5] (6.01ns)   --->   "%add_i_24 = fadd i32 %out_conv_load_24, i32 0.160691" [../src/matmul.cpp:83]   --->   Operation 7995 'fadd' 'add_i_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7996 [1/5] (6.01ns)   --->   "%add_i_25 = fadd i32 %out_conv_load_25, i32 0.25829" [../src/matmul.cpp:83]   --->   Operation 7996 'fadd' 'add_i_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7997 [2/5] (6.01ns)   --->   "%add_i_26 = fadd i32 %out_conv_load_26, i32 0.350759" [../src/matmul.cpp:83]   --->   Operation 7997 'fadd' 'add_i_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7998 [2/5] (6.01ns)   --->   "%add_i_27 = fadd i32 %out_conv_load_27, i32 0.501292" [../src/matmul.cpp:83]   --->   Operation 7998 'fadd' 'add_i_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 7999 [3/5] (6.01ns)   --->   "%add_i_28 = fadd i32 %out_conv_load_28, i32 -0.285827" [../src/matmul.cpp:83]   --->   Operation 7999 'fadd' 'add_i_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 8000 [3/5] (6.01ns)   --->   "%add_i_29 = fadd i32 %out_conv_load_29, i32 0.452668" [../src/matmul.cpp:83]   --->   Operation 8000 'fadd' 'add_i_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 8001 [4/5] (6.01ns)   --->   "%add_i_30 = fadd i32 %out_conv_load_30, i32 0.0367004" [../src/matmul.cpp:83]   --->   Operation 8001 'fadd' 'add_i_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 935> <Delay = 6.01>
ST_937 : Operation 8002 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_7, i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 8002 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_937 : Operation 8003 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_8, i11 %out_conv_addr_7" [../src/matmul.cpp:83]   --->   Operation 8003 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_937 : Operation 8004 [1/5] (6.01ns)   --->   "%add_i_9 = fadd i32 %out_conv_load_8, i32 0.31851" [../src/matmul.cpp:83]   --->   Operation 8004 'fadd' 'add_i_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8005 [1/5] (6.01ns)   --->   "%add_i_s = fadd i32 %out_conv_load_9, i32 0.696569" [../src/matmul.cpp:83]   --->   Operation 8005 'fadd' 'add_i_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8006 [2/5] (6.01ns)   --->   "%add_i_11 = fadd i32 %out_conv_load_11, i32 0.411978" [../src/matmul.cpp:83]   --->   Operation 8006 'fadd' 'add_i_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8007 [3/5] (6.01ns)   --->   "%add_i_12 = fadd i32 %out_conv_load_12, i32 -0.0918319" [../src/matmul.cpp:83]   --->   Operation 8007 'fadd' 'add_i_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8008 [3/5] (6.01ns)   --->   "%add_i_13 = fadd i32 %out_conv_load_13, i32 0.26177" [../src/matmul.cpp:83]   --->   Operation 8008 'fadd' 'add_i_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8009 [4/5] (6.01ns)   --->   "%add_i_14 = fadd i32 %out_conv_load_14, i32 0.324298" [../src/matmul.cpp:83]   --->   Operation 8009 'fadd' 'add_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8010 [1/5] (6.01ns)   --->   "%add_i_26 = fadd i32 %out_conv_load_26, i32 0.350759" [../src/matmul.cpp:83]   --->   Operation 8010 'fadd' 'add_i_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8011 [1/5] (6.01ns)   --->   "%add_i_27 = fadd i32 %out_conv_load_27, i32 0.501292" [../src/matmul.cpp:83]   --->   Operation 8011 'fadd' 'add_i_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8012 [2/5] (6.01ns)   --->   "%add_i_28 = fadd i32 %out_conv_load_28, i32 -0.285827" [../src/matmul.cpp:83]   --->   Operation 8012 'fadd' 'add_i_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8013 [2/5] (6.01ns)   --->   "%add_i_29 = fadd i32 %out_conv_load_29, i32 0.452668" [../src/matmul.cpp:83]   --->   Operation 8013 'fadd' 'add_i_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 8014 [3/5] (6.01ns)   --->   "%add_i_30 = fadd i32 %out_conv_load_30, i32 0.0367004" [../src/matmul.cpp:83]   --->   Operation 8014 'fadd' 'add_i_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 936> <Delay = 6.01>
ST_938 : Operation 8015 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_9, i11 %out_conv_addr_8" [../src/matmul.cpp:83]   --->   Operation 8015 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_938 : Operation 8016 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_s, i11 %out_conv_addr_9" [../src/matmul.cpp:83]   --->   Operation 8016 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_938 : Operation 8017 [1/5] (6.01ns)   --->   "%add_i_11 = fadd i32 %out_conv_load_11, i32 0.411978" [../src/matmul.cpp:83]   --->   Operation 8017 'fadd' 'add_i_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8018 [2/5] (6.01ns)   --->   "%add_i_12 = fadd i32 %out_conv_load_12, i32 -0.0918319" [../src/matmul.cpp:83]   --->   Operation 8018 'fadd' 'add_i_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8019 [2/5] (6.01ns)   --->   "%add_i_13 = fadd i32 %out_conv_load_13, i32 0.26177" [../src/matmul.cpp:83]   --->   Operation 8019 'fadd' 'add_i_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8020 [3/5] (6.01ns)   --->   "%add_i_14 = fadd i32 %out_conv_load_14, i32 0.324298" [../src/matmul.cpp:83]   --->   Operation 8020 'fadd' 'add_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8021 [1/5] (6.01ns)   --->   "%add_i_28 = fadd i32 %out_conv_load_28, i32 -0.285827" [../src/matmul.cpp:83]   --->   Operation 8021 'fadd' 'add_i_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8022 [1/5] (6.01ns)   --->   "%add_i_29 = fadd i32 %out_conv_load_29, i32 0.452668" [../src/matmul.cpp:83]   --->   Operation 8022 'fadd' 'add_i_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 8023 [2/5] (6.01ns)   --->   "%add_i_30 = fadd i32 %out_conv_load_30, i32 0.0367004" [../src/matmul.cpp:83]   --->   Operation 8023 'fadd' 'add_i_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 939 <SV = 937> <Delay = 6.01>
ST_939 : Operation 8024 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_10, i11 %out_conv_addr_10" [../src/matmul.cpp:83]   --->   Operation 8024 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_939 : Operation 8025 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_11, i11 %out_conv_addr_11" [../src/matmul.cpp:83]   --->   Operation 8025 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_939 : Operation 8026 [1/5] (6.01ns)   --->   "%add_i_12 = fadd i32 %out_conv_load_12, i32 -0.0918319" [../src/matmul.cpp:83]   --->   Operation 8026 'fadd' 'add_i_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 8027 [1/5] (6.01ns)   --->   "%add_i_13 = fadd i32 %out_conv_load_13, i32 0.26177" [../src/matmul.cpp:83]   --->   Operation 8027 'fadd' 'add_i_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 8028 [2/5] (6.01ns)   --->   "%add_i_14 = fadd i32 %out_conv_load_14, i32 0.324298" [../src/matmul.cpp:83]   --->   Operation 8028 'fadd' 'add_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 8029 [1/5] (6.01ns)   --->   "%add_i_30 = fadd i32 %out_conv_load_30, i32 0.0367004" [../src/matmul.cpp:83]   --->   Operation 8029 'fadd' 'add_i_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 938> <Delay = 6.01>
ST_940 : Operation 8030 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_12, i11 %out_conv_addr_12" [../src/matmul.cpp:83]   --->   Operation 8030 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_940 : Operation 8031 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_13, i11 %out_conv_addr_13" [../src/matmul.cpp:83]   --->   Operation 8031 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_940 : Operation 8032 [1/5] (6.01ns)   --->   "%add_i_14 = fadd i32 %out_conv_load_14, i32 0.324298" [../src/matmul.cpp:83]   --->   Operation 8032 'fadd' 'add_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 8033 [5/5] (6.01ns)   --->   "%add_i_22 = fadd i32 %out_conv_load_22, i32 0.317056" [../src/matmul.cpp:83]   --->   Operation 8033 'fadd' 'add_i_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 939> <Delay = 6.01>
ST_941 : Operation 8034 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_14, i11 %out_conv_addr_14" [../src/matmul.cpp:83]   --->   Operation 8034 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_941 : Operation 8035 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_15, i11 %out_conv_addr_15" [../src/matmul.cpp:83]   --->   Operation 8035 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_941 : Operation 8036 [4/5] (6.01ns)   --->   "%add_i_22 = fadd i32 %out_conv_load_22, i32 0.317056" [../src/matmul.cpp:83]   --->   Operation 8036 'fadd' 'add_i_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 942 <SV = 940> <Delay = 6.01>
ST_942 : Operation 8037 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_16, i11 %out_conv_addr_16" [../src/matmul.cpp:83]   --->   Operation 8037 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_942 : Operation 8038 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_17, i11 %out_conv_addr_17" [../src/matmul.cpp:83]   --->   Operation 8038 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_942 : Operation 8039 [3/5] (6.01ns)   --->   "%add_i_22 = fadd i32 %out_conv_load_22, i32 0.317056" [../src/matmul.cpp:83]   --->   Operation 8039 'fadd' 'add_i_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 943 <SV = 941> <Delay = 6.01>
ST_943 : Operation 8040 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_18, i11 %out_conv_addr_18" [../src/matmul.cpp:83]   --->   Operation 8040 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_943 : Operation 8041 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_19, i11 %out_conv_addr_19" [../src/matmul.cpp:83]   --->   Operation 8041 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_943 : Operation 8042 [2/5] (6.01ns)   --->   "%add_i_22 = fadd i32 %out_conv_load_22, i32 0.317056" [../src/matmul.cpp:83]   --->   Operation 8042 'fadd' 'add_i_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 942> <Delay = 6.01>
ST_944 : Operation 8043 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_20, i11 %out_conv_addr_20" [../src/matmul.cpp:83]   --->   Operation 8043 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_944 : Operation 8044 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_21, i11 %out_conv_addr_21" [../src/matmul.cpp:83]   --->   Operation 8044 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_944 : Operation 8045 [1/5] (6.01ns)   --->   "%add_i_22 = fadd i32 %out_conv_load_22, i32 0.317056" [../src/matmul.cpp:83]   --->   Operation 8045 'fadd' 'add_i_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 943> <Delay = 1.35>
ST_945 : Operation 8046 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_22, i11 %out_conv_addr_22" [../src/matmul.cpp:83]   --->   Operation 8046 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_945 : Operation 8047 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_23, i11 %out_conv_addr_23" [../src/matmul.cpp:83]   --->   Operation 8047 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 946 <SV = 944> <Delay = 1.35>
ST_946 : Operation 8048 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_24, i11 %out_conv_addr_24" [../src/matmul.cpp:83]   --->   Operation 8048 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_946 : Operation 8049 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_25, i11 %out_conv_addr_25" [../src/matmul.cpp:83]   --->   Operation 8049 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 947 <SV = 945> <Delay = 1.35>
ST_947 : Operation 8050 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_26, i11 %out_conv_addr_26" [../src/matmul.cpp:83]   --->   Operation 8050 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_947 : Operation 8051 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_27, i11 %out_conv_addr_27" [../src/matmul.cpp:83]   --->   Operation 8051 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 948 <SV = 946> <Delay = 1.35>
ST_948 : Operation 8052 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_28, i11 %out_conv_addr_28" [../src/matmul.cpp:83]   --->   Operation 8052 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_948 : Operation 8053 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_29, i11 %out_conv_addr_29" [../src/matmul.cpp:83]   --->   Operation 8053 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 949 <SV = 947> <Delay = 3.34>
ST_949 : Operation 8054 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i_30, i11 %out_conv_addr_30" [../src/matmul.cpp:83]   --->   Operation 8054 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_949 : Operation 8055 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_446, void %_Z4reluPfS_i.exit19129._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 8055 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 8056 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_31" [../src/matmul.cpp:95]   --->   Operation 8056 'store' 'store_ln95' <Predicate = (and_ln94_446)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_949 : Operation 8057 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit19129._crit_edge" [../src/matmul.cpp:95]   --->   Operation 8057 'br' 'br_ln95' <Predicate = (and_ln94_446)> <Delay = 0.00>
ST_949 : Operation 8058 [1/1] (0.00ns)   --->   "%bitcast_ln94_447 = bitcast i32 %add_i_1" [../src/matmul.cpp:94]   --->   Operation 8058 'bitcast' 'bitcast_ln94_447' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 8059 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_447, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8059 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 8060 [1/1] (0.00ns)   --->   "%trunc_ln94_447 = trunc i32 %bitcast_ln94_447" [../src/matmul.cpp:94]   --->   Operation 8060 'trunc' 'trunc_ln94_447' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 8061 [1/1] (0.85ns)   --->   "%icmp_ln94_894 = icmp_ne  i8 %tmp_893, i8 255" [../src/matmul.cpp:94]   --->   Operation 8061 'icmp' 'icmp_ln94_894' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 8062 [1/1] (0.97ns)   --->   "%icmp_ln94_895 = icmp_eq  i23 %trunc_ln94_447, i23 0" [../src/matmul.cpp:94]   --->   Operation 8062 'icmp' 'icmp_ln94_895' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 8063 [2/2] (3.34ns)   --->   "%tmp_894 = fcmp_olt  i32 %add_i_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8063 'fcmp' 'tmp_894' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 950 <SV = 948> <Delay = 5.03>
ST_950 : Operation 8064 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_447)   --->   "%or_ln94_447 = or i1 %icmp_ln94_895, i1 %icmp_ln94_894" [../src/matmul.cpp:94]   --->   Operation 8064 'or' 'or_ln94_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 8065 [1/2] (3.34ns)   --->   "%tmp_894 = fcmp_olt  i32 %add_i_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8065 'fcmp' 'tmp_894' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 8066 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_447 = and i1 %or_ln94_447, i1 %tmp_894" [../src/matmul.cpp:94]   --->   Operation 8066 'and' 'and_ln94_447' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 8067 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_447, void %._crit_edge4, void" [../src/matmul.cpp:94]   --->   Operation 8067 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 8068 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr" [../src/matmul.cpp:95]   --->   Operation 8068 'store' 'store_ln95' <Predicate = (and_ln94_447)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_950 : Operation 8069 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge4" [../src/matmul.cpp:95]   --->   Operation 8069 'br' 'br_ln95' <Predicate = (and_ln94_447)> <Delay = 0.00>
ST_950 : Operation 8070 [1/1] (0.00ns)   --->   "%bitcast_ln94_448 = bitcast i32 %add_i_2" [../src/matmul.cpp:94]   --->   Operation 8070 'bitcast' 'bitcast_ln94_448' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 8071 [1/1] (0.00ns)   --->   "%tmp_895 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_448, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8071 'partselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 8072 [1/1] (0.00ns)   --->   "%trunc_ln94_448 = trunc i32 %bitcast_ln94_448" [../src/matmul.cpp:94]   --->   Operation 8072 'trunc' 'trunc_ln94_448' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 8073 [1/1] (0.85ns)   --->   "%icmp_ln94_896 = icmp_ne  i8 %tmp_895, i8 255" [../src/matmul.cpp:94]   --->   Operation 8073 'icmp' 'icmp_ln94_896' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 8074 [1/1] (0.97ns)   --->   "%icmp_ln94_897 = icmp_eq  i23 %trunc_ln94_448, i23 0" [../src/matmul.cpp:94]   --->   Operation 8074 'icmp' 'icmp_ln94_897' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 8075 [2/2] (3.34ns)   --->   "%tmp_896 = fcmp_olt  i32 %add_i_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 8075 'fcmp' 'tmp_896' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 951 <SV = 949> <Delay = 5.03>
ST_951 : Operation 8076 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_448)   --->   "%or_ln94_448 = or i1 %icmp_ln94_897, i1 %icmp_ln94_896" [../src/matmul.cpp:94]   --->   Operation 8076 'or' 'or_ln94_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 8077 [1/2] (3.34ns)   --->   "%tmp_896 = fcmp_olt  i32 %add_i_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 8077 'fcmp' 'tmp_896' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 8078 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_448 = and i1 %or_ln94_448, i1 %tmp_896" [../src/matmul.cpp:94]   --->   Operation 8078 'and' 'and_ln94_448' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 8079 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_448, void %._crit_edge41, void" [../src/matmul.cpp:94]   --->   Operation 8079 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 8080 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_1" [../src/matmul.cpp:95]   --->   Operation 8080 'store' 'store_ln95' <Predicate = (and_ln94_448)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_951 : Operation 8081 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge41" [../src/matmul.cpp:95]   --->   Operation 8081 'br' 'br_ln95' <Predicate = (and_ln94_448)> <Delay = 0.00>
ST_951 : Operation 8082 [1/1] (0.00ns)   --->   "%bitcast_ln94_449 = bitcast i32 %add_i_3" [../src/matmul.cpp:94]   --->   Operation 8082 'bitcast' 'bitcast_ln94_449' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 8083 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_449, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8083 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 8084 [1/1] (0.00ns)   --->   "%trunc_ln94_449 = trunc i32 %bitcast_ln94_449" [../src/matmul.cpp:94]   --->   Operation 8084 'trunc' 'trunc_ln94_449' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 8085 [1/1] (0.85ns)   --->   "%icmp_ln94_898 = icmp_ne  i8 %tmp_897, i8 255" [../src/matmul.cpp:94]   --->   Operation 8085 'icmp' 'icmp_ln94_898' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 8086 [1/1] (0.97ns)   --->   "%icmp_ln94_899 = icmp_eq  i23 %trunc_ln94_449, i23 0" [../src/matmul.cpp:94]   --->   Operation 8086 'icmp' 'icmp_ln94_899' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 8087 [2/2] (3.34ns)   --->   "%tmp_898 = fcmp_olt  i32 %add_i_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 8087 'fcmp' 'tmp_898' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 950> <Delay = 5.03>
ST_952 : Operation 8088 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_449)   --->   "%or_ln94_449 = or i1 %icmp_ln94_899, i1 %icmp_ln94_898" [../src/matmul.cpp:94]   --->   Operation 8088 'or' 'or_ln94_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 8089 [1/2] (3.34ns)   --->   "%tmp_898 = fcmp_olt  i32 %add_i_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 8089 'fcmp' 'tmp_898' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 8090 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_449 = and i1 %or_ln94_449, i1 %tmp_898" [../src/matmul.cpp:94]   --->   Operation 8090 'and' 'and_ln94_449' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 8091 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_449, void %._crit_edge42, void" [../src/matmul.cpp:94]   --->   Operation 8091 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 8092 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_2" [../src/matmul.cpp:95]   --->   Operation 8092 'store' 'store_ln95' <Predicate = (and_ln94_449)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_952 : Operation 8093 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge42" [../src/matmul.cpp:95]   --->   Operation 8093 'br' 'br_ln95' <Predicate = (and_ln94_449)> <Delay = 0.00>
ST_952 : Operation 8094 [1/1] (0.00ns)   --->   "%bitcast_ln94_450 = bitcast i32 %add_i_4" [../src/matmul.cpp:94]   --->   Operation 8094 'bitcast' 'bitcast_ln94_450' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 8095 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_450, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8095 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 8096 [1/1] (0.00ns)   --->   "%trunc_ln94_450 = trunc i32 %bitcast_ln94_450" [../src/matmul.cpp:94]   --->   Operation 8096 'trunc' 'trunc_ln94_450' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 8097 [1/1] (0.85ns)   --->   "%icmp_ln94_900 = icmp_ne  i8 %tmp_899, i8 255" [../src/matmul.cpp:94]   --->   Operation 8097 'icmp' 'icmp_ln94_900' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 8098 [1/1] (0.97ns)   --->   "%icmp_ln94_901 = icmp_eq  i23 %trunc_ln94_450, i23 0" [../src/matmul.cpp:94]   --->   Operation 8098 'icmp' 'icmp_ln94_901' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 8099 [2/2] (3.34ns)   --->   "%tmp_900 = fcmp_olt  i32 %add_i_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 8099 'fcmp' 'tmp_900' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 951> <Delay = 5.03>
ST_953 : Operation 8100 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_450)   --->   "%or_ln94_450 = or i1 %icmp_ln94_901, i1 %icmp_ln94_900" [../src/matmul.cpp:94]   --->   Operation 8100 'or' 'or_ln94_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 8101 [1/2] (3.34ns)   --->   "%tmp_900 = fcmp_olt  i32 %add_i_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 8101 'fcmp' 'tmp_900' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 8102 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_450 = and i1 %or_ln94_450, i1 %tmp_900" [../src/matmul.cpp:94]   --->   Operation 8102 'and' 'and_ln94_450' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 8103 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_450, void %._crit_edge43, void" [../src/matmul.cpp:94]   --->   Operation 8103 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 8104 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_3" [../src/matmul.cpp:95]   --->   Operation 8104 'store' 'store_ln95' <Predicate = (and_ln94_450)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_953 : Operation 8105 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge43" [../src/matmul.cpp:95]   --->   Operation 8105 'br' 'br_ln95' <Predicate = (and_ln94_450)> <Delay = 0.00>
ST_953 : Operation 8106 [1/1] (0.00ns)   --->   "%bitcast_ln94_451 = bitcast i32 %add_i_5" [../src/matmul.cpp:94]   --->   Operation 8106 'bitcast' 'bitcast_ln94_451' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 8107 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_451, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8107 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 8108 [1/1] (0.00ns)   --->   "%trunc_ln94_451 = trunc i32 %bitcast_ln94_451" [../src/matmul.cpp:94]   --->   Operation 8108 'trunc' 'trunc_ln94_451' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 8109 [1/1] (0.85ns)   --->   "%icmp_ln94_902 = icmp_ne  i8 %tmp_901, i8 255" [../src/matmul.cpp:94]   --->   Operation 8109 'icmp' 'icmp_ln94_902' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 8110 [1/1] (0.97ns)   --->   "%icmp_ln94_903 = icmp_eq  i23 %trunc_ln94_451, i23 0" [../src/matmul.cpp:94]   --->   Operation 8110 'icmp' 'icmp_ln94_903' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 8111 [2/2] (3.34ns)   --->   "%tmp_902 = fcmp_olt  i32 %add_i_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 8111 'fcmp' 'tmp_902' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 954 <SV = 952> <Delay = 5.03>
ST_954 : Operation 8112 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_451)   --->   "%or_ln94_451 = or i1 %icmp_ln94_903, i1 %icmp_ln94_902" [../src/matmul.cpp:94]   --->   Operation 8112 'or' 'or_ln94_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 8113 [1/2] (3.34ns)   --->   "%tmp_902 = fcmp_olt  i32 %add_i_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 8113 'fcmp' 'tmp_902' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 8114 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_451 = and i1 %or_ln94_451, i1 %tmp_902" [../src/matmul.cpp:94]   --->   Operation 8114 'and' 'and_ln94_451' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 8115 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_451, void %._crit_edge44, void" [../src/matmul.cpp:94]   --->   Operation 8115 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 8116 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_4" [../src/matmul.cpp:95]   --->   Operation 8116 'store' 'store_ln95' <Predicate = (and_ln94_451)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_954 : Operation 8117 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge44" [../src/matmul.cpp:95]   --->   Operation 8117 'br' 'br_ln95' <Predicate = (and_ln94_451)> <Delay = 0.00>
ST_954 : Operation 8118 [1/1] (0.00ns)   --->   "%bitcast_ln94_452 = bitcast i32 %add_i_6" [../src/matmul.cpp:94]   --->   Operation 8118 'bitcast' 'bitcast_ln94_452' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 8119 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_452, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8119 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 8120 [1/1] (0.00ns)   --->   "%trunc_ln94_452 = trunc i32 %bitcast_ln94_452" [../src/matmul.cpp:94]   --->   Operation 8120 'trunc' 'trunc_ln94_452' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 8121 [1/1] (0.85ns)   --->   "%icmp_ln94_904 = icmp_ne  i8 %tmp_903, i8 255" [../src/matmul.cpp:94]   --->   Operation 8121 'icmp' 'icmp_ln94_904' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 8122 [1/1] (0.97ns)   --->   "%icmp_ln94_905 = icmp_eq  i23 %trunc_ln94_452, i23 0" [../src/matmul.cpp:94]   --->   Operation 8122 'icmp' 'icmp_ln94_905' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 8123 [2/2] (3.34ns)   --->   "%tmp_904 = fcmp_olt  i32 %add_i_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 8123 'fcmp' 'tmp_904' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 955 <SV = 953> <Delay = 5.03>
ST_955 : Operation 8124 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_452)   --->   "%or_ln94_452 = or i1 %icmp_ln94_905, i1 %icmp_ln94_904" [../src/matmul.cpp:94]   --->   Operation 8124 'or' 'or_ln94_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 8125 [1/2] (3.34ns)   --->   "%tmp_904 = fcmp_olt  i32 %add_i_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 8125 'fcmp' 'tmp_904' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 8126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_452 = and i1 %or_ln94_452, i1 %tmp_904" [../src/matmul.cpp:94]   --->   Operation 8126 'and' 'and_ln94_452' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 8127 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_452, void %._crit_edge45, void" [../src/matmul.cpp:94]   --->   Operation 8127 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_955 : Operation 8128 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_5" [../src/matmul.cpp:95]   --->   Operation 8128 'store' 'store_ln95' <Predicate = (and_ln94_452)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_955 : Operation 8129 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge45" [../src/matmul.cpp:95]   --->   Operation 8129 'br' 'br_ln95' <Predicate = (and_ln94_452)> <Delay = 0.00>
ST_955 : Operation 8130 [1/1] (0.00ns)   --->   "%bitcast_ln94_453 = bitcast i32 %add_i_7" [../src/matmul.cpp:94]   --->   Operation 8130 'bitcast' 'bitcast_ln94_453' <Predicate = true> <Delay = 0.00>
ST_955 : Operation 8131 [1/1] (0.00ns)   --->   "%tmp_905 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_453, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8131 'partselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_955 : Operation 8132 [1/1] (0.00ns)   --->   "%trunc_ln94_453 = trunc i32 %bitcast_ln94_453" [../src/matmul.cpp:94]   --->   Operation 8132 'trunc' 'trunc_ln94_453' <Predicate = true> <Delay = 0.00>
ST_955 : Operation 8133 [1/1] (0.85ns)   --->   "%icmp_ln94_906 = icmp_ne  i8 %tmp_905, i8 255" [../src/matmul.cpp:94]   --->   Operation 8133 'icmp' 'icmp_ln94_906' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 8134 [1/1] (0.97ns)   --->   "%icmp_ln94_907 = icmp_eq  i23 %trunc_ln94_453, i23 0" [../src/matmul.cpp:94]   --->   Operation 8134 'icmp' 'icmp_ln94_907' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 8135 [2/2] (3.34ns)   --->   "%tmp_906 = fcmp_olt  i32 %add_i_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 8135 'fcmp' 'tmp_906' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 954> <Delay = 5.03>
ST_956 : Operation 8136 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_453)   --->   "%or_ln94_453 = or i1 %icmp_ln94_907, i1 %icmp_ln94_906" [../src/matmul.cpp:94]   --->   Operation 8136 'or' 'or_ln94_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 8137 [1/2] (3.34ns)   --->   "%tmp_906 = fcmp_olt  i32 %add_i_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 8137 'fcmp' 'tmp_906' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 8138 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_453 = and i1 %or_ln94_453, i1 %tmp_906" [../src/matmul.cpp:94]   --->   Operation 8138 'and' 'and_ln94_453' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 8139 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_453, void %._crit_edge46, void" [../src/matmul.cpp:94]   --->   Operation 8139 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 8140 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_6" [../src/matmul.cpp:95]   --->   Operation 8140 'store' 'store_ln95' <Predicate = (and_ln94_453)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_956 : Operation 8141 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge46" [../src/matmul.cpp:95]   --->   Operation 8141 'br' 'br_ln95' <Predicate = (and_ln94_453)> <Delay = 0.00>
ST_956 : Operation 8142 [1/1] (0.00ns)   --->   "%bitcast_ln94_454 = bitcast i32 %add_i_8" [../src/matmul.cpp:94]   --->   Operation 8142 'bitcast' 'bitcast_ln94_454' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 8143 [1/1] (0.00ns)   --->   "%tmp_907 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_454, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8143 'partselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 8144 [1/1] (0.00ns)   --->   "%trunc_ln94_454 = trunc i32 %bitcast_ln94_454" [../src/matmul.cpp:94]   --->   Operation 8144 'trunc' 'trunc_ln94_454' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 8145 [1/1] (0.85ns)   --->   "%icmp_ln94_908 = icmp_ne  i8 %tmp_907, i8 255" [../src/matmul.cpp:94]   --->   Operation 8145 'icmp' 'icmp_ln94_908' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 8146 [1/1] (0.97ns)   --->   "%icmp_ln94_909 = icmp_eq  i23 %trunc_ln94_454, i23 0" [../src/matmul.cpp:94]   --->   Operation 8146 'icmp' 'icmp_ln94_909' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 8147 [2/2] (3.34ns)   --->   "%tmp_908 = fcmp_olt  i32 %add_i_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 8147 'fcmp' 'tmp_908' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 955> <Delay = 5.03>
ST_957 : Operation 8148 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_454)   --->   "%or_ln94_454 = or i1 %icmp_ln94_909, i1 %icmp_ln94_908" [../src/matmul.cpp:94]   --->   Operation 8148 'or' 'or_ln94_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 8149 [1/2] (3.34ns)   --->   "%tmp_908 = fcmp_olt  i32 %add_i_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 8149 'fcmp' 'tmp_908' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 8150 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_454 = and i1 %or_ln94_454, i1 %tmp_908" [../src/matmul.cpp:94]   --->   Operation 8150 'and' 'and_ln94_454' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 8151 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_454, void %._crit_edge47, void" [../src/matmul.cpp:94]   --->   Operation 8151 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 8152 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_7" [../src/matmul.cpp:95]   --->   Operation 8152 'store' 'store_ln95' <Predicate = (and_ln94_454)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_957 : Operation 8153 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge47" [../src/matmul.cpp:95]   --->   Operation 8153 'br' 'br_ln95' <Predicate = (and_ln94_454)> <Delay = 0.00>
ST_957 : Operation 8154 [1/1] (0.00ns)   --->   "%bitcast_ln94_455 = bitcast i32 %add_i_9" [../src/matmul.cpp:94]   --->   Operation 8154 'bitcast' 'bitcast_ln94_455' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 8155 [1/1] (0.00ns)   --->   "%tmp_909 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_455, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8155 'partselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 8156 [1/1] (0.00ns)   --->   "%trunc_ln94_455 = trunc i32 %bitcast_ln94_455" [../src/matmul.cpp:94]   --->   Operation 8156 'trunc' 'trunc_ln94_455' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 8157 [1/1] (0.85ns)   --->   "%icmp_ln94_910 = icmp_ne  i8 %tmp_909, i8 255" [../src/matmul.cpp:94]   --->   Operation 8157 'icmp' 'icmp_ln94_910' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 8158 [1/1] (0.97ns)   --->   "%icmp_ln94_911 = icmp_eq  i23 %trunc_ln94_455, i23 0" [../src/matmul.cpp:94]   --->   Operation 8158 'icmp' 'icmp_ln94_911' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 8159 [2/2] (3.34ns)   --->   "%tmp_910 = fcmp_olt  i32 %add_i_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 8159 'fcmp' 'tmp_910' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 958 <SV = 956> <Delay = 5.03>
ST_958 : Operation 8160 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_455)   --->   "%or_ln94_455 = or i1 %icmp_ln94_911, i1 %icmp_ln94_910" [../src/matmul.cpp:94]   --->   Operation 8160 'or' 'or_ln94_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 8161 [1/2] (3.34ns)   --->   "%tmp_910 = fcmp_olt  i32 %add_i_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 8161 'fcmp' 'tmp_910' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 8162 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_455 = and i1 %or_ln94_455, i1 %tmp_910" [../src/matmul.cpp:94]   --->   Operation 8162 'and' 'and_ln94_455' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 8163 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_455, void %._crit_edge48, void" [../src/matmul.cpp:94]   --->   Operation 8163 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 8164 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_8" [../src/matmul.cpp:95]   --->   Operation 8164 'store' 'store_ln95' <Predicate = (and_ln94_455)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_958 : Operation 8165 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge48" [../src/matmul.cpp:95]   --->   Operation 8165 'br' 'br_ln95' <Predicate = (and_ln94_455)> <Delay = 0.00>
ST_958 : Operation 8166 [1/1] (0.00ns)   --->   "%bitcast_ln94_456 = bitcast i32 %add_i_s" [../src/matmul.cpp:94]   --->   Operation 8166 'bitcast' 'bitcast_ln94_456' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 8167 [1/1] (0.00ns)   --->   "%tmp_911 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_456, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8167 'partselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 8168 [1/1] (0.00ns)   --->   "%trunc_ln94_456 = trunc i32 %bitcast_ln94_456" [../src/matmul.cpp:94]   --->   Operation 8168 'trunc' 'trunc_ln94_456' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 8169 [1/1] (0.85ns)   --->   "%icmp_ln94_912 = icmp_ne  i8 %tmp_911, i8 255" [../src/matmul.cpp:94]   --->   Operation 8169 'icmp' 'icmp_ln94_912' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 8170 [1/1] (0.97ns)   --->   "%icmp_ln94_913 = icmp_eq  i23 %trunc_ln94_456, i23 0" [../src/matmul.cpp:94]   --->   Operation 8170 'icmp' 'icmp_ln94_913' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 8171 [2/2] (3.34ns)   --->   "%tmp_912 = fcmp_olt  i32 %add_i_s, i32 0" [../src/matmul.cpp:94]   --->   Operation 8171 'fcmp' 'tmp_912' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 959 <SV = 957> <Delay = 5.03>
ST_959 : Operation 8172 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_456)   --->   "%or_ln94_456 = or i1 %icmp_ln94_913, i1 %icmp_ln94_912" [../src/matmul.cpp:94]   --->   Operation 8172 'or' 'or_ln94_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 8173 [1/2] (3.34ns)   --->   "%tmp_912 = fcmp_olt  i32 %add_i_s, i32 0" [../src/matmul.cpp:94]   --->   Operation 8173 'fcmp' 'tmp_912' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 8174 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_456 = and i1 %or_ln94_456, i1 %tmp_912" [../src/matmul.cpp:94]   --->   Operation 8174 'and' 'and_ln94_456' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 8175 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_456, void %._crit_edge49, void" [../src/matmul.cpp:94]   --->   Operation 8175 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_959 : Operation 8176 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_9" [../src/matmul.cpp:95]   --->   Operation 8176 'store' 'store_ln95' <Predicate = (and_ln94_456)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_959 : Operation 8177 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge49" [../src/matmul.cpp:95]   --->   Operation 8177 'br' 'br_ln95' <Predicate = (and_ln94_456)> <Delay = 0.00>
ST_959 : Operation 8178 [1/1] (0.00ns)   --->   "%bitcast_ln94_457 = bitcast i32 %add_i_10" [../src/matmul.cpp:94]   --->   Operation 8178 'bitcast' 'bitcast_ln94_457' <Predicate = true> <Delay = 0.00>
ST_959 : Operation 8179 [1/1] (0.00ns)   --->   "%tmp_913 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_457, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8179 'partselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_959 : Operation 8180 [1/1] (0.00ns)   --->   "%trunc_ln94_457 = trunc i32 %bitcast_ln94_457" [../src/matmul.cpp:94]   --->   Operation 8180 'trunc' 'trunc_ln94_457' <Predicate = true> <Delay = 0.00>
ST_959 : Operation 8181 [1/1] (0.85ns)   --->   "%icmp_ln94_914 = icmp_ne  i8 %tmp_913, i8 255" [../src/matmul.cpp:94]   --->   Operation 8181 'icmp' 'icmp_ln94_914' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 8182 [1/1] (0.97ns)   --->   "%icmp_ln94_915 = icmp_eq  i23 %trunc_ln94_457, i23 0" [../src/matmul.cpp:94]   --->   Operation 8182 'icmp' 'icmp_ln94_915' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 8183 [2/2] (3.34ns)   --->   "%tmp_914 = fcmp_olt  i32 %add_i_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 8183 'fcmp' 'tmp_914' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 958> <Delay = 5.03>
ST_960 : Operation 8184 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_457)   --->   "%or_ln94_457 = or i1 %icmp_ln94_915, i1 %icmp_ln94_914" [../src/matmul.cpp:94]   --->   Operation 8184 'or' 'or_ln94_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 8185 [1/2] (3.34ns)   --->   "%tmp_914 = fcmp_olt  i32 %add_i_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 8185 'fcmp' 'tmp_914' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 8186 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_457 = and i1 %or_ln94_457, i1 %tmp_914" [../src/matmul.cpp:94]   --->   Operation 8186 'and' 'and_ln94_457' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 8187 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_457, void %._crit_edge50, void" [../src/matmul.cpp:94]   --->   Operation 8187 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_960 : Operation 8188 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_10" [../src/matmul.cpp:95]   --->   Operation 8188 'store' 'store_ln95' <Predicate = (and_ln94_457)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_960 : Operation 8189 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge50" [../src/matmul.cpp:95]   --->   Operation 8189 'br' 'br_ln95' <Predicate = (and_ln94_457)> <Delay = 0.00>
ST_960 : Operation 8190 [1/1] (0.00ns)   --->   "%bitcast_ln94_458 = bitcast i32 %add_i_11" [../src/matmul.cpp:94]   --->   Operation 8190 'bitcast' 'bitcast_ln94_458' <Predicate = true> <Delay = 0.00>
ST_960 : Operation 8191 [1/1] (0.00ns)   --->   "%tmp_915 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_458, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8191 'partselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_960 : Operation 8192 [1/1] (0.00ns)   --->   "%trunc_ln94_458 = trunc i32 %bitcast_ln94_458" [../src/matmul.cpp:94]   --->   Operation 8192 'trunc' 'trunc_ln94_458' <Predicate = true> <Delay = 0.00>
ST_960 : Operation 8193 [1/1] (0.85ns)   --->   "%icmp_ln94_916 = icmp_ne  i8 %tmp_915, i8 255" [../src/matmul.cpp:94]   --->   Operation 8193 'icmp' 'icmp_ln94_916' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 8194 [1/1] (0.97ns)   --->   "%icmp_ln94_917 = icmp_eq  i23 %trunc_ln94_458, i23 0" [../src/matmul.cpp:94]   --->   Operation 8194 'icmp' 'icmp_ln94_917' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 8195 [2/2] (3.34ns)   --->   "%tmp_916 = fcmp_olt  i32 %add_i_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 8195 'fcmp' 'tmp_916' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 959> <Delay = 5.03>
ST_961 : Operation 8196 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_458)   --->   "%or_ln94_458 = or i1 %icmp_ln94_917, i1 %icmp_ln94_916" [../src/matmul.cpp:94]   --->   Operation 8196 'or' 'or_ln94_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 8197 [1/2] (3.34ns)   --->   "%tmp_916 = fcmp_olt  i32 %add_i_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 8197 'fcmp' 'tmp_916' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 8198 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_458 = and i1 %or_ln94_458, i1 %tmp_916" [../src/matmul.cpp:94]   --->   Operation 8198 'and' 'and_ln94_458' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 8199 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_458, void %._crit_edge51, void" [../src/matmul.cpp:94]   --->   Operation 8199 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 8200 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_11" [../src/matmul.cpp:95]   --->   Operation 8200 'store' 'store_ln95' <Predicate = (and_ln94_458)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_961 : Operation 8201 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge51" [../src/matmul.cpp:95]   --->   Operation 8201 'br' 'br_ln95' <Predicate = (and_ln94_458)> <Delay = 0.00>
ST_961 : Operation 8202 [1/1] (0.00ns)   --->   "%bitcast_ln94_459 = bitcast i32 %add_i_12" [../src/matmul.cpp:94]   --->   Operation 8202 'bitcast' 'bitcast_ln94_459' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 8203 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_459, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8203 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 8204 [1/1] (0.00ns)   --->   "%trunc_ln94_459 = trunc i32 %bitcast_ln94_459" [../src/matmul.cpp:94]   --->   Operation 8204 'trunc' 'trunc_ln94_459' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 8205 [1/1] (0.85ns)   --->   "%icmp_ln94_918 = icmp_ne  i8 %tmp_917, i8 255" [../src/matmul.cpp:94]   --->   Operation 8205 'icmp' 'icmp_ln94_918' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 8206 [1/1] (0.97ns)   --->   "%icmp_ln94_919 = icmp_eq  i23 %trunc_ln94_459, i23 0" [../src/matmul.cpp:94]   --->   Operation 8206 'icmp' 'icmp_ln94_919' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 8207 [2/2] (3.34ns)   --->   "%tmp_918 = fcmp_olt  i32 %add_i_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 8207 'fcmp' 'tmp_918' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 962 <SV = 960> <Delay = 5.03>
ST_962 : Operation 8208 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_459)   --->   "%or_ln94_459 = or i1 %icmp_ln94_919, i1 %icmp_ln94_918" [../src/matmul.cpp:94]   --->   Operation 8208 'or' 'or_ln94_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 8209 [1/2] (3.34ns)   --->   "%tmp_918 = fcmp_olt  i32 %add_i_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 8209 'fcmp' 'tmp_918' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 8210 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_459 = and i1 %or_ln94_459, i1 %tmp_918" [../src/matmul.cpp:94]   --->   Operation 8210 'and' 'and_ln94_459' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 8211 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_459, void %._crit_edge52, void" [../src/matmul.cpp:94]   --->   Operation 8211 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 8212 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_12" [../src/matmul.cpp:95]   --->   Operation 8212 'store' 'store_ln95' <Predicate = (and_ln94_459)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_962 : Operation 8213 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge52" [../src/matmul.cpp:95]   --->   Operation 8213 'br' 'br_ln95' <Predicate = (and_ln94_459)> <Delay = 0.00>
ST_962 : Operation 8214 [1/1] (0.00ns)   --->   "%bitcast_ln94_460 = bitcast i32 %add_i_13" [../src/matmul.cpp:94]   --->   Operation 8214 'bitcast' 'bitcast_ln94_460' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 8215 [1/1] (0.00ns)   --->   "%tmp_919 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_460, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8215 'partselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 8216 [1/1] (0.00ns)   --->   "%trunc_ln94_460 = trunc i32 %bitcast_ln94_460" [../src/matmul.cpp:94]   --->   Operation 8216 'trunc' 'trunc_ln94_460' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 8217 [1/1] (0.85ns)   --->   "%icmp_ln94_920 = icmp_ne  i8 %tmp_919, i8 255" [../src/matmul.cpp:94]   --->   Operation 8217 'icmp' 'icmp_ln94_920' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 8218 [1/1] (0.97ns)   --->   "%icmp_ln94_921 = icmp_eq  i23 %trunc_ln94_460, i23 0" [../src/matmul.cpp:94]   --->   Operation 8218 'icmp' 'icmp_ln94_921' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 8219 [2/2] (3.34ns)   --->   "%tmp_920 = fcmp_olt  i32 %add_i_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 8219 'fcmp' 'tmp_920' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 963 <SV = 961> <Delay = 5.03>
ST_963 : Operation 8220 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_460)   --->   "%or_ln94_460 = or i1 %icmp_ln94_921, i1 %icmp_ln94_920" [../src/matmul.cpp:94]   --->   Operation 8220 'or' 'or_ln94_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 8221 [1/2] (3.34ns)   --->   "%tmp_920 = fcmp_olt  i32 %add_i_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 8221 'fcmp' 'tmp_920' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 8222 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_460 = and i1 %or_ln94_460, i1 %tmp_920" [../src/matmul.cpp:94]   --->   Operation 8222 'and' 'and_ln94_460' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 8223 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_460, void %._crit_edge53, void" [../src/matmul.cpp:94]   --->   Operation 8223 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 8224 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_13" [../src/matmul.cpp:95]   --->   Operation 8224 'store' 'store_ln95' <Predicate = (and_ln94_460)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_963 : Operation 8225 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge53" [../src/matmul.cpp:95]   --->   Operation 8225 'br' 'br_ln95' <Predicate = (and_ln94_460)> <Delay = 0.00>
ST_963 : Operation 8226 [1/1] (0.00ns)   --->   "%bitcast_ln94_461 = bitcast i32 %add_i_14" [../src/matmul.cpp:94]   --->   Operation 8226 'bitcast' 'bitcast_ln94_461' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 8227 [1/1] (0.00ns)   --->   "%tmp_921 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_461, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8227 'partselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 8228 [1/1] (0.00ns)   --->   "%trunc_ln94_461 = trunc i32 %bitcast_ln94_461" [../src/matmul.cpp:94]   --->   Operation 8228 'trunc' 'trunc_ln94_461' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 8229 [1/1] (0.85ns)   --->   "%icmp_ln94_922 = icmp_ne  i8 %tmp_921, i8 255" [../src/matmul.cpp:94]   --->   Operation 8229 'icmp' 'icmp_ln94_922' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 8230 [1/1] (0.97ns)   --->   "%icmp_ln94_923 = icmp_eq  i23 %trunc_ln94_461, i23 0" [../src/matmul.cpp:94]   --->   Operation 8230 'icmp' 'icmp_ln94_923' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 8231 [2/2] (3.34ns)   --->   "%tmp_922 = fcmp_olt  i32 %add_i_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 8231 'fcmp' 'tmp_922' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 962> <Delay = 5.03>
ST_964 : Operation 8232 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_461)   --->   "%or_ln94_461 = or i1 %icmp_ln94_923, i1 %icmp_ln94_922" [../src/matmul.cpp:94]   --->   Operation 8232 'or' 'or_ln94_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 8233 [1/2] (3.34ns)   --->   "%tmp_922 = fcmp_olt  i32 %add_i_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 8233 'fcmp' 'tmp_922' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 8234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_461 = and i1 %or_ln94_461, i1 %tmp_922" [../src/matmul.cpp:94]   --->   Operation 8234 'and' 'and_ln94_461' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 8235 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_461, void %._crit_edge54, void" [../src/matmul.cpp:94]   --->   Operation 8235 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_964 : Operation 8236 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_14" [../src/matmul.cpp:95]   --->   Operation 8236 'store' 'store_ln95' <Predicate = (and_ln94_461)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_964 : Operation 8237 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge54" [../src/matmul.cpp:95]   --->   Operation 8237 'br' 'br_ln95' <Predicate = (and_ln94_461)> <Delay = 0.00>
ST_964 : Operation 8238 [1/1] (0.00ns)   --->   "%bitcast_ln94_462 = bitcast i32 %add_i_15" [../src/matmul.cpp:94]   --->   Operation 8238 'bitcast' 'bitcast_ln94_462' <Predicate = true> <Delay = 0.00>
ST_964 : Operation 8239 [1/1] (0.00ns)   --->   "%tmp_923 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_462, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8239 'partselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_964 : Operation 8240 [1/1] (0.00ns)   --->   "%trunc_ln94_462 = trunc i32 %bitcast_ln94_462" [../src/matmul.cpp:94]   --->   Operation 8240 'trunc' 'trunc_ln94_462' <Predicate = true> <Delay = 0.00>
ST_964 : Operation 8241 [1/1] (0.85ns)   --->   "%icmp_ln94_924 = icmp_ne  i8 %tmp_923, i8 255" [../src/matmul.cpp:94]   --->   Operation 8241 'icmp' 'icmp_ln94_924' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 8242 [1/1] (0.97ns)   --->   "%icmp_ln94_925 = icmp_eq  i23 %trunc_ln94_462, i23 0" [../src/matmul.cpp:94]   --->   Operation 8242 'icmp' 'icmp_ln94_925' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 8243 [2/2] (3.34ns)   --->   "%tmp_924 = fcmp_olt  i32 %add_i_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 8243 'fcmp' 'tmp_924' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 963> <Delay = 5.03>
ST_965 : Operation 8244 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_462)   --->   "%or_ln94_462 = or i1 %icmp_ln94_925, i1 %icmp_ln94_924" [../src/matmul.cpp:94]   --->   Operation 8244 'or' 'or_ln94_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 8245 [1/2] (3.34ns)   --->   "%tmp_924 = fcmp_olt  i32 %add_i_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 8245 'fcmp' 'tmp_924' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 8246 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_462 = and i1 %or_ln94_462, i1 %tmp_924" [../src/matmul.cpp:94]   --->   Operation 8246 'and' 'and_ln94_462' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 8247 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_462, void %._crit_edge55, void" [../src/matmul.cpp:94]   --->   Operation 8247 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 8248 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_15" [../src/matmul.cpp:95]   --->   Operation 8248 'store' 'store_ln95' <Predicate = (and_ln94_462)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_965 : Operation 8249 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge55" [../src/matmul.cpp:95]   --->   Operation 8249 'br' 'br_ln95' <Predicate = (and_ln94_462)> <Delay = 0.00>
ST_965 : Operation 8250 [1/1] (0.00ns)   --->   "%bitcast_ln94_463 = bitcast i32 %add_i_16" [../src/matmul.cpp:94]   --->   Operation 8250 'bitcast' 'bitcast_ln94_463' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 8251 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_463, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8251 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 8252 [1/1] (0.00ns)   --->   "%trunc_ln94_463 = trunc i32 %bitcast_ln94_463" [../src/matmul.cpp:94]   --->   Operation 8252 'trunc' 'trunc_ln94_463' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 8253 [1/1] (0.85ns)   --->   "%icmp_ln94_926 = icmp_ne  i8 %tmp_925, i8 255" [../src/matmul.cpp:94]   --->   Operation 8253 'icmp' 'icmp_ln94_926' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 8254 [1/1] (0.97ns)   --->   "%icmp_ln94_927 = icmp_eq  i23 %trunc_ln94_463, i23 0" [../src/matmul.cpp:94]   --->   Operation 8254 'icmp' 'icmp_ln94_927' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 8255 [2/2] (3.34ns)   --->   "%tmp_926 = fcmp_olt  i32 %add_i_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 8255 'fcmp' 'tmp_926' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 966 <SV = 964> <Delay = 5.03>
ST_966 : Operation 8256 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_463)   --->   "%or_ln94_463 = or i1 %icmp_ln94_927, i1 %icmp_ln94_926" [../src/matmul.cpp:94]   --->   Operation 8256 'or' 'or_ln94_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 8257 [1/2] (3.34ns)   --->   "%tmp_926 = fcmp_olt  i32 %add_i_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 8257 'fcmp' 'tmp_926' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 8258 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_463 = and i1 %or_ln94_463, i1 %tmp_926" [../src/matmul.cpp:94]   --->   Operation 8258 'and' 'and_ln94_463' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 8259 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_463, void %._crit_edge56, void" [../src/matmul.cpp:94]   --->   Operation 8259 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 8260 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_16" [../src/matmul.cpp:95]   --->   Operation 8260 'store' 'store_ln95' <Predicate = (and_ln94_463)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_966 : Operation 8261 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge56" [../src/matmul.cpp:95]   --->   Operation 8261 'br' 'br_ln95' <Predicate = (and_ln94_463)> <Delay = 0.00>
ST_966 : Operation 8262 [1/1] (0.00ns)   --->   "%bitcast_ln94_464 = bitcast i32 %add_i_17" [../src/matmul.cpp:94]   --->   Operation 8262 'bitcast' 'bitcast_ln94_464' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 8263 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_464, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8263 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 8264 [1/1] (0.00ns)   --->   "%trunc_ln94_464 = trunc i32 %bitcast_ln94_464" [../src/matmul.cpp:94]   --->   Operation 8264 'trunc' 'trunc_ln94_464' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 8265 [1/1] (0.85ns)   --->   "%icmp_ln94_928 = icmp_ne  i8 %tmp_927, i8 255" [../src/matmul.cpp:94]   --->   Operation 8265 'icmp' 'icmp_ln94_928' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 8266 [1/1] (0.97ns)   --->   "%icmp_ln94_929 = icmp_eq  i23 %trunc_ln94_464, i23 0" [../src/matmul.cpp:94]   --->   Operation 8266 'icmp' 'icmp_ln94_929' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 8267 [2/2] (3.34ns)   --->   "%tmp_928 = fcmp_olt  i32 %add_i_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 8267 'fcmp' 'tmp_928' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 967 <SV = 965> <Delay = 5.03>
ST_967 : Operation 8268 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_464)   --->   "%or_ln94_464 = or i1 %icmp_ln94_929, i1 %icmp_ln94_928" [../src/matmul.cpp:94]   --->   Operation 8268 'or' 'or_ln94_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 8269 [1/2] (3.34ns)   --->   "%tmp_928 = fcmp_olt  i32 %add_i_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 8269 'fcmp' 'tmp_928' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 8270 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_464 = and i1 %or_ln94_464, i1 %tmp_928" [../src/matmul.cpp:94]   --->   Operation 8270 'and' 'and_ln94_464' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 8271 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_464, void %._crit_edge57, void" [../src/matmul.cpp:94]   --->   Operation 8271 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_967 : Operation 8272 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_17" [../src/matmul.cpp:95]   --->   Operation 8272 'store' 'store_ln95' <Predicate = (and_ln94_464)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_967 : Operation 8273 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge57" [../src/matmul.cpp:95]   --->   Operation 8273 'br' 'br_ln95' <Predicate = (and_ln94_464)> <Delay = 0.00>
ST_967 : Operation 8274 [1/1] (0.00ns)   --->   "%bitcast_ln94_465 = bitcast i32 %add_i_18" [../src/matmul.cpp:94]   --->   Operation 8274 'bitcast' 'bitcast_ln94_465' <Predicate = true> <Delay = 0.00>
ST_967 : Operation 8275 [1/1] (0.00ns)   --->   "%tmp_929 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_465, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8275 'partselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_967 : Operation 8276 [1/1] (0.00ns)   --->   "%trunc_ln94_465 = trunc i32 %bitcast_ln94_465" [../src/matmul.cpp:94]   --->   Operation 8276 'trunc' 'trunc_ln94_465' <Predicate = true> <Delay = 0.00>
ST_967 : Operation 8277 [1/1] (0.85ns)   --->   "%icmp_ln94_930 = icmp_ne  i8 %tmp_929, i8 255" [../src/matmul.cpp:94]   --->   Operation 8277 'icmp' 'icmp_ln94_930' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 8278 [1/1] (0.97ns)   --->   "%icmp_ln94_931 = icmp_eq  i23 %trunc_ln94_465, i23 0" [../src/matmul.cpp:94]   --->   Operation 8278 'icmp' 'icmp_ln94_931' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 8279 [2/2] (3.34ns)   --->   "%tmp_930 = fcmp_olt  i32 %add_i_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 8279 'fcmp' 'tmp_930' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 966> <Delay = 5.03>
ST_968 : Operation 8280 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_465)   --->   "%or_ln94_465 = or i1 %icmp_ln94_931, i1 %icmp_ln94_930" [../src/matmul.cpp:94]   --->   Operation 8280 'or' 'or_ln94_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 8281 [1/2] (3.34ns)   --->   "%tmp_930 = fcmp_olt  i32 %add_i_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 8281 'fcmp' 'tmp_930' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 8282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_465 = and i1 %or_ln94_465, i1 %tmp_930" [../src/matmul.cpp:94]   --->   Operation 8282 'and' 'and_ln94_465' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 8283 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_465, void %._crit_edge58, void" [../src/matmul.cpp:94]   --->   Operation 8283 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_968 : Operation 8284 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_18" [../src/matmul.cpp:95]   --->   Operation 8284 'store' 'store_ln95' <Predicate = (and_ln94_465)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_968 : Operation 8285 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge58" [../src/matmul.cpp:95]   --->   Operation 8285 'br' 'br_ln95' <Predicate = (and_ln94_465)> <Delay = 0.00>
ST_968 : Operation 8286 [1/1] (0.00ns)   --->   "%bitcast_ln94_466 = bitcast i32 %add_i_19" [../src/matmul.cpp:94]   --->   Operation 8286 'bitcast' 'bitcast_ln94_466' <Predicate = true> <Delay = 0.00>
ST_968 : Operation 8287 [1/1] (0.00ns)   --->   "%tmp_931 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_466, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8287 'partselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_968 : Operation 8288 [1/1] (0.00ns)   --->   "%trunc_ln94_466 = trunc i32 %bitcast_ln94_466" [../src/matmul.cpp:94]   --->   Operation 8288 'trunc' 'trunc_ln94_466' <Predicate = true> <Delay = 0.00>
ST_968 : Operation 8289 [1/1] (0.85ns)   --->   "%icmp_ln94_932 = icmp_ne  i8 %tmp_931, i8 255" [../src/matmul.cpp:94]   --->   Operation 8289 'icmp' 'icmp_ln94_932' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 8290 [1/1] (0.97ns)   --->   "%icmp_ln94_933 = icmp_eq  i23 %trunc_ln94_466, i23 0" [../src/matmul.cpp:94]   --->   Operation 8290 'icmp' 'icmp_ln94_933' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 8291 [2/2] (3.34ns)   --->   "%tmp_932 = fcmp_olt  i32 %add_i_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 8291 'fcmp' 'tmp_932' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 967> <Delay = 5.03>
ST_969 : Operation 8292 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_466)   --->   "%or_ln94_466 = or i1 %icmp_ln94_933, i1 %icmp_ln94_932" [../src/matmul.cpp:94]   --->   Operation 8292 'or' 'or_ln94_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 8293 [1/2] (3.34ns)   --->   "%tmp_932 = fcmp_olt  i32 %add_i_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 8293 'fcmp' 'tmp_932' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 8294 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_466 = and i1 %or_ln94_466, i1 %tmp_932" [../src/matmul.cpp:94]   --->   Operation 8294 'and' 'and_ln94_466' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 8295 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_466, void %._crit_edge59, void" [../src/matmul.cpp:94]   --->   Operation 8295 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 8296 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_19" [../src/matmul.cpp:95]   --->   Operation 8296 'store' 'store_ln95' <Predicate = (and_ln94_466)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_969 : Operation 8297 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge59" [../src/matmul.cpp:95]   --->   Operation 8297 'br' 'br_ln95' <Predicate = (and_ln94_466)> <Delay = 0.00>
ST_969 : Operation 8298 [1/1] (0.00ns)   --->   "%bitcast_ln94_467 = bitcast i32 %add_i_20" [../src/matmul.cpp:94]   --->   Operation 8298 'bitcast' 'bitcast_ln94_467' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 8299 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_467, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8299 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 8300 [1/1] (0.00ns)   --->   "%trunc_ln94_467 = trunc i32 %bitcast_ln94_467" [../src/matmul.cpp:94]   --->   Operation 8300 'trunc' 'trunc_ln94_467' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 8301 [1/1] (0.85ns)   --->   "%icmp_ln94_934 = icmp_ne  i8 %tmp_933, i8 255" [../src/matmul.cpp:94]   --->   Operation 8301 'icmp' 'icmp_ln94_934' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 8302 [1/1] (0.97ns)   --->   "%icmp_ln94_935 = icmp_eq  i23 %trunc_ln94_467, i23 0" [../src/matmul.cpp:94]   --->   Operation 8302 'icmp' 'icmp_ln94_935' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 8303 [2/2] (3.34ns)   --->   "%tmp_934 = fcmp_olt  i32 %add_i_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 8303 'fcmp' 'tmp_934' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 970 <SV = 968> <Delay = 5.03>
ST_970 : Operation 8304 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_467)   --->   "%or_ln94_467 = or i1 %icmp_ln94_935, i1 %icmp_ln94_934" [../src/matmul.cpp:94]   --->   Operation 8304 'or' 'or_ln94_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 8305 [1/2] (3.34ns)   --->   "%tmp_934 = fcmp_olt  i32 %add_i_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 8305 'fcmp' 'tmp_934' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 8306 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_467 = and i1 %or_ln94_467, i1 %tmp_934" [../src/matmul.cpp:94]   --->   Operation 8306 'and' 'and_ln94_467' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 8307 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_467, void %._crit_edge60, void" [../src/matmul.cpp:94]   --->   Operation 8307 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 8308 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_20" [../src/matmul.cpp:95]   --->   Operation 8308 'store' 'store_ln95' <Predicate = (and_ln94_467)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_970 : Operation 8309 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge60" [../src/matmul.cpp:95]   --->   Operation 8309 'br' 'br_ln95' <Predicate = (and_ln94_467)> <Delay = 0.00>
ST_970 : Operation 8310 [1/1] (0.00ns)   --->   "%bitcast_ln94_468 = bitcast i32 %add_i_21" [../src/matmul.cpp:94]   --->   Operation 8310 'bitcast' 'bitcast_ln94_468' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 8311 [1/1] (0.00ns)   --->   "%tmp_935 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_468, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8311 'partselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 8312 [1/1] (0.00ns)   --->   "%trunc_ln94_468 = trunc i32 %bitcast_ln94_468" [../src/matmul.cpp:94]   --->   Operation 8312 'trunc' 'trunc_ln94_468' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 8313 [1/1] (0.85ns)   --->   "%icmp_ln94_936 = icmp_ne  i8 %tmp_935, i8 255" [../src/matmul.cpp:94]   --->   Operation 8313 'icmp' 'icmp_ln94_936' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 8314 [1/1] (0.97ns)   --->   "%icmp_ln94_937 = icmp_eq  i23 %trunc_ln94_468, i23 0" [../src/matmul.cpp:94]   --->   Operation 8314 'icmp' 'icmp_ln94_937' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 8315 [2/2] (3.34ns)   --->   "%tmp_936 = fcmp_olt  i32 %add_i_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 8315 'fcmp' 'tmp_936' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 971 <SV = 969> <Delay = 5.03>
ST_971 : Operation 8316 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_468)   --->   "%or_ln94_468 = or i1 %icmp_ln94_937, i1 %icmp_ln94_936" [../src/matmul.cpp:94]   --->   Operation 8316 'or' 'or_ln94_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 8317 [1/2] (3.34ns)   --->   "%tmp_936 = fcmp_olt  i32 %add_i_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 8317 'fcmp' 'tmp_936' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 8318 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_468 = and i1 %or_ln94_468, i1 %tmp_936" [../src/matmul.cpp:94]   --->   Operation 8318 'and' 'and_ln94_468' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 8319 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_468, void %._crit_edge61, void" [../src/matmul.cpp:94]   --->   Operation 8319 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_971 : Operation 8320 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_21" [../src/matmul.cpp:95]   --->   Operation 8320 'store' 'store_ln95' <Predicate = (and_ln94_468)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_971 : Operation 8321 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge61" [../src/matmul.cpp:95]   --->   Operation 8321 'br' 'br_ln95' <Predicate = (and_ln94_468)> <Delay = 0.00>
ST_971 : Operation 8322 [1/1] (0.00ns)   --->   "%bitcast_ln94_469 = bitcast i32 %add_i_22" [../src/matmul.cpp:94]   --->   Operation 8322 'bitcast' 'bitcast_ln94_469' <Predicate = true> <Delay = 0.00>
ST_971 : Operation 8323 [1/1] (0.00ns)   --->   "%tmp_937 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_469, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8323 'partselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_971 : Operation 8324 [1/1] (0.00ns)   --->   "%trunc_ln94_469 = trunc i32 %bitcast_ln94_469" [../src/matmul.cpp:94]   --->   Operation 8324 'trunc' 'trunc_ln94_469' <Predicate = true> <Delay = 0.00>
ST_971 : Operation 8325 [1/1] (0.85ns)   --->   "%icmp_ln94_938 = icmp_ne  i8 %tmp_937, i8 255" [../src/matmul.cpp:94]   --->   Operation 8325 'icmp' 'icmp_ln94_938' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 8326 [1/1] (0.97ns)   --->   "%icmp_ln94_939 = icmp_eq  i23 %trunc_ln94_469, i23 0" [../src/matmul.cpp:94]   --->   Operation 8326 'icmp' 'icmp_ln94_939' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 8327 [2/2] (3.34ns)   --->   "%tmp_938 = fcmp_olt  i32 %add_i_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 8327 'fcmp' 'tmp_938' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 970> <Delay = 5.03>
ST_972 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_469)   --->   "%or_ln94_469 = or i1 %icmp_ln94_939, i1 %icmp_ln94_938" [../src/matmul.cpp:94]   --->   Operation 8328 'or' 'or_ln94_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 8329 [1/2] (3.34ns)   --->   "%tmp_938 = fcmp_olt  i32 %add_i_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 8329 'fcmp' 'tmp_938' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 8330 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_469 = and i1 %or_ln94_469, i1 %tmp_938" [../src/matmul.cpp:94]   --->   Operation 8330 'and' 'and_ln94_469' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 8331 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_469, void %._crit_edge62, void" [../src/matmul.cpp:94]   --->   Operation 8331 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_972 : Operation 8332 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_22" [../src/matmul.cpp:95]   --->   Operation 8332 'store' 'store_ln95' <Predicate = (and_ln94_469)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_972 : Operation 8333 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge62" [../src/matmul.cpp:95]   --->   Operation 8333 'br' 'br_ln95' <Predicate = (and_ln94_469)> <Delay = 0.00>
ST_972 : Operation 8334 [1/1] (0.00ns)   --->   "%bitcast_ln94_470 = bitcast i32 %add_i_23" [../src/matmul.cpp:94]   --->   Operation 8334 'bitcast' 'bitcast_ln94_470' <Predicate = true> <Delay = 0.00>
ST_972 : Operation 8335 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_470, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8335 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_972 : Operation 8336 [1/1] (0.00ns)   --->   "%trunc_ln94_470 = trunc i32 %bitcast_ln94_470" [../src/matmul.cpp:94]   --->   Operation 8336 'trunc' 'trunc_ln94_470' <Predicate = true> <Delay = 0.00>
ST_972 : Operation 8337 [1/1] (0.85ns)   --->   "%icmp_ln94_940 = icmp_ne  i8 %tmp_939, i8 255" [../src/matmul.cpp:94]   --->   Operation 8337 'icmp' 'icmp_ln94_940' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 8338 [1/1] (0.97ns)   --->   "%icmp_ln94_941 = icmp_eq  i23 %trunc_ln94_470, i23 0" [../src/matmul.cpp:94]   --->   Operation 8338 'icmp' 'icmp_ln94_941' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 8339 [2/2] (3.34ns)   --->   "%tmp_940 = fcmp_olt  i32 %add_i_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 8339 'fcmp' 'tmp_940' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 971> <Delay = 5.03>
ST_973 : Operation 8340 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_470)   --->   "%or_ln94_470 = or i1 %icmp_ln94_941, i1 %icmp_ln94_940" [../src/matmul.cpp:94]   --->   Operation 8340 'or' 'or_ln94_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 8341 [1/2] (3.34ns)   --->   "%tmp_940 = fcmp_olt  i32 %add_i_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 8341 'fcmp' 'tmp_940' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 8342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_470 = and i1 %or_ln94_470, i1 %tmp_940" [../src/matmul.cpp:94]   --->   Operation 8342 'and' 'and_ln94_470' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 8343 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_470, void %._crit_edge63, void" [../src/matmul.cpp:94]   --->   Operation 8343 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 8344 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_23" [../src/matmul.cpp:95]   --->   Operation 8344 'store' 'store_ln95' <Predicate = (and_ln94_470)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_973 : Operation 8345 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge63" [../src/matmul.cpp:95]   --->   Operation 8345 'br' 'br_ln95' <Predicate = (and_ln94_470)> <Delay = 0.00>
ST_973 : Operation 8346 [1/1] (0.00ns)   --->   "%bitcast_ln94_471 = bitcast i32 %add_i_24" [../src/matmul.cpp:94]   --->   Operation 8346 'bitcast' 'bitcast_ln94_471' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 8347 [1/1] (0.00ns)   --->   "%tmp_941 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_471, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8347 'partselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 8348 [1/1] (0.00ns)   --->   "%trunc_ln94_471 = trunc i32 %bitcast_ln94_471" [../src/matmul.cpp:94]   --->   Operation 8348 'trunc' 'trunc_ln94_471' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 8349 [1/1] (0.85ns)   --->   "%icmp_ln94_942 = icmp_ne  i8 %tmp_941, i8 255" [../src/matmul.cpp:94]   --->   Operation 8349 'icmp' 'icmp_ln94_942' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 8350 [1/1] (0.97ns)   --->   "%icmp_ln94_943 = icmp_eq  i23 %trunc_ln94_471, i23 0" [../src/matmul.cpp:94]   --->   Operation 8350 'icmp' 'icmp_ln94_943' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 8351 [2/2] (3.34ns)   --->   "%tmp_942 = fcmp_olt  i32 %add_i_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 8351 'fcmp' 'tmp_942' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 972> <Delay = 5.03>
ST_974 : Operation 8352 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_471)   --->   "%or_ln94_471 = or i1 %icmp_ln94_943, i1 %icmp_ln94_942" [../src/matmul.cpp:94]   --->   Operation 8352 'or' 'or_ln94_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 8353 [1/2] (3.34ns)   --->   "%tmp_942 = fcmp_olt  i32 %add_i_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 8353 'fcmp' 'tmp_942' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 8354 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_471 = and i1 %or_ln94_471, i1 %tmp_942" [../src/matmul.cpp:94]   --->   Operation 8354 'and' 'and_ln94_471' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 8355 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_471, void %._crit_edge64, void" [../src/matmul.cpp:94]   --->   Operation 8355 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 8356 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_24" [../src/matmul.cpp:95]   --->   Operation 8356 'store' 'store_ln95' <Predicate = (and_ln94_471)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_974 : Operation 8357 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge64" [../src/matmul.cpp:95]   --->   Operation 8357 'br' 'br_ln95' <Predicate = (and_ln94_471)> <Delay = 0.00>
ST_974 : Operation 8358 [1/1] (0.00ns)   --->   "%bitcast_ln94_472 = bitcast i32 %add_i_25" [../src/matmul.cpp:94]   --->   Operation 8358 'bitcast' 'bitcast_ln94_472' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 8359 [1/1] (0.00ns)   --->   "%tmp_943 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_472, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8359 'partselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 8360 [1/1] (0.00ns)   --->   "%trunc_ln94_472 = trunc i32 %bitcast_ln94_472" [../src/matmul.cpp:94]   --->   Operation 8360 'trunc' 'trunc_ln94_472' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 8361 [1/1] (0.85ns)   --->   "%icmp_ln94_944 = icmp_ne  i8 %tmp_943, i8 255" [../src/matmul.cpp:94]   --->   Operation 8361 'icmp' 'icmp_ln94_944' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 8362 [1/1] (0.97ns)   --->   "%icmp_ln94_945 = icmp_eq  i23 %trunc_ln94_472, i23 0" [../src/matmul.cpp:94]   --->   Operation 8362 'icmp' 'icmp_ln94_945' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 8363 [2/2] (3.34ns)   --->   "%tmp_944 = fcmp_olt  i32 %add_i_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 8363 'fcmp' 'tmp_944' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 975 <SV = 973> <Delay = 5.03>
ST_975 : Operation 8364 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_472)   --->   "%or_ln94_472 = or i1 %icmp_ln94_945, i1 %icmp_ln94_944" [../src/matmul.cpp:94]   --->   Operation 8364 'or' 'or_ln94_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 8365 [1/2] (3.34ns)   --->   "%tmp_944 = fcmp_olt  i32 %add_i_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 8365 'fcmp' 'tmp_944' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 8366 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_472 = and i1 %or_ln94_472, i1 %tmp_944" [../src/matmul.cpp:94]   --->   Operation 8366 'and' 'and_ln94_472' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 8367 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_472, void %._crit_edge65, void" [../src/matmul.cpp:94]   --->   Operation 8367 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 8368 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_25" [../src/matmul.cpp:95]   --->   Operation 8368 'store' 'store_ln95' <Predicate = (and_ln94_472)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_975 : Operation 8369 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge65" [../src/matmul.cpp:95]   --->   Operation 8369 'br' 'br_ln95' <Predicate = (and_ln94_472)> <Delay = 0.00>
ST_975 : Operation 8370 [1/1] (0.00ns)   --->   "%bitcast_ln94_473 = bitcast i32 %add_i_26" [../src/matmul.cpp:94]   --->   Operation 8370 'bitcast' 'bitcast_ln94_473' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 8371 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_473, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8371 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 8372 [1/1] (0.00ns)   --->   "%trunc_ln94_473 = trunc i32 %bitcast_ln94_473" [../src/matmul.cpp:94]   --->   Operation 8372 'trunc' 'trunc_ln94_473' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 8373 [1/1] (0.85ns)   --->   "%icmp_ln94_946 = icmp_ne  i8 %tmp_945, i8 255" [../src/matmul.cpp:94]   --->   Operation 8373 'icmp' 'icmp_ln94_946' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 8374 [1/1] (0.97ns)   --->   "%icmp_ln94_947 = icmp_eq  i23 %trunc_ln94_473, i23 0" [../src/matmul.cpp:94]   --->   Operation 8374 'icmp' 'icmp_ln94_947' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 8375 [2/2] (3.34ns)   --->   "%tmp_946 = fcmp_olt  i32 %add_i_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 8375 'fcmp' 'tmp_946' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 974> <Delay = 5.03>
ST_976 : Operation 8376 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_473)   --->   "%or_ln94_473 = or i1 %icmp_ln94_947, i1 %icmp_ln94_946" [../src/matmul.cpp:94]   --->   Operation 8376 'or' 'or_ln94_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 8377 [1/2] (3.34ns)   --->   "%tmp_946 = fcmp_olt  i32 %add_i_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 8377 'fcmp' 'tmp_946' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 8378 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_473 = and i1 %or_ln94_473, i1 %tmp_946" [../src/matmul.cpp:94]   --->   Operation 8378 'and' 'and_ln94_473' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 8379 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_473, void %._crit_edge66, void" [../src/matmul.cpp:94]   --->   Operation 8379 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_976 : Operation 8380 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_26" [../src/matmul.cpp:95]   --->   Operation 8380 'store' 'store_ln95' <Predicate = (and_ln94_473)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_976 : Operation 8381 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge66" [../src/matmul.cpp:95]   --->   Operation 8381 'br' 'br_ln95' <Predicate = (and_ln94_473)> <Delay = 0.00>
ST_976 : Operation 8382 [1/1] (0.00ns)   --->   "%bitcast_ln94_474 = bitcast i32 %add_i_27" [../src/matmul.cpp:94]   --->   Operation 8382 'bitcast' 'bitcast_ln94_474' <Predicate = true> <Delay = 0.00>
ST_976 : Operation 8383 [1/1] (0.00ns)   --->   "%tmp_947 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_474, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8383 'partselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_976 : Operation 8384 [1/1] (0.00ns)   --->   "%trunc_ln94_474 = trunc i32 %bitcast_ln94_474" [../src/matmul.cpp:94]   --->   Operation 8384 'trunc' 'trunc_ln94_474' <Predicate = true> <Delay = 0.00>
ST_976 : Operation 8385 [1/1] (0.85ns)   --->   "%icmp_ln94_948 = icmp_ne  i8 %tmp_947, i8 255" [../src/matmul.cpp:94]   --->   Operation 8385 'icmp' 'icmp_ln94_948' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 8386 [1/1] (0.97ns)   --->   "%icmp_ln94_949 = icmp_eq  i23 %trunc_ln94_474, i23 0" [../src/matmul.cpp:94]   --->   Operation 8386 'icmp' 'icmp_ln94_949' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 8387 [2/2] (3.34ns)   --->   "%tmp_948 = fcmp_olt  i32 %add_i_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 8387 'fcmp' 'tmp_948' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 975> <Delay = 5.03>
ST_977 : Operation 8388 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_474)   --->   "%or_ln94_474 = or i1 %icmp_ln94_949, i1 %icmp_ln94_948" [../src/matmul.cpp:94]   --->   Operation 8388 'or' 'or_ln94_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 8389 [1/2] (3.34ns)   --->   "%tmp_948 = fcmp_olt  i32 %add_i_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 8389 'fcmp' 'tmp_948' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 8390 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_474 = and i1 %or_ln94_474, i1 %tmp_948" [../src/matmul.cpp:94]   --->   Operation 8390 'and' 'and_ln94_474' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 8391 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_474, void %._crit_edge67, void" [../src/matmul.cpp:94]   --->   Operation 8391 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 8392 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_27" [../src/matmul.cpp:95]   --->   Operation 8392 'store' 'store_ln95' <Predicate = (and_ln94_474)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_977 : Operation 8393 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge67" [../src/matmul.cpp:95]   --->   Operation 8393 'br' 'br_ln95' <Predicate = (and_ln94_474)> <Delay = 0.00>
ST_977 : Operation 8394 [1/1] (0.00ns)   --->   "%bitcast_ln94_475 = bitcast i32 %add_i_28" [../src/matmul.cpp:94]   --->   Operation 8394 'bitcast' 'bitcast_ln94_475' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 8395 [1/1] (0.00ns)   --->   "%tmp_949 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_475, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8395 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 8396 [1/1] (0.00ns)   --->   "%trunc_ln94_475 = trunc i32 %bitcast_ln94_475" [../src/matmul.cpp:94]   --->   Operation 8396 'trunc' 'trunc_ln94_475' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 8397 [1/1] (0.85ns)   --->   "%icmp_ln94_950 = icmp_ne  i8 %tmp_949, i8 255" [../src/matmul.cpp:94]   --->   Operation 8397 'icmp' 'icmp_ln94_950' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 8398 [1/1] (0.97ns)   --->   "%icmp_ln94_951 = icmp_eq  i23 %trunc_ln94_475, i23 0" [../src/matmul.cpp:94]   --->   Operation 8398 'icmp' 'icmp_ln94_951' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 8399 [2/2] (3.34ns)   --->   "%tmp_950 = fcmp_olt  i32 %add_i_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 8399 'fcmp' 'tmp_950' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 978 <SV = 976> <Delay = 5.03>
ST_978 : Operation 8400 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_475)   --->   "%or_ln94_475 = or i1 %icmp_ln94_951, i1 %icmp_ln94_950" [../src/matmul.cpp:94]   --->   Operation 8400 'or' 'or_ln94_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 8401 [1/2] (3.34ns)   --->   "%tmp_950 = fcmp_olt  i32 %add_i_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 8401 'fcmp' 'tmp_950' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 8402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_475 = and i1 %or_ln94_475, i1 %tmp_950" [../src/matmul.cpp:94]   --->   Operation 8402 'and' 'and_ln94_475' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 8403 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_475, void %._crit_edge68, void" [../src/matmul.cpp:94]   --->   Operation 8403 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 8404 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_28" [../src/matmul.cpp:95]   --->   Operation 8404 'store' 'store_ln95' <Predicate = (and_ln94_475)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_978 : Operation 8405 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge68" [../src/matmul.cpp:95]   --->   Operation 8405 'br' 'br_ln95' <Predicate = (and_ln94_475)> <Delay = 0.00>
ST_978 : Operation 8406 [1/1] (0.00ns)   --->   "%bitcast_ln94_476 = bitcast i32 %add_i_29" [../src/matmul.cpp:94]   --->   Operation 8406 'bitcast' 'bitcast_ln94_476' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 8407 [1/1] (0.00ns)   --->   "%tmp_951 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_476, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8407 'partselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 8408 [1/1] (0.00ns)   --->   "%trunc_ln94_476 = trunc i32 %bitcast_ln94_476" [../src/matmul.cpp:94]   --->   Operation 8408 'trunc' 'trunc_ln94_476' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 8409 [1/1] (0.85ns)   --->   "%icmp_ln94_952 = icmp_ne  i8 %tmp_951, i8 255" [../src/matmul.cpp:94]   --->   Operation 8409 'icmp' 'icmp_ln94_952' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 8410 [1/1] (0.97ns)   --->   "%icmp_ln94_953 = icmp_eq  i23 %trunc_ln94_476, i23 0" [../src/matmul.cpp:94]   --->   Operation 8410 'icmp' 'icmp_ln94_953' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 8411 [2/2] (3.34ns)   --->   "%tmp_952 = fcmp_olt  i32 %add_i_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 8411 'fcmp' 'tmp_952' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 979 <SV = 977> <Delay = 5.03>
ST_979 : Operation 8412 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_476)   --->   "%or_ln94_476 = or i1 %icmp_ln94_953, i1 %icmp_ln94_952" [../src/matmul.cpp:94]   --->   Operation 8412 'or' 'or_ln94_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 8413 [1/2] (3.34ns)   --->   "%tmp_952 = fcmp_olt  i32 %add_i_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 8413 'fcmp' 'tmp_952' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 8414 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_476 = and i1 %or_ln94_476, i1 %tmp_952" [../src/matmul.cpp:94]   --->   Operation 8414 'and' 'and_ln94_476' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 8415 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_476, void %._crit_edge69, void" [../src/matmul.cpp:94]   --->   Operation 8415 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_979 : Operation 8416 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_29" [../src/matmul.cpp:95]   --->   Operation 8416 'store' 'store_ln95' <Predicate = (and_ln94_476)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_979 : Operation 8417 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge69" [../src/matmul.cpp:95]   --->   Operation 8417 'br' 'br_ln95' <Predicate = (and_ln94_476)> <Delay = 0.00>
ST_979 : Operation 8418 [1/1] (0.00ns)   --->   "%bitcast_ln94_477 = bitcast i32 %add_i_30" [../src/matmul.cpp:94]   --->   Operation 8418 'bitcast' 'bitcast_ln94_477' <Predicate = true> <Delay = 0.00>
ST_979 : Operation 8419 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_477, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8419 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_979 : Operation 8420 [1/1] (0.00ns)   --->   "%trunc_ln94_477 = trunc i32 %bitcast_ln94_477" [../src/matmul.cpp:94]   --->   Operation 8420 'trunc' 'trunc_ln94_477' <Predicate = true> <Delay = 0.00>
ST_979 : Operation 8421 [1/1] (0.85ns)   --->   "%icmp_ln94_954 = icmp_ne  i8 %tmp_953, i8 255" [../src/matmul.cpp:94]   --->   Operation 8421 'icmp' 'icmp_ln94_954' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 8422 [1/1] (0.97ns)   --->   "%icmp_ln94_955 = icmp_eq  i23 %trunc_ln94_477, i23 0" [../src/matmul.cpp:94]   --->   Operation 8422 'icmp' 'icmp_ln94_955' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 8423 [2/2] (3.34ns)   --->   "%tmp_954 = fcmp_olt  i32 %add_i_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 8423 'fcmp' 'tmp_954' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 978> <Delay = 5.03>
ST_980 : Operation 8424 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_477)   --->   "%or_ln94_477 = or i1 %icmp_ln94_955, i1 %icmp_ln94_954" [../src/matmul.cpp:94]   --->   Operation 8424 'or' 'or_ln94_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 8425 [1/2] (3.34ns)   --->   "%tmp_954 = fcmp_olt  i32 %add_i_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 8425 'fcmp' 'tmp_954' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 8426 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_477 = and i1 %or_ln94_477, i1 %tmp_954" [../src/matmul.cpp:94]   --->   Operation 8426 'and' 'and_ln94_477' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 8427 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_477, void %_Z4reluPfS_i.exit31127, void" [../src/matmul.cpp:94]   --->   Operation 8427 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_980 : Operation 8428 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_30" [../src/matmul.cpp:95]   --->   Operation 8428 'store' 'store_ln95' <Predicate = (and_ln94_477)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_980 : Operation 8429 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit31127" [../src/matmul.cpp:95]   --->   Operation 8429 'br' 'br_ln95' <Predicate = (and_ln94_477)> <Delay = 0.00>

State 981 <SV = 979> <Delay = 0.00>
ST_981 : Operation 8430 [2/2] (0.00ns)   --->   "%call_ln152 = call void @mat_mul.1, i32 %out_conv, i32 %out_pool, i32 %layer8_weights" [../src/matmul.cpp:152]   --->   Operation 8430 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 982 <SV = 980> <Delay = 0.00>
ST_982 : Operation 8431 [1/2] (0.00ns)   --->   "%call_ln152 = call void @mat_mul.1, i32 %out_conv, i32 %out_pool, i32 %layer8_weights" [../src/matmul.cpp:152]   --->   Operation 8431 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 983 <SV = 981> <Delay = 1.35>
ST_983 : Operation 8432 [2/2] (1.35ns)   --->   "%out_pool_load_478 = load i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 8432 'load' 'out_pool_load_478' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 984 <SV = 982> <Delay = 1.35>
ST_984 : Operation 8433 [1/2] (1.35ns)   --->   "%out_pool_load_478 = load i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 8433 'load' 'out_pool_load_478' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_984 : Operation 8434 [2/2] (1.35ns)   --->   "%out_pool_load_443 = load i11 %out_pool_addr" [../src/matmul.cpp:83]   --->   Operation 8434 'load' 'out_pool_load_443' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_984 : Operation 8435 [2/2] (1.35ns)   --->   "%out_pool_load_444 = load i11 %out_pool_addr_1" [../src/matmul.cpp:83]   --->   Operation 8435 'load' 'out_pool_load_444' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 985 <SV = 983> <Delay = 1.35>
ST_985 : Operation 8436 [1/2] (1.35ns)   --->   "%out_pool_load_443 = load i11 %out_pool_addr" [../src/matmul.cpp:83]   --->   Operation 8436 'load' 'out_pool_load_443' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_985 : Operation 8437 [1/2] (1.35ns)   --->   "%out_pool_load_444 = load i11 %out_pool_addr_1" [../src/matmul.cpp:83]   --->   Operation 8437 'load' 'out_pool_load_444' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_985 : Operation 8438 [2/2] (1.35ns)   --->   "%out_pool_load_445 = load i11 %out_pool_addr_2" [../src/matmul.cpp:83]   --->   Operation 8438 'load' 'out_pool_load_445' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_985 : Operation 8439 [2/2] (1.35ns)   --->   "%out_pool_load_446 = load i11 %out_pool_addr_3" [../src/matmul.cpp:83]   --->   Operation 8439 'load' 'out_pool_load_446' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 986 <SV = 984> <Delay = 6.01>
ST_986 : Operation 8440 [5/5] (6.01ns)   --->   "%add_i36_2 = fadd i32 %out_pool_load_444, i32 0.476759" [../src/matmul.cpp:83]   --->   Operation 8440 'fadd' 'add_i36_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 8441 [1/2] (1.35ns)   --->   "%out_pool_load_445 = load i11 %out_pool_addr_2" [../src/matmul.cpp:83]   --->   Operation 8441 'load' 'out_pool_load_445' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_986 : Operation 8442 [1/2] (1.35ns)   --->   "%out_pool_load_446 = load i11 %out_pool_addr_3" [../src/matmul.cpp:83]   --->   Operation 8442 'load' 'out_pool_load_446' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_986 : Operation 8443 [2/2] (1.35ns)   --->   "%out_pool_load_447 = load i11 %out_pool_addr_4" [../src/matmul.cpp:83]   --->   Operation 8443 'load' 'out_pool_load_447' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_986 : Operation 8444 [2/2] (1.35ns)   --->   "%out_pool_load_448 = load i11 %out_pool_addr_5" [../src/matmul.cpp:83]   --->   Operation 8444 'load' 'out_pool_load_448' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 987 <SV = 985> <Delay = 6.01>
ST_987 : Operation 8445 [4/5] (6.01ns)   --->   "%add_i36_2 = fadd i32 %out_pool_load_444, i32 0.476759" [../src/matmul.cpp:83]   --->   Operation 8445 'fadd' 'add_i36_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 8446 [5/5] (6.01ns)   --->   "%add_i36_4 = fadd i32 %out_pool_load_446, i32 0.321786" [../src/matmul.cpp:83]   --->   Operation 8446 'fadd' 'add_i36_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 8447 [1/2] (1.35ns)   --->   "%out_pool_load_447 = load i11 %out_pool_addr_4" [../src/matmul.cpp:83]   --->   Operation 8447 'load' 'out_pool_load_447' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_987 : Operation 8448 [1/2] (1.35ns)   --->   "%out_pool_load_448 = load i11 %out_pool_addr_5" [../src/matmul.cpp:83]   --->   Operation 8448 'load' 'out_pool_load_448' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_987 : Operation 8449 [2/2] (1.35ns)   --->   "%out_pool_load_449 = load i11 %out_pool_addr_6" [../src/matmul.cpp:83]   --->   Operation 8449 'load' 'out_pool_load_449' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_987 : Operation 8450 [2/2] (1.35ns)   --->   "%out_pool_load_450 = load i11 %out_pool_addr_7" [../src/matmul.cpp:83]   --->   Operation 8450 'load' 'out_pool_load_450' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 988 <SV = 986> <Delay = 6.01>
ST_988 : Operation 8451 [3/5] (6.01ns)   --->   "%add_i36_2 = fadd i32 %out_pool_load_444, i32 0.476759" [../src/matmul.cpp:83]   --->   Operation 8451 'fadd' 'add_i36_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 8452 [4/5] (6.01ns)   --->   "%add_i36_4 = fadd i32 %out_pool_load_446, i32 0.321786" [../src/matmul.cpp:83]   --->   Operation 8452 'fadd' 'add_i36_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 8453 [1/2] (1.35ns)   --->   "%out_pool_load_449 = load i11 %out_pool_addr_6" [../src/matmul.cpp:83]   --->   Operation 8453 'load' 'out_pool_load_449' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_988 : Operation 8454 [1/2] (1.35ns)   --->   "%out_pool_load_450 = load i11 %out_pool_addr_7" [../src/matmul.cpp:83]   --->   Operation 8454 'load' 'out_pool_load_450' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_988 : Operation 8455 [2/2] (1.35ns)   --->   "%out_pool_load_451 = load i11 %out_pool_addr_8" [../src/matmul.cpp:83]   --->   Operation 8455 'load' 'out_pool_load_451' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_988 : Operation 8456 [2/2] (1.35ns)   --->   "%out_pool_load_452 = load i11 %out_pool_addr_9" [../src/matmul.cpp:83]   --->   Operation 8456 'load' 'out_pool_load_452' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 989 <SV = 987> <Delay = 6.01>
ST_989 : Operation 8457 [2/5] (6.01ns)   --->   "%add_i36_2 = fadd i32 %out_pool_load_444, i32 0.476759" [../src/matmul.cpp:83]   --->   Operation 8457 'fadd' 'add_i36_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 8458 [3/5] (6.01ns)   --->   "%add_i36_4 = fadd i32 %out_pool_load_446, i32 0.321786" [../src/matmul.cpp:83]   --->   Operation 8458 'fadd' 'add_i36_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 8459 [1/2] (1.35ns)   --->   "%out_pool_load_451 = load i11 %out_pool_addr_8" [../src/matmul.cpp:83]   --->   Operation 8459 'load' 'out_pool_load_451' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_989 : Operation 8460 [1/2] (1.35ns)   --->   "%out_pool_load_452 = load i11 %out_pool_addr_9" [../src/matmul.cpp:83]   --->   Operation 8460 'load' 'out_pool_load_452' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_989 : Operation 8461 [2/2] (1.35ns)   --->   "%out_pool_load_453 = load i11 %out_pool_addr_10" [../src/matmul.cpp:83]   --->   Operation 8461 'load' 'out_pool_load_453' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_989 : Operation 8462 [2/2] (1.35ns)   --->   "%out_pool_load_454 = load i11 %out_pool_addr_11" [../src/matmul.cpp:83]   --->   Operation 8462 'load' 'out_pool_load_454' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 990 <SV = 988> <Delay = 6.01>
ST_990 : Operation 8463 [1/5] (6.01ns)   --->   "%add_i36_2 = fadd i32 %out_pool_load_444, i32 0.476759" [../src/matmul.cpp:83]   --->   Operation 8463 'fadd' 'add_i36_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 8464 [2/5] (6.01ns)   --->   "%add_i36_4 = fadd i32 %out_pool_load_446, i32 0.321786" [../src/matmul.cpp:83]   --->   Operation 8464 'fadd' 'add_i36_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 8465 [5/5] (6.01ns)   --->   "%add_i36_s = fadd i32 %out_pool_load_452, i32 -0.01841" [../src/matmul.cpp:83]   --->   Operation 8465 'fadd' 'add_i36_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 8466 [1/2] (1.35ns)   --->   "%out_pool_load_453 = load i11 %out_pool_addr_10" [../src/matmul.cpp:83]   --->   Operation 8466 'load' 'out_pool_load_453' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_990 : Operation 8467 [1/2] (1.35ns)   --->   "%out_pool_load_454 = load i11 %out_pool_addr_11" [../src/matmul.cpp:83]   --->   Operation 8467 'load' 'out_pool_load_454' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_990 : Operation 8468 [2/2] (1.35ns)   --->   "%out_pool_load_455 = load i11 %out_pool_addr_12" [../src/matmul.cpp:83]   --->   Operation 8468 'load' 'out_pool_load_455' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_990 : Operation 8469 [2/2] (1.35ns)   --->   "%out_pool_load_456 = load i11 %out_pool_addr_13" [../src/matmul.cpp:83]   --->   Operation 8469 'load' 'out_pool_load_456' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 991 <SV = 989> <Delay = 6.01>
ST_991 : Operation 8470 [1/5] (6.01ns)   --->   "%add_i36_4 = fadd i32 %out_pool_load_446, i32 0.321786" [../src/matmul.cpp:83]   --->   Operation 8470 'fadd' 'add_i36_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 8471 [4/5] (6.01ns)   --->   "%add_i36_s = fadd i32 %out_pool_load_452, i32 -0.01841" [../src/matmul.cpp:83]   --->   Operation 8471 'fadd' 'add_i36_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 8472 [5/5] (6.01ns)   --->   "%add_i36_10 = fadd i32 %out_pool_load_453, i32 0.322989" [../src/matmul.cpp:83]   --->   Operation 8472 'fadd' 'add_i36_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 8473 [1/2] (1.35ns)   --->   "%out_pool_load_455 = load i11 %out_pool_addr_12" [../src/matmul.cpp:83]   --->   Operation 8473 'load' 'out_pool_load_455' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_991 : Operation 8474 [1/2] (1.35ns)   --->   "%out_pool_load_456 = load i11 %out_pool_addr_13" [../src/matmul.cpp:83]   --->   Operation 8474 'load' 'out_pool_load_456' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_991 : Operation 8475 [2/2] (1.35ns)   --->   "%out_pool_load_457 = load i11 %out_pool_addr_14" [../src/matmul.cpp:83]   --->   Operation 8475 'load' 'out_pool_load_457' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_991 : Operation 8476 [2/2] (1.35ns)   --->   "%out_pool_load_458 = load i11 %out_pool_addr_15" [../src/matmul.cpp:83]   --->   Operation 8476 'load' 'out_pool_load_458' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 992 <SV = 990> <Delay = 6.01>
ST_992 : Operation 8477 [3/5] (6.01ns)   --->   "%add_i36_s = fadd i32 %out_pool_load_452, i32 -0.01841" [../src/matmul.cpp:83]   --->   Operation 8477 'fadd' 'add_i36_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 8478 [4/5] (6.01ns)   --->   "%add_i36_10 = fadd i32 %out_pool_load_453, i32 0.322989" [../src/matmul.cpp:83]   --->   Operation 8478 'fadd' 'add_i36_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 8479 [5/5] (6.01ns)   --->   "%add_i36_13 = fadd i32 %out_pool_load_456, i32 0.384474" [../src/matmul.cpp:83]   --->   Operation 8479 'fadd' 'add_i36_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 8480 [1/2] (1.35ns)   --->   "%out_pool_load_457 = load i11 %out_pool_addr_14" [../src/matmul.cpp:83]   --->   Operation 8480 'load' 'out_pool_load_457' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_992 : Operation 8481 [1/2] (1.35ns)   --->   "%out_pool_load_458 = load i11 %out_pool_addr_15" [../src/matmul.cpp:83]   --->   Operation 8481 'load' 'out_pool_load_458' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_992 : Operation 8482 [2/2] (1.35ns)   --->   "%out_pool_load_459 = load i11 %out_pool_addr_16" [../src/matmul.cpp:83]   --->   Operation 8482 'load' 'out_pool_load_459' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_992 : Operation 8483 [2/2] (1.35ns)   --->   "%out_pool_load_460 = load i11 %out_pool_addr_17" [../src/matmul.cpp:83]   --->   Operation 8483 'load' 'out_pool_load_460' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 993 <SV = 991> <Delay = 6.01>
ST_993 : Operation 8484 [5/5] (6.01ns)   --->   "%add_i1 = fadd i32 %out_pool_load_478, i32 -0.126083" [../src/matmul.cpp:83]   --->   Operation 8484 'fadd' 'add_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 8485 [2/5] (6.01ns)   --->   "%add_i36_s = fadd i32 %out_pool_load_452, i32 -0.01841" [../src/matmul.cpp:83]   --->   Operation 8485 'fadd' 'add_i36_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 8486 [3/5] (6.01ns)   --->   "%add_i36_10 = fadd i32 %out_pool_load_453, i32 0.322989" [../src/matmul.cpp:83]   --->   Operation 8486 'fadd' 'add_i36_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 8487 [4/5] (6.01ns)   --->   "%add_i36_13 = fadd i32 %out_pool_load_456, i32 0.384474" [../src/matmul.cpp:83]   --->   Operation 8487 'fadd' 'add_i36_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 8488 [5/5] (6.01ns)   --->   "%add_i36_15 = fadd i32 %out_pool_load_458, i32 0.547739" [../src/matmul.cpp:83]   --->   Operation 8488 'fadd' 'add_i36_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 8489 [1/2] (1.35ns)   --->   "%out_pool_load_459 = load i11 %out_pool_addr_16" [../src/matmul.cpp:83]   --->   Operation 8489 'load' 'out_pool_load_459' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_993 : Operation 8490 [1/2] (1.35ns)   --->   "%out_pool_load_460 = load i11 %out_pool_addr_17" [../src/matmul.cpp:83]   --->   Operation 8490 'load' 'out_pool_load_460' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_993 : Operation 8491 [2/2] (1.35ns)   --->   "%out_pool_load_461 = load i11 %out_pool_addr_18" [../src/matmul.cpp:83]   --->   Operation 8491 'load' 'out_pool_load_461' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_993 : Operation 8492 [2/2] (1.35ns)   --->   "%out_pool_load_462 = load i11 %out_pool_addr_19" [../src/matmul.cpp:83]   --->   Operation 8492 'load' 'out_pool_load_462' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 994 <SV = 992> <Delay = 6.01>
ST_994 : Operation 8493 [4/5] (6.01ns)   --->   "%add_i1 = fadd i32 %out_pool_load_478, i32 -0.126083" [../src/matmul.cpp:83]   --->   Operation 8493 'fadd' 'add_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8494 [1/5] (6.01ns)   --->   "%add_i36_s = fadd i32 %out_pool_load_452, i32 -0.01841" [../src/matmul.cpp:83]   --->   Operation 8494 'fadd' 'add_i36_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8495 [2/5] (6.01ns)   --->   "%add_i36_10 = fadd i32 %out_pool_load_453, i32 0.322989" [../src/matmul.cpp:83]   --->   Operation 8495 'fadd' 'add_i36_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8496 [3/5] (6.01ns)   --->   "%add_i36_13 = fadd i32 %out_pool_load_456, i32 0.384474" [../src/matmul.cpp:83]   --->   Operation 8496 'fadd' 'add_i36_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8497 [4/5] (6.01ns)   --->   "%add_i36_15 = fadd i32 %out_pool_load_458, i32 0.547739" [../src/matmul.cpp:83]   --->   Operation 8497 'fadd' 'add_i36_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8498 [5/5] (6.01ns)   --->   "%add_i36_16 = fadd i32 %out_pool_load_459, i32 -0.0755515" [../src/matmul.cpp:83]   --->   Operation 8498 'fadd' 'add_i36_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 8499 [1/2] (1.35ns)   --->   "%out_pool_load_461 = load i11 %out_pool_addr_18" [../src/matmul.cpp:83]   --->   Operation 8499 'load' 'out_pool_load_461' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_994 : Operation 8500 [1/2] (1.35ns)   --->   "%out_pool_load_462 = load i11 %out_pool_addr_19" [../src/matmul.cpp:83]   --->   Operation 8500 'load' 'out_pool_load_462' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_994 : Operation 8501 [2/2] (1.35ns)   --->   "%out_pool_load_463 = load i11 %out_pool_addr_20" [../src/matmul.cpp:83]   --->   Operation 8501 'load' 'out_pool_load_463' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_994 : Operation 8502 [2/2] (1.35ns)   --->   "%out_pool_load_464 = load i11 %out_pool_addr_21" [../src/matmul.cpp:83]   --->   Operation 8502 'load' 'out_pool_load_464' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 995 <SV = 993> <Delay = 6.01>
ST_995 : Operation 8503 [3/5] (6.01ns)   --->   "%add_i1 = fadd i32 %out_pool_load_478, i32 -0.126083" [../src/matmul.cpp:83]   --->   Operation 8503 'fadd' 'add_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8504 [5/5] (6.01ns)   --->   "%add_i36_1 = fadd i32 %out_pool_load_443, i32 0.100796" [../src/matmul.cpp:83]   --->   Operation 8504 'fadd' 'add_i36_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8505 [1/5] (6.01ns)   --->   "%add_i36_10 = fadd i32 %out_pool_load_453, i32 0.322989" [../src/matmul.cpp:83]   --->   Operation 8505 'fadd' 'add_i36_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8506 [2/5] (6.01ns)   --->   "%add_i36_13 = fadd i32 %out_pool_load_456, i32 0.384474" [../src/matmul.cpp:83]   --->   Operation 8506 'fadd' 'add_i36_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8507 [3/5] (6.01ns)   --->   "%add_i36_15 = fadd i32 %out_pool_load_458, i32 0.547739" [../src/matmul.cpp:83]   --->   Operation 8507 'fadd' 'add_i36_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8508 [4/5] (6.01ns)   --->   "%add_i36_16 = fadd i32 %out_pool_load_459, i32 -0.0755515" [../src/matmul.cpp:83]   --->   Operation 8508 'fadd' 'add_i36_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8509 [5/5] (6.01ns)   --->   "%add_i36_18 = fadd i32 %out_pool_load_461, i32 -0.0538387" [../src/matmul.cpp:83]   --->   Operation 8509 'fadd' 'add_i36_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8510 [5/5] (6.01ns)   --->   "%add_i36_19 = fadd i32 %out_pool_load_462, i32 -0.0770382" [../src/matmul.cpp:83]   --->   Operation 8510 'fadd' 'add_i36_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 8511 [1/2] (1.35ns)   --->   "%out_pool_load_463 = load i11 %out_pool_addr_20" [../src/matmul.cpp:83]   --->   Operation 8511 'load' 'out_pool_load_463' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_995 : Operation 8512 [1/2] (1.35ns)   --->   "%out_pool_load_464 = load i11 %out_pool_addr_21" [../src/matmul.cpp:83]   --->   Operation 8512 'load' 'out_pool_load_464' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_995 : Operation 8513 [2/2] (1.35ns)   --->   "%out_pool_load_465 = load i11 %out_pool_addr_22" [../src/matmul.cpp:83]   --->   Operation 8513 'load' 'out_pool_load_465' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_995 : Operation 8514 [2/2] (1.35ns)   --->   "%out_pool_load_466 = load i11 %out_pool_addr_23" [../src/matmul.cpp:83]   --->   Operation 8514 'load' 'out_pool_load_466' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 996 <SV = 994> <Delay = 6.01>
ST_996 : Operation 8515 [2/5] (6.01ns)   --->   "%add_i1 = fadd i32 %out_pool_load_478, i32 -0.126083" [../src/matmul.cpp:83]   --->   Operation 8515 'fadd' 'add_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8516 [4/5] (6.01ns)   --->   "%add_i36_1 = fadd i32 %out_pool_load_443, i32 0.100796" [../src/matmul.cpp:83]   --->   Operation 8516 'fadd' 'add_i36_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8517 [5/5] (6.01ns)   --->   "%add_i36_3 = fadd i32 %out_pool_load_445, i32 -0.222528" [../src/matmul.cpp:83]   --->   Operation 8517 'fadd' 'add_i36_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8518 [1/5] (6.01ns)   --->   "%add_i36_13 = fadd i32 %out_pool_load_456, i32 0.384474" [../src/matmul.cpp:83]   --->   Operation 8518 'fadd' 'add_i36_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8519 [2/5] (6.01ns)   --->   "%add_i36_15 = fadd i32 %out_pool_load_458, i32 0.547739" [../src/matmul.cpp:83]   --->   Operation 8519 'fadd' 'add_i36_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8520 [3/5] (6.01ns)   --->   "%add_i36_16 = fadd i32 %out_pool_load_459, i32 -0.0755515" [../src/matmul.cpp:83]   --->   Operation 8520 'fadd' 'add_i36_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8521 [4/5] (6.01ns)   --->   "%add_i36_18 = fadd i32 %out_pool_load_461, i32 -0.0538387" [../src/matmul.cpp:83]   --->   Operation 8521 'fadd' 'add_i36_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8522 [4/5] (6.01ns)   --->   "%add_i36_19 = fadd i32 %out_pool_load_462, i32 -0.0770382" [../src/matmul.cpp:83]   --->   Operation 8522 'fadd' 'add_i36_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8523 [5/5] (6.01ns)   --->   "%add_i36_20 = fadd i32 %out_pool_load_463, i32 -0.0729691" [../src/matmul.cpp:83]   --->   Operation 8523 'fadd' 'add_i36_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 8524 [1/2] (1.35ns)   --->   "%out_pool_load_465 = load i11 %out_pool_addr_22" [../src/matmul.cpp:83]   --->   Operation 8524 'load' 'out_pool_load_465' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_996 : Operation 8525 [1/2] (1.35ns)   --->   "%out_pool_load_466 = load i11 %out_pool_addr_23" [../src/matmul.cpp:83]   --->   Operation 8525 'load' 'out_pool_load_466' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_996 : Operation 8526 [2/2] (1.35ns)   --->   "%out_pool_load_467 = load i11 %out_pool_addr_24" [../src/matmul.cpp:83]   --->   Operation 8526 'load' 'out_pool_load_467' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_996 : Operation 8527 [2/2] (1.35ns)   --->   "%out_pool_load_468 = load i11 %out_pool_addr_25" [../src/matmul.cpp:83]   --->   Operation 8527 'load' 'out_pool_load_468' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 997 <SV = 995> <Delay = 6.01>
ST_997 : Operation 8528 [1/5] (6.01ns)   --->   "%add_i1 = fadd i32 %out_pool_load_478, i32 -0.126083" [../src/matmul.cpp:83]   --->   Operation 8528 'fadd' 'add_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8529 [3/5] (6.01ns)   --->   "%add_i36_1 = fadd i32 %out_pool_load_443, i32 0.100796" [../src/matmul.cpp:83]   --->   Operation 8529 'fadd' 'add_i36_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8530 [4/5] (6.01ns)   --->   "%add_i36_3 = fadd i32 %out_pool_load_445, i32 -0.222528" [../src/matmul.cpp:83]   --->   Operation 8530 'fadd' 'add_i36_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8531 [5/5] (6.01ns)   --->   "%add_i36_5 = fadd i32 %out_pool_load_447, i32 0.305761" [../src/matmul.cpp:83]   --->   Operation 8531 'fadd' 'add_i36_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8532 [5/5] (6.01ns)   --->   "%add_i36_6 = fadd i32 %out_pool_load_448, i32 0.680185" [../src/matmul.cpp:83]   --->   Operation 8532 'fadd' 'add_i36_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8533 [1/5] (6.01ns)   --->   "%add_i36_15 = fadd i32 %out_pool_load_458, i32 0.547739" [../src/matmul.cpp:83]   --->   Operation 8533 'fadd' 'add_i36_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8534 [2/5] (6.01ns)   --->   "%add_i36_16 = fadd i32 %out_pool_load_459, i32 -0.0755515" [../src/matmul.cpp:83]   --->   Operation 8534 'fadd' 'add_i36_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8535 [3/5] (6.01ns)   --->   "%add_i36_18 = fadd i32 %out_pool_load_461, i32 -0.0538387" [../src/matmul.cpp:83]   --->   Operation 8535 'fadd' 'add_i36_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8536 [3/5] (6.01ns)   --->   "%add_i36_19 = fadd i32 %out_pool_load_462, i32 -0.0770382" [../src/matmul.cpp:83]   --->   Operation 8536 'fadd' 'add_i36_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8537 [4/5] (6.01ns)   --->   "%add_i36_20 = fadd i32 %out_pool_load_463, i32 -0.0729691" [../src/matmul.cpp:83]   --->   Operation 8537 'fadd' 'add_i36_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8538 [5/5] (6.01ns)   --->   "%add_i36_22 = fadd i32 %out_pool_load_465, i32 0.565518" [../src/matmul.cpp:83]   --->   Operation 8538 'fadd' 'add_i36_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 8539 [1/2] (1.35ns)   --->   "%out_pool_load_467 = load i11 %out_pool_addr_24" [../src/matmul.cpp:83]   --->   Operation 8539 'load' 'out_pool_load_467' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_997 : Operation 8540 [1/2] (1.35ns)   --->   "%out_pool_load_468 = load i11 %out_pool_addr_25" [../src/matmul.cpp:83]   --->   Operation 8540 'load' 'out_pool_load_468' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_997 : Operation 8541 [2/2] (1.35ns)   --->   "%out_pool_load_469 = load i11 %out_pool_addr_26" [../src/matmul.cpp:83]   --->   Operation 8541 'load' 'out_pool_load_469' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_997 : Operation 8542 [2/2] (1.35ns)   --->   "%out_pool_load_470 = load i11 %out_pool_addr_27" [../src/matmul.cpp:83]   --->   Operation 8542 'load' 'out_pool_load_470' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 998 <SV = 996> <Delay = 6.01>
ST_998 : Operation 8543 [2/5] (6.01ns)   --->   "%add_i36_1 = fadd i32 %out_pool_load_443, i32 0.100796" [../src/matmul.cpp:83]   --->   Operation 8543 'fadd' 'add_i36_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8544 [3/5] (6.01ns)   --->   "%add_i36_3 = fadd i32 %out_pool_load_445, i32 -0.222528" [../src/matmul.cpp:83]   --->   Operation 8544 'fadd' 'add_i36_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8545 [4/5] (6.01ns)   --->   "%add_i36_5 = fadd i32 %out_pool_load_447, i32 0.305761" [../src/matmul.cpp:83]   --->   Operation 8545 'fadd' 'add_i36_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8546 [4/5] (6.01ns)   --->   "%add_i36_6 = fadd i32 %out_pool_load_448, i32 0.680185" [../src/matmul.cpp:83]   --->   Operation 8546 'fadd' 'add_i36_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8547 [5/5] (6.01ns)   --->   "%add_i36_7 = fadd i32 %out_pool_load_449, i32 0.428039" [../src/matmul.cpp:83]   --->   Operation 8547 'fadd' 'add_i36_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8548 [5/5] (6.01ns)   --->   "%add_i36_8 = fadd i32 %out_pool_load_450, i32 0.520818" [../src/matmul.cpp:83]   --->   Operation 8548 'fadd' 'add_i36_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8549 [1/5] (6.01ns)   --->   "%add_i36_16 = fadd i32 %out_pool_load_459, i32 -0.0755515" [../src/matmul.cpp:83]   --->   Operation 8549 'fadd' 'add_i36_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8550 [2/5] (6.01ns)   --->   "%add_i36_18 = fadd i32 %out_pool_load_461, i32 -0.0538387" [../src/matmul.cpp:83]   --->   Operation 8550 'fadd' 'add_i36_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8551 [2/5] (6.01ns)   --->   "%add_i36_19 = fadd i32 %out_pool_load_462, i32 -0.0770382" [../src/matmul.cpp:83]   --->   Operation 8551 'fadd' 'add_i36_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8552 [3/5] (6.01ns)   --->   "%add_i36_20 = fadd i32 %out_pool_load_463, i32 -0.0729691" [../src/matmul.cpp:83]   --->   Operation 8552 'fadd' 'add_i36_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8553 [4/5] (6.01ns)   --->   "%add_i36_22 = fadd i32 %out_pool_load_465, i32 0.565518" [../src/matmul.cpp:83]   --->   Operation 8553 'fadd' 'add_i36_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8554 [5/5] (6.01ns)   --->   "%add_i36_24 = fadd i32 %out_pool_load_467, i32 0.00465132" [../src/matmul.cpp:83]   --->   Operation 8554 'fadd' 'add_i36_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 8555 [1/2] (1.35ns)   --->   "%out_pool_load_469 = load i11 %out_pool_addr_26" [../src/matmul.cpp:83]   --->   Operation 8555 'load' 'out_pool_load_469' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_998 : Operation 8556 [1/2] (1.35ns)   --->   "%out_pool_load_470 = load i11 %out_pool_addr_27" [../src/matmul.cpp:83]   --->   Operation 8556 'load' 'out_pool_load_470' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_998 : Operation 8557 [2/2] (1.35ns)   --->   "%out_pool_load_471 = load i11 %out_pool_addr_28" [../src/matmul.cpp:83]   --->   Operation 8557 'load' 'out_pool_load_471' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_998 : Operation 8558 [2/2] (1.35ns)   --->   "%out_pool_load_472 = load i11 %out_pool_addr_29" [../src/matmul.cpp:83]   --->   Operation 8558 'load' 'out_pool_load_472' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_998 : Operation 8559 [2/2] (3.34ns)   --->   "%tmp_956 = fcmp_olt  i32 %add_i1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8559 'fcmp' 'tmp_956' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 999 <SV = 997> <Delay = 6.01>
ST_999 : Operation 8560 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i1, i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 8560 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_999 : Operation 8561 [1/5] (6.01ns)   --->   "%add_i36_1 = fadd i32 %out_pool_load_443, i32 0.100796" [../src/matmul.cpp:83]   --->   Operation 8561 'fadd' 'add_i36_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8562 [2/5] (6.01ns)   --->   "%add_i36_3 = fadd i32 %out_pool_load_445, i32 -0.222528" [../src/matmul.cpp:83]   --->   Operation 8562 'fadd' 'add_i36_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8563 [3/5] (6.01ns)   --->   "%add_i36_5 = fadd i32 %out_pool_load_447, i32 0.305761" [../src/matmul.cpp:83]   --->   Operation 8563 'fadd' 'add_i36_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8564 [3/5] (6.01ns)   --->   "%add_i36_6 = fadd i32 %out_pool_load_448, i32 0.680185" [../src/matmul.cpp:83]   --->   Operation 8564 'fadd' 'add_i36_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8565 [4/5] (6.01ns)   --->   "%add_i36_7 = fadd i32 %out_pool_load_449, i32 0.428039" [../src/matmul.cpp:83]   --->   Operation 8565 'fadd' 'add_i36_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8566 [4/5] (6.01ns)   --->   "%add_i36_8 = fadd i32 %out_pool_load_450, i32 0.520818" [../src/matmul.cpp:83]   --->   Operation 8566 'fadd' 'add_i36_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8567 [5/5] (6.01ns)   --->   "%add_i36_9 = fadd i32 %out_pool_load_451, i32 0.350891" [../src/matmul.cpp:83]   --->   Operation 8567 'fadd' 'add_i36_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8568 [1/5] (6.01ns)   --->   "%add_i36_18 = fadd i32 %out_pool_load_461, i32 -0.0538387" [../src/matmul.cpp:83]   --->   Operation 8568 'fadd' 'add_i36_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8569 [1/5] (6.01ns)   --->   "%add_i36_19 = fadd i32 %out_pool_load_462, i32 -0.0770382" [../src/matmul.cpp:83]   --->   Operation 8569 'fadd' 'add_i36_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8570 [2/5] (6.01ns)   --->   "%add_i36_20 = fadd i32 %out_pool_load_463, i32 -0.0729691" [../src/matmul.cpp:83]   --->   Operation 8570 'fadd' 'add_i36_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8571 [3/5] (6.01ns)   --->   "%add_i36_22 = fadd i32 %out_pool_load_465, i32 0.565518" [../src/matmul.cpp:83]   --->   Operation 8571 'fadd' 'add_i36_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8572 [4/5] (6.01ns)   --->   "%add_i36_24 = fadd i32 %out_pool_load_467, i32 0.00465132" [../src/matmul.cpp:83]   --->   Operation 8572 'fadd' 'add_i36_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8573 [5/5] (6.01ns)   --->   "%add_i36_26 = fadd i32 %out_pool_load_469, i32 0.385574" [../src/matmul.cpp:83]   --->   Operation 8573 'fadd' 'add_i36_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8574 [1/2] (1.35ns)   --->   "%out_pool_load_471 = load i11 %out_pool_addr_28" [../src/matmul.cpp:83]   --->   Operation 8574 'load' 'out_pool_load_471' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_999 : Operation 8575 [1/2] (1.35ns)   --->   "%out_pool_load_472 = load i11 %out_pool_addr_29" [../src/matmul.cpp:83]   --->   Operation 8575 'load' 'out_pool_load_472' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_999 : Operation 8576 [2/2] (1.35ns)   --->   "%out_pool_load_473 = load i11 %out_pool_addr_30" [../src/matmul.cpp:83]   --->   Operation 8576 'load' 'out_pool_load_473' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_999 : Operation 8577 [1/1] (0.00ns)   --->   "%bitcast_ln94_478 = bitcast i32 %add_i1" [../src/matmul.cpp:94]   --->   Operation 8577 'bitcast' 'bitcast_ln94_478' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 8578 [1/1] (0.00ns)   --->   "%tmp_955 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_478, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8578 'partselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 8579 [1/1] (0.00ns)   --->   "%trunc_ln94_478 = trunc i32 %bitcast_ln94_478" [../src/matmul.cpp:94]   --->   Operation 8579 'trunc' 'trunc_ln94_478' <Predicate = true> <Delay = 0.00>
ST_999 : Operation 8580 [1/1] (0.85ns)   --->   "%icmp_ln94_956 = icmp_ne  i8 %tmp_955, i8 255" [../src/matmul.cpp:94]   --->   Operation 8580 'icmp' 'icmp_ln94_956' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8581 [1/1] (0.97ns)   --->   "%icmp_ln94_957 = icmp_eq  i23 %trunc_ln94_478, i23 0" [../src/matmul.cpp:94]   --->   Operation 8581 'icmp' 'icmp_ln94_957' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8582 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_478)   --->   "%or_ln94_478 = or i1 %icmp_ln94_957, i1 %icmp_ln94_956" [../src/matmul.cpp:94]   --->   Operation 8582 'or' 'or_ln94_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8583 [1/2] (3.34ns)   --->   "%tmp_956 = fcmp_olt  i32 %add_i1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8583 'fcmp' 'tmp_956' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 8584 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_478 = and i1 %or_ln94_478, i1 %tmp_956" [../src/matmul.cpp:94]   --->   Operation 8584 'and' 'and_ln94_478' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 998> <Delay = 6.01>
ST_1000 : Operation 8585 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_1, i11 %out_pool_addr" [../src/matmul.cpp:83]   --->   Operation 8585 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1000 : Operation 8586 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_2, i11 %out_pool_addr_1" [../src/matmul.cpp:83]   --->   Operation 8586 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1000 : Operation 8587 [1/5] (6.01ns)   --->   "%add_i36_3 = fadd i32 %out_pool_load_445, i32 -0.222528" [../src/matmul.cpp:83]   --->   Operation 8587 'fadd' 'add_i36_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8588 [2/5] (6.01ns)   --->   "%add_i36_5 = fadd i32 %out_pool_load_447, i32 0.305761" [../src/matmul.cpp:83]   --->   Operation 8588 'fadd' 'add_i36_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8589 [2/5] (6.01ns)   --->   "%add_i36_6 = fadd i32 %out_pool_load_448, i32 0.680185" [../src/matmul.cpp:83]   --->   Operation 8589 'fadd' 'add_i36_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8590 [3/5] (6.01ns)   --->   "%add_i36_7 = fadd i32 %out_pool_load_449, i32 0.428039" [../src/matmul.cpp:83]   --->   Operation 8590 'fadd' 'add_i36_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8591 [3/5] (6.01ns)   --->   "%add_i36_8 = fadd i32 %out_pool_load_450, i32 0.520818" [../src/matmul.cpp:83]   --->   Operation 8591 'fadd' 'add_i36_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8592 [4/5] (6.01ns)   --->   "%add_i36_9 = fadd i32 %out_pool_load_451, i32 0.350891" [../src/matmul.cpp:83]   --->   Operation 8592 'fadd' 'add_i36_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8593 [5/5] (6.01ns)   --->   "%add_i36_11 = fadd i32 %out_pool_load_454, i32 0.412221" [../src/matmul.cpp:83]   --->   Operation 8593 'fadd' 'add_i36_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8594 [1/5] (6.01ns)   --->   "%add_i36_20 = fadd i32 %out_pool_load_463, i32 -0.0729691" [../src/matmul.cpp:83]   --->   Operation 8594 'fadd' 'add_i36_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8595 [2/5] (6.01ns)   --->   "%add_i36_22 = fadd i32 %out_pool_load_465, i32 0.565518" [../src/matmul.cpp:83]   --->   Operation 8595 'fadd' 'add_i36_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8596 [3/5] (6.01ns)   --->   "%add_i36_24 = fadd i32 %out_pool_load_467, i32 0.00465132" [../src/matmul.cpp:83]   --->   Operation 8596 'fadd' 'add_i36_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8597 [4/5] (6.01ns)   --->   "%add_i36_26 = fadd i32 %out_pool_load_469, i32 0.385574" [../src/matmul.cpp:83]   --->   Operation 8597 'fadd' 'add_i36_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 8598 [1/2] (1.35ns)   --->   "%out_pool_load_473 = load i11 %out_pool_addr_30" [../src/matmul.cpp:83]   --->   Operation 8598 'load' 'out_pool_load_473' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1001 <SV = 999> <Delay = 6.01>
ST_1001 : Operation 8599 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_3, i11 %out_pool_addr_2" [../src/matmul.cpp:83]   --->   Operation 8599 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1001 : Operation 8600 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_4, i11 %out_pool_addr_3" [../src/matmul.cpp:83]   --->   Operation 8600 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1001 : Operation 8601 [1/5] (6.01ns)   --->   "%add_i36_5 = fadd i32 %out_pool_load_447, i32 0.305761" [../src/matmul.cpp:83]   --->   Operation 8601 'fadd' 'add_i36_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8602 [1/5] (6.01ns)   --->   "%add_i36_6 = fadd i32 %out_pool_load_448, i32 0.680185" [../src/matmul.cpp:83]   --->   Operation 8602 'fadd' 'add_i36_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8603 [2/5] (6.01ns)   --->   "%add_i36_7 = fadd i32 %out_pool_load_449, i32 0.428039" [../src/matmul.cpp:83]   --->   Operation 8603 'fadd' 'add_i36_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8604 [2/5] (6.01ns)   --->   "%add_i36_8 = fadd i32 %out_pool_load_450, i32 0.520818" [../src/matmul.cpp:83]   --->   Operation 8604 'fadd' 'add_i36_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8605 [3/5] (6.01ns)   --->   "%add_i36_9 = fadd i32 %out_pool_load_451, i32 0.350891" [../src/matmul.cpp:83]   --->   Operation 8605 'fadd' 'add_i36_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8606 [4/5] (6.01ns)   --->   "%add_i36_11 = fadd i32 %out_pool_load_454, i32 0.412221" [../src/matmul.cpp:83]   --->   Operation 8606 'fadd' 'add_i36_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8607 [5/5] (6.01ns)   --->   "%add_i36_12 = fadd i32 %out_pool_load_455, i32 0.387276" [../src/matmul.cpp:83]   --->   Operation 8607 'fadd' 'add_i36_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8608 [1/5] (6.01ns)   --->   "%add_i36_22 = fadd i32 %out_pool_load_465, i32 0.565518" [../src/matmul.cpp:83]   --->   Operation 8608 'fadd' 'add_i36_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8609 [2/5] (6.01ns)   --->   "%add_i36_24 = fadd i32 %out_pool_load_467, i32 0.00465132" [../src/matmul.cpp:83]   --->   Operation 8609 'fadd' 'add_i36_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8610 [3/5] (6.01ns)   --->   "%add_i36_26 = fadd i32 %out_pool_load_469, i32 0.385574" [../src/matmul.cpp:83]   --->   Operation 8610 'fadd' 'add_i36_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 8611 [5/5] (6.01ns)   --->   "%add_i36_30 = fadd i32 %out_pool_load_473, i32 0.431128" [../src/matmul.cpp:83]   --->   Operation 8611 'fadd' 'add_i36_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 1000> <Delay = 6.01>
ST_1002 : Operation 8612 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_5, i11 %out_pool_addr_4" [../src/matmul.cpp:83]   --->   Operation 8612 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1002 : Operation 8613 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_6, i11 %out_pool_addr_5" [../src/matmul.cpp:83]   --->   Operation 8613 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1002 : Operation 8614 [1/5] (6.01ns)   --->   "%add_i36_7 = fadd i32 %out_pool_load_449, i32 0.428039" [../src/matmul.cpp:83]   --->   Operation 8614 'fadd' 'add_i36_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8615 [1/5] (6.01ns)   --->   "%add_i36_8 = fadd i32 %out_pool_load_450, i32 0.520818" [../src/matmul.cpp:83]   --->   Operation 8615 'fadd' 'add_i36_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8616 [2/5] (6.01ns)   --->   "%add_i36_9 = fadd i32 %out_pool_load_451, i32 0.350891" [../src/matmul.cpp:83]   --->   Operation 8616 'fadd' 'add_i36_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8617 [3/5] (6.01ns)   --->   "%add_i36_11 = fadd i32 %out_pool_load_454, i32 0.412221" [../src/matmul.cpp:83]   --->   Operation 8617 'fadd' 'add_i36_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8618 [4/5] (6.01ns)   --->   "%add_i36_12 = fadd i32 %out_pool_load_455, i32 0.387276" [../src/matmul.cpp:83]   --->   Operation 8618 'fadd' 'add_i36_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8619 [5/5] (6.01ns)   --->   "%add_i36_14 = fadd i32 %out_pool_load_457, i32 0.0552378" [../src/matmul.cpp:83]   --->   Operation 8619 'fadd' 'add_i36_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8620 [1/5] (6.01ns)   --->   "%add_i36_24 = fadd i32 %out_pool_load_467, i32 0.00465132" [../src/matmul.cpp:83]   --->   Operation 8620 'fadd' 'add_i36_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8621 [2/5] (6.01ns)   --->   "%add_i36_26 = fadd i32 %out_pool_load_469, i32 0.385574" [../src/matmul.cpp:83]   --->   Operation 8621 'fadd' 'add_i36_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 8622 [4/5] (6.01ns)   --->   "%add_i36_30 = fadd i32 %out_pool_load_473, i32 0.431128" [../src/matmul.cpp:83]   --->   Operation 8622 'fadd' 'add_i36_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1003 <SV = 1001> <Delay = 6.01>
ST_1003 : Operation 8623 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_7, i11 %out_pool_addr_6" [../src/matmul.cpp:83]   --->   Operation 8623 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1003 : Operation 8624 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_8, i11 %out_pool_addr_7" [../src/matmul.cpp:83]   --->   Operation 8624 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1003 : Operation 8625 [1/5] (6.01ns)   --->   "%add_i36_9 = fadd i32 %out_pool_load_451, i32 0.350891" [../src/matmul.cpp:83]   --->   Operation 8625 'fadd' 'add_i36_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8626 [2/5] (6.01ns)   --->   "%add_i36_11 = fadd i32 %out_pool_load_454, i32 0.412221" [../src/matmul.cpp:83]   --->   Operation 8626 'fadd' 'add_i36_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8627 [3/5] (6.01ns)   --->   "%add_i36_12 = fadd i32 %out_pool_load_455, i32 0.387276" [../src/matmul.cpp:83]   --->   Operation 8627 'fadd' 'add_i36_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8628 [4/5] (6.01ns)   --->   "%add_i36_14 = fadd i32 %out_pool_load_457, i32 0.0552378" [../src/matmul.cpp:83]   --->   Operation 8628 'fadd' 'add_i36_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8629 [5/5] (6.01ns)   --->   "%add_i36_17 = fadd i32 %out_pool_load_460, i32 0.198415" [../src/matmul.cpp:83]   --->   Operation 8629 'fadd' 'add_i36_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8630 [1/5] (6.01ns)   --->   "%add_i36_26 = fadd i32 %out_pool_load_469, i32 0.385574" [../src/matmul.cpp:83]   --->   Operation 8630 'fadd' 'add_i36_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 8631 [3/5] (6.01ns)   --->   "%add_i36_30 = fadd i32 %out_pool_load_473, i32 0.431128" [../src/matmul.cpp:83]   --->   Operation 8631 'fadd' 'add_i36_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 1002> <Delay = 6.01>
ST_1004 : Operation 8632 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_9, i11 %out_pool_addr_8" [../src/matmul.cpp:83]   --->   Operation 8632 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1004 : Operation 8633 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_s, i11 %out_pool_addr_9" [../src/matmul.cpp:83]   --->   Operation 8633 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1004 : Operation 8634 [1/5] (6.01ns)   --->   "%add_i36_11 = fadd i32 %out_pool_load_454, i32 0.412221" [../src/matmul.cpp:83]   --->   Operation 8634 'fadd' 'add_i36_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 8635 [2/5] (6.01ns)   --->   "%add_i36_12 = fadd i32 %out_pool_load_455, i32 0.387276" [../src/matmul.cpp:83]   --->   Operation 8635 'fadd' 'add_i36_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 8636 [3/5] (6.01ns)   --->   "%add_i36_14 = fadd i32 %out_pool_load_457, i32 0.0552378" [../src/matmul.cpp:83]   --->   Operation 8636 'fadd' 'add_i36_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 8637 [4/5] (6.01ns)   --->   "%add_i36_17 = fadd i32 %out_pool_load_460, i32 0.198415" [../src/matmul.cpp:83]   --->   Operation 8637 'fadd' 'add_i36_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 8638 [2/5] (6.01ns)   --->   "%add_i36_30 = fadd i32 %out_pool_load_473, i32 0.431128" [../src/matmul.cpp:83]   --->   Operation 8638 'fadd' 'add_i36_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 1003> <Delay = 6.01>
ST_1005 : Operation 8639 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_10, i11 %out_pool_addr_10" [../src/matmul.cpp:83]   --->   Operation 8639 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1005 : Operation 8640 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_11, i11 %out_pool_addr_11" [../src/matmul.cpp:83]   --->   Operation 8640 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1005 : Operation 8641 [1/5] (6.01ns)   --->   "%add_i36_12 = fadd i32 %out_pool_load_455, i32 0.387276" [../src/matmul.cpp:83]   --->   Operation 8641 'fadd' 'add_i36_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 8642 [2/5] (6.01ns)   --->   "%add_i36_14 = fadd i32 %out_pool_load_457, i32 0.0552378" [../src/matmul.cpp:83]   --->   Operation 8642 'fadd' 'add_i36_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 8643 [3/5] (6.01ns)   --->   "%add_i36_17 = fadd i32 %out_pool_load_460, i32 0.198415" [../src/matmul.cpp:83]   --->   Operation 8643 'fadd' 'add_i36_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 8644 [5/5] (6.01ns)   --->   "%add_i36_21 = fadd i32 %out_pool_load_464, i32 0.459423" [../src/matmul.cpp:83]   --->   Operation 8644 'fadd' 'add_i36_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 8645 [1/5] (6.01ns)   --->   "%add_i36_30 = fadd i32 %out_pool_load_473, i32 0.431128" [../src/matmul.cpp:83]   --->   Operation 8645 'fadd' 'add_i36_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1006 <SV = 1004> <Delay = 6.01>
ST_1006 : Operation 8646 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_12, i11 %out_pool_addr_12" [../src/matmul.cpp:83]   --->   Operation 8646 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1006 : Operation 8647 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_13, i11 %out_pool_addr_13" [../src/matmul.cpp:83]   --->   Operation 8647 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1006 : Operation 8648 [1/5] (6.01ns)   --->   "%add_i36_14 = fadd i32 %out_pool_load_457, i32 0.0552378" [../src/matmul.cpp:83]   --->   Operation 8648 'fadd' 'add_i36_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 8649 [2/5] (6.01ns)   --->   "%add_i36_17 = fadd i32 %out_pool_load_460, i32 0.198415" [../src/matmul.cpp:83]   --->   Operation 8649 'fadd' 'add_i36_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 8650 [4/5] (6.01ns)   --->   "%add_i36_21 = fadd i32 %out_pool_load_464, i32 0.459423" [../src/matmul.cpp:83]   --->   Operation 8650 'fadd' 'add_i36_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 8651 [5/5] (6.01ns)   --->   "%add_i36_23 = fadd i32 %out_pool_load_466, i32 0.434395" [../src/matmul.cpp:83]   --->   Operation 8651 'fadd' 'add_i36_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1007 <SV = 1005> <Delay = 6.01>
ST_1007 : Operation 8652 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_14, i11 %out_pool_addr_14" [../src/matmul.cpp:83]   --->   Operation 8652 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1007 : Operation 8653 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_15, i11 %out_pool_addr_15" [../src/matmul.cpp:83]   --->   Operation 8653 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1007 : Operation 8654 [1/5] (6.01ns)   --->   "%add_i36_17 = fadd i32 %out_pool_load_460, i32 0.198415" [../src/matmul.cpp:83]   --->   Operation 8654 'fadd' 'add_i36_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1007 : Operation 8655 [3/5] (6.01ns)   --->   "%add_i36_21 = fadd i32 %out_pool_load_464, i32 0.459423" [../src/matmul.cpp:83]   --->   Operation 8655 'fadd' 'add_i36_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1007 : Operation 8656 [4/5] (6.01ns)   --->   "%add_i36_23 = fadd i32 %out_pool_load_466, i32 0.434395" [../src/matmul.cpp:83]   --->   Operation 8656 'fadd' 'add_i36_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1007 : Operation 8657 [5/5] (6.01ns)   --->   "%add_i36_25 = fadd i32 %out_pool_load_468, i32 -0.0548996" [../src/matmul.cpp:83]   --->   Operation 8657 'fadd' 'add_i36_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1008 <SV = 1006> <Delay = 6.01>
ST_1008 : Operation 8658 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_16, i11 %out_pool_addr_16" [../src/matmul.cpp:83]   --->   Operation 8658 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1008 : Operation 8659 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_17, i11 %out_pool_addr_17" [../src/matmul.cpp:83]   --->   Operation 8659 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1008 : Operation 8660 [2/5] (6.01ns)   --->   "%add_i36_21 = fadd i32 %out_pool_load_464, i32 0.459423" [../src/matmul.cpp:83]   --->   Operation 8660 'fadd' 'add_i36_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1008 : Operation 8661 [3/5] (6.01ns)   --->   "%add_i36_23 = fadd i32 %out_pool_load_466, i32 0.434395" [../src/matmul.cpp:83]   --->   Operation 8661 'fadd' 'add_i36_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1008 : Operation 8662 [4/5] (6.01ns)   --->   "%add_i36_25 = fadd i32 %out_pool_load_468, i32 -0.0548996" [../src/matmul.cpp:83]   --->   Operation 8662 'fadd' 'add_i36_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1008 : Operation 8663 [5/5] (6.01ns)   --->   "%add_i36_27 = fadd i32 %out_pool_load_470, i32 0.610118" [../src/matmul.cpp:83]   --->   Operation 8663 'fadd' 'add_i36_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 1007> <Delay = 6.01>
ST_1009 : Operation 8664 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_18, i11 %out_pool_addr_18" [../src/matmul.cpp:83]   --->   Operation 8664 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1009 : Operation 8665 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_19, i11 %out_pool_addr_19" [../src/matmul.cpp:83]   --->   Operation 8665 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1009 : Operation 8666 [1/5] (6.01ns)   --->   "%add_i36_21 = fadd i32 %out_pool_load_464, i32 0.459423" [../src/matmul.cpp:83]   --->   Operation 8666 'fadd' 'add_i36_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 8667 [2/5] (6.01ns)   --->   "%add_i36_23 = fadd i32 %out_pool_load_466, i32 0.434395" [../src/matmul.cpp:83]   --->   Operation 8667 'fadd' 'add_i36_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 8668 [3/5] (6.01ns)   --->   "%add_i36_25 = fadd i32 %out_pool_load_468, i32 -0.0548996" [../src/matmul.cpp:83]   --->   Operation 8668 'fadd' 'add_i36_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 8669 [4/5] (6.01ns)   --->   "%add_i36_27 = fadd i32 %out_pool_load_470, i32 0.610118" [../src/matmul.cpp:83]   --->   Operation 8669 'fadd' 'add_i36_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 8670 [5/5] (6.01ns)   --->   "%add_i36_28 = fadd i32 %out_pool_load_471, i32 0.499289" [../src/matmul.cpp:83]   --->   Operation 8670 'fadd' 'add_i36_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 8671 [5/5] (6.01ns)   --->   "%add_i36_29 = fadd i32 %out_pool_load_472, i32 0.333523" [../src/matmul.cpp:83]   --->   Operation 8671 'fadd' 'add_i36_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1010 <SV = 1008> <Delay = 6.01>
ST_1010 : Operation 8672 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_20, i11 %out_pool_addr_20" [../src/matmul.cpp:83]   --->   Operation 8672 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1010 : Operation 8673 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_21, i11 %out_pool_addr_21" [../src/matmul.cpp:83]   --->   Operation 8673 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1010 : Operation 8674 [1/5] (6.01ns)   --->   "%add_i36_23 = fadd i32 %out_pool_load_466, i32 0.434395" [../src/matmul.cpp:83]   --->   Operation 8674 'fadd' 'add_i36_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 8675 [2/5] (6.01ns)   --->   "%add_i36_25 = fadd i32 %out_pool_load_468, i32 -0.0548996" [../src/matmul.cpp:83]   --->   Operation 8675 'fadd' 'add_i36_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 8676 [3/5] (6.01ns)   --->   "%add_i36_27 = fadd i32 %out_pool_load_470, i32 0.610118" [../src/matmul.cpp:83]   --->   Operation 8676 'fadd' 'add_i36_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 8677 [4/5] (6.01ns)   --->   "%add_i36_28 = fadd i32 %out_pool_load_471, i32 0.499289" [../src/matmul.cpp:83]   --->   Operation 8677 'fadd' 'add_i36_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 8678 [4/5] (6.01ns)   --->   "%add_i36_29 = fadd i32 %out_pool_load_472, i32 0.333523" [../src/matmul.cpp:83]   --->   Operation 8678 'fadd' 'add_i36_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1011 <SV = 1009> <Delay = 6.01>
ST_1011 : Operation 8679 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_22, i11 %out_pool_addr_22" [../src/matmul.cpp:83]   --->   Operation 8679 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1011 : Operation 8680 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_23, i11 %out_pool_addr_23" [../src/matmul.cpp:83]   --->   Operation 8680 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1011 : Operation 8681 [1/5] (6.01ns)   --->   "%add_i36_25 = fadd i32 %out_pool_load_468, i32 -0.0548996" [../src/matmul.cpp:83]   --->   Operation 8681 'fadd' 'add_i36_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 8682 [2/5] (6.01ns)   --->   "%add_i36_27 = fadd i32 %out_pool_load_470, i32 0.610118" [../src/matmul.cpp:83]   --->   Operation 8682 'fadd' 'add_i36_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 8683 [3/5] (6.01ns)   --->   "%add_i36_28 = fadd i32 %out_pool_load_471, i32 0.499289" [../src/matmul.cpp:83]   --->   Operation 8683 'fadd' 'add_i36_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 8684 [3/5] (6.01ns)   --->   "%add_i36_29 = fadd i32 %out_pool_load_472, i32 0.333523" [../src/matmul.cpp:83]   --->   Operation 8684 'fadd' 'add_i36_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 1010> <Delay = 6.01>
ST_1012 : Operation 8685 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_24, i11 %out_pool_addr_24" [../src/matmul.cpp:83]   --->   Operation 8685 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1012 : Operation 8686 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_25, i11 %out_pool_addr_25" [../src/matmul.cpp:83]   --->   Operation 8686 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1012 : Operation 8687 [1/5] (6.01ns)   --->   "%add_i36_27 = fadd i32 %out_pool_load_470, i32 0.610118" [../src/matmul.cpp:83]   --->   Operation 8687 'fadd' 'add_i36_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1012 : Operation 8688 [2/5] (6.01ns)   --->   "%add_i36_28 = fadd i32 %out_pool_load_471, i32 0.499289" [../src/matmul.cpp:83]   --->   Operation 8688 'fadd' 'add_i36_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1012 : Operation 8689 [2/5] (6.01ns)   --->   "%add_i36_29 = fadd i32 %out_pool_load_472, i32 0.333523" [../src/matmul.cpp:83]   --->   Operation 8689 'fadd' 'add_i36_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 1011> <Delay = 6.01>
ST_1013 : Operation 8690 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_26, i11 %out_pool_addr_26" [../src/matmul.cpp:83]   --->   Operation 8690 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1013 : Operation 8691 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_27, i11 %out_pool_addr_27" [../src/matmul.cpp:83]   --->   Operation 8691 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1013 : Operation 8692 [1/5] (6.01ns)   --->   "%add_i36_28 = fadd i32 %out_pool_load_471, i32 0.499289" [../src/matmul.cpp:83]   --->   Operation 8692 'fadd' 'add_i36_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1013 : Operation 8693 [1/5] (6.01ns)   --->   "%add_i36_29 = fadd i32 %out_pool_load_472, i32 0.333523" [../src/matmul.cpp:83]   --->   Operation 8693 'fadd' 'add_i36_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1014 <SV = 1012> <Delay = 1.35>
ST_1014 : Operation 8694 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_28, i11 %out_pool_addr_28" [../src/matmul.cpp:83]   --->   Operation 8694 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1014 : Operation 8695 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_29, i11 %out_pool_addr_29" [../src/matmul.cpp:83]   --->   Operation 8695 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1015 <SV = 1013> <Delay = 3.34>
ST_1015 : Operation 8696 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i36_30, i11 %out_pool_addr_30" [../src/matmul.cpp:83]   --->   Operation 8696 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1015 : Operation 8697 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_478, void %_Z4reluPfS_i.exit31127._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 8697 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1015 : Operation 8698 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_363" [../src/matmul.cpp:95]   --->   Operation 8698 'store' 'store_ln95' <Predicate = (and_ln94_478)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1015 : Operation 8699 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit31127._crit_edge" [../src/matmul.cpp:95]   --->   Operation 8699 'br' 'br_ln95' <Predicate = (and_ln94_478)> <Delay = 0.00>
ST_1015 : Operation 8700 [1/1] (0.00ns)   --->   "%bitcast_ln94_479 = bitcast i32 %add_i36_1" [../src/matmul.cpp:94]   --->   Operation 8700 'bitcast' 'bitcast_ln94_479' <Predicate = true> <Delay = 0.00>
ST_1015 : Operation 8701 [1/1] (0.00ns)   --->   "%tmp_957 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_479, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8701 'partselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_1015 : Operation 8702 [1/1] (0.00ns)   --->   "%trunc_ln94_479 = trunc i32 %bitcast_ln94_479" [../src/matmul.cpp:94]   --->   Operation 8702 'trunc' 'trunc_ln94_479' <Predicate = true> <Delay = 0.00>
ST_1015 : Operation 8703 [1/1] (0.85ns)   --->   "%icmp_ln94_958 = icmp_ne  i8 %tmp_957, i8 255" [../src/matmul.cpp:94]   --->   Operation 8703 'icmp' 'icmp_ln94_958' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1015 : Operation 8704 [1/1] (0.97ns)   --->   "%icmp_ln94_959 = icmp_eq  i23 %trunc_ln94_479, i23 0" [../src/matmul.cpp:94]   --->   Operation 8704 'icmp' 'icmp_ln94_959' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1015 : Operation 8705 [2/2] (3.34ns)   --->   "%tmp_958 = fcmp_olt  i32 %add_i36_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8705 'fcmp' 'tmp_958' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1016 <SV = 1014> <Delay = 5.03>
ST_1016 : Operation 8706 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_479)   --->   "%or_ln94_479 = or i1 %icmp_ln94_959, i1 %icmp_ln94_958" [../src/matmul.cpp:94]   --->   Operation 8706 'or' 'or_ln94_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 8707 [1/2] (3.34ns)   --->   "%tmp_958 = fcmp_olt  i32 %add_i36_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 8707 'fcmp' 'tmp_958' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 8708 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_479 = and i1 %or_ln94_479, i1 %tmp_958" [../src/matmul.cpp:94]   --->   Operation 8708 'and' 'and_ln94_479' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 8709 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_479, void %._crit_edge5, void" [../src/matmul.cpp:94]   --->   Operation 8709 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1016 : Operation 8710 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr" [../src/matmul.cpp:95]   --->   Operation 8710 'store' 'store_ln95' <Predicate = (and_ln94_479)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1016 : Operation 8711 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge5" [../src/matmul.cpp:95]   --->   Operation 8711 'br' 'br_ln95' <Predicate = (and_ln94_479)> <Delay = 0.00>
ST_1016 : Operation 8712 [1/1] (0.00ns)   --->   "%bitcast_ln94_480 = bitcast i32 %add_i36_2" [../src/matmul.cpp:94]   --->   Operation 8712 'bitcast' 'bitcast_ln94_480' <Predicate = true> <Delay = 0.00>
ST_1016 : Operation 8713 [1/1] (0.00ns)   --->   "%tmp_959 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_480, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8713 'partselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_1016 : Operation 8714 [1/1] (0.00ns)   --->   "%trunc_ln94_480 = trunc i32 %bitcast_ln94_480" [../src/matmul.cpp:94]   --->   Operation 8714 'trunc' 'trunc_ln94_480' <Predicate = true> <Delay = 0.00>
ST_1016 : Operation 8715 [1/1] (0.85ns)   --->   "%icmp_ln94_960 = icmp_ne  i8 %tmp_959, i8 255" [../src/matmul.cpp:94]   --->   Operation 8715 'icmp' 'icmp_ln94_960' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 8716 [1/1] (0.97ns)   --->   "%icmp_ln94_961 = icmp_eq  i23 %trunc_ln94_480, i23 0" [../src/matmul.cpp:94]   --->   Operation 8716 'icmp' 'icmp_ln94_961' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 8717 [2/2] (3.34ns)   --->   "%tmp_960 = fcmp_olt  i32 %add_i36_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 8717 'fcmp' 'tmp_960' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1017 <SV = 1015> <Delay = 5.03>
ST_1017 : Operation 8718 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_480)   --->   "%or_ln94_480 = or i1 %icmp_ln94_961, i1 %icmp_ln94_960" [../src/matmul.cpp:94]   --->   Operation 8718 'or' 'or_ln94_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 8719 [1/2] (3.34ns)   --->   "%tmp_960 = fcmp_olt  i32 %add_i36_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 8719 'fcmp' 'tmp_960' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 8720 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_480 = and i1 %or_ln94_480, i1 %tmp_960" [../src/matmul.cpp:94]   --->   Operation 8720 'and' 'and_ln94_480' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 8721 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_480, void %._crit_edge12, void" [../src/matmul.cpp:94]   --->   Operation 8721 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 8722 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_1" [../src/matmul.cpp:95]   --->   Operation 8722 'store' 'store_ln95' <Predicate = (and_ln94_480)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1017 : Operation 8723 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge12" [../src/matmul.cpp:95]   --->   Operation 8723 'br' 'br_ln95' <Predicate = (and_ln94_480)> <Delay = 0.00>
ST_1017 : Operation 8724 [1/1] (0.00ns)   --->   "%bitcast_ln94_481 = bitcast i32 %add_i36_3" [../src/matmul.cpp:94]   --->   Operation 8724 'bitcast' 'bitcast_ln94_481' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 8725 [1/1] (0.00ns)   --->   "%tmp_961 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_481, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8725 'partselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 8726 [1/1] (0.00ns)   --->   "%trunc_ln94_481 = trunc i32 %bitcast_ln94_481" [../src/matmul.cpp:94]   --->   Operation 8726 'trunc' 'trunc_ln94_481' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 8727 [1/1] (0.85ns)   --->   "%icmp_ln94_962 = icmp_ne  i8 %tmp_961, i8 255" [../src/matmul.cpp:94]   --->   Operation 8727 'icmp' 'icmp_ln94_962' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 8728 [1/1] (0.97ns)   --->   "%icmp_ln94_963 = icmp_eq  i23 %trunc_ln94_481, i23 0" [../src/matmul.cpp:94]   --->   Operation 8728 'icmp' 'icmp_ln94_963' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 8729 [2/2] (3.34ns)   --->   "%tmp_962 = fcmp_olt  i32 %add_i36_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 8729 'fcmp' 'tmp_962' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1018 <SV = 1016> <Delay = 5.03>
ST_1018 : Operation 8730 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_481)   --->   "%or_ln94_481 = or i1 %icmp_ln94_963, i1 %icmp_ln94_962" [../src/matmul.cpp:94]   --->   Operation 8730 'or' 'or_ln94_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 8731 [1/2] (3.34ns)   --->   "%tmp_962 = fcmp_olt  i32 %add_i36_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 8731 'fcmp' 'tmp_962' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 8732 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_481 = and i1 %or_ln94_481, i1 %tmp_962" [../src/matmul.cpp:94]   --->   Operation 8732 'and' 'and_ln94_481' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 8733 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_481, void %._crit_edge13, void" [../src/matmul.cpp:94]   --->   Operation 8733 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 8734 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_2" [../src/matmul.cpp:95]   --->   Operation 8734 'store' 'store_ln95' <Predicate = (and_ln94_481)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1018 : Operation 8735 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge13" [../src/matmul.cpp:95]   --->   Operation 8735 'br' 'br_ln95' <Predicate = (and_ln94_481)> <Delay = 0.00>
ST_1018 : Operation 8736 [1/1] (0.00ns)   --->   "%bitcast_ln94_482 = bitcast i32 %add_i36_4" [../src/matmul.cpp:94]   --->   Operation 8736 'bitcast' 'bitcast_ln94_482' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 8737 [1/1] (0.00ns)   --->   "%tmp_963 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_482, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8737 'partselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 8738 [1/1] (0.00ns)   --->   "%trunc_ln94_482 = trunc i32 %bitcast_ln94_482" [../src/matmul.cpp:94]   --->   Operation 8738 'trunc' 'trunc_ln94_482' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 8739 [1/1] (0.85ns)   --->   "%icmp_ln94_964 = icmp_ne  i8 %tmp_963, i8 255" [../src/matmul.cpp:94]   --->   Operation 8739 'icmp' 'icmp_ln94_964' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 8740 [1/1] (0.97ns)   --->   "%icmp_ln94_965 = icmp_eq  i23 %trunc_ln94_482, i23 0" [../src/matmul.cpp:94]   --->   Operation 8740 'icmp' 'icmp_ln94_965' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 8741 [2/2] (3.34ns)   --->   "%tmp_964 = fcmp_olt  i32 %add_i36_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 8741 'fcmp' 'tmp_964' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1019 <SV = 1017> <Delay = 5.03>
ST_1019 : Operation 8742 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_482)   --->   "%or_ln94_482 = or i1 %icmp_ln94_965, i1 %icmp_ln94_964" [../src/matmul.cpp:94]   --->   Operation 8742 'or' 'or_ln94_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 8743 [1/2] (3.34ns)   --->   "%tmp_964 = fcmp_olt  i32 %add_i36_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 8743 'fcmp' 'tmp_964' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 8744 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_482 = and i1 %or_ln94_482, i1 %tmp_964" [../src/matmul.cpp:94]   --->   Operation 8744 'and' 'and_ln94_482' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 8745 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_482, void %._crit_edge14, void" [../src/matmul.cpp:94]   --->   Operation 8745 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1019 : Operation 8746 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_3" [../src/matmul.cpp:95]   --->   Operation 8746 'store' 'store_ln95' <Predicate = (and_ln94_482)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1019 : Operation 8747 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge14" [../src/matmul.cpp:95]   --->   Operation 8747 'br' 'br_ln95' <Predicate = (and_ln94_482)> <Delay = 0.00>
ST_1019 : Operation 8748 [1/1] (0.00ns)   --->   "%bitcast_ln94_483 = bitcast i32 %add_i36_5" [../src/matmul.cpp:94]   --->   Operation 8748 'bitcast' 'bitcast_ln94_483' <Predicate = true> <Delay = 0.00>
ST_1019 : Operation 8749 [1/1] (0.00ns)   --->   "%tmp_965 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_483, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8749 'partselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_1019 : Operation 8750 [1/1] (0.00ns)   --->   "%trunc_ln94_483 = trunc i32 %bitcast_ln94_483" [../src/matmul.cpp:94]   --->   Operation 8750 'trunc' 'trunc_ln94_483' <Predicate = true> <Delay = 0.00>
ST_1019 : Operation 8751 [1/1] (0.85ns)   --->   "%icmp_ln94_966 = icmp_ne  i8 %tmp_965, i8 255" [../src/matmul.cpp:94]   --->   Operation 8751 'icmp' 'icmp_ln94_966' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 8752 [1/1] (0.97ns)   --->   "%icmp_ln94_967 = icmp_eq  i23 %trunc_ln94_483, i23 0" [../src/matmul.cpp:94]   --->   Operation 8752 'icmp' 'icmp_ln94_967' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 8753 [2/2] (3.34ns)   --->   "%tmp_966 = fcmp_olt  i32 %add_i36_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 8753 'fcmp' 'tmp_966' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1020 <SV = 1018> <Delay = 5.03>
ST_1020 : Operation 8754 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_483)   --->   "%or_ln94_483 = or i1 %icmp_ln94_967, i1 %icmp_ln94_966" [../src/matmul.cpp:94]   --->   Operation 8754 'or' 'or_ln94_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 8755 [1/2] (3.34ns)   --->   "%tmp_966 = fcmp_olt  i32 %add_i36_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 8755 'fcmp' 'tmp_966' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 8756 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_483 = and i1 %or_ln94_483, i1 %tmp_966" [../src/matmul.cpp:94]   --->   Operation 8756 'and' 'and_ln94_483' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 8757 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_483, void %._crit_edge15, void" [../src/matmul.cpp:94]   --->   Operation 8757 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1020 : Operation 8758 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_4" [../src/matmul.cpp:95]   --->   Operation 8758 'store' 'store_ln95' <Predicate = (and_ln94_483)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1020 : Operation 8759 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge15" [../src/matmul.cpp:95]   --->   Operation 8759 'br' 'br_ln95' <Predicate = (and_ln94_483)> <Delay = 0.00>
ST_1020 : Operation 8760 [1/1] (0.00ns)   --->   "%bitcast_ln94_484 = bitcast i32 %add_i36_6" [../src/matmul.cpp:94]   --->   Operation 8760 'bitcast' 'bitcast_ln94_484' <Predicate = true> <Delay = 0.00>
ST_1020 : Operation 8761 [1/1] (0.00ns)   --->   "%tmp_967 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_484, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8761 'partselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_1020 : Operation 8762 [1/1] (0.00ns)   --->   "%trunc_ln94_484 = trunc i32 %bitcast_ln94_484" [../src/matmul.cpp:94]   --->   Operation 8762 'trunc' 'trunc_ln94_484' <Predicate = true> <Delay = 0.00>
ST_1020 : Operation 8763 [1/1] (0.85ns)   --->   "%icmp_ln94_968 = icmp_ne  i8 %tmp_967, i8 255" [../src/matmul.cpp:94]   --->   Operation 8763 'icmp' 'icmp_ln94_968' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 8764 [1/1] (0.97ns)   --->   "%icmp_ln94_969 = icmp_eq  i23 %trunc_ln94_484, i23 0" [../src/matmul.cpp:94]   --->   Operation 8764 'icmp' 'icmp_ln94_969' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 8765 [2/2] (3.34ns)   --->   "%tmp_968 = fcmp_olt  i32 %add_i36_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 8765 'fcmp' 'tmp_968' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1021 <SV = 1019> <Delay = 5.03>
ST_1021 : Operation 8766 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_484)   --->   "%or_ln94_484 = or i1 %icmp_ln94_969, i1 %icmp_ln94_968" [../src/matmul.cpp:94]   --->   Operation 8766 'or' 'or_ln94_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 8767 [1/2] (3.34ns)   --->   "%tmp_968 = fcmp_olt  i32 %add_i36_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 8767 'fcmp' 'tmp_968' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 8768 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_484 = and i1 %or_ln94_484, i1 %tmp_968" [../src/matmul.cpp:94]   --->   Operation 8768 'and' 'and_ln94_484' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 8769 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_484, void %._crit_edge16, void" [../src/matmul.cpp:94]   --->   Operation 8769 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 8770 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_5" [../src/matmul.cpp:95]   --->   Operation 8770 'store' 'store_ln95' <Predicate = (and_ln94_484)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1021 : Operation 8771 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge16" [../src/matmul.cpp:95]   --->   Operation 8771 'br' 'br_ln95' <Predicate = (and_ln94_484)> <Delay = 0.00>
ST_1021 : Operation 8772 [1/1] (0.00ns)   --->   "%bitcast_ln94_485 = bitcast i32 %add_i36_7" [../src/matmul.cpp:94]   --->   Operation 8772 'bitcast' 'bitcast_ln94_485' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 8773 [1/1] (0.00ns)   --->   "%tmp_969 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_485, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8773 'partselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 8774 [1/1] (0.00ns)   --->   "%trunc_ln94_485 = trunc i32 %bitcast_ln94_485" [../src/matmul.cpp:94]   --->   Operation 8774 'trunc' 'trunc_ln94_485' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 8775 [1/1] (0.85ns)   --->   "%icmp_ln94_970 = icmp_ne  i8 %tmp_969, i8 255" [../src/matmul.cpp:94]   --->   Operation 8775 'icmp' 'icmp_ln94_970' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 8776 [1/1] (0.97ns)   --->   "%icmp_ln94_971 = icmp_eq  i23 %trunc_ln94_485, i23 0" [../src/matmul.cpp:94]   --->   Operation 8776 'icmp' 'icmp_ln94_971' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 8777 [2/2] (3.34ns)   --->   "%tmp_970 = fcmp_olt  i32 %add_i36_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 8777 'fcmp' 'tmp_970' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1022 <SV = 1020> <Delay = 5.03>
ST_1022 : Operation 8778 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_485)   --->   "%or_ln94_485 = or i1 %icmp_ln94_971, i1 %icmp_ln94_970" [../src/matmul.cpp:94]   --->   Operation 8778 'or' 'or_ln94_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 8779 [1/2] (3.34ns)   --->   "%tmp_970 = fcmp_olt  i32 %add_i36_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 8779 'fcmp' 'tmp_970' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 8780 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_485 = and i1 %or_ln94_485, i1 %tmp_970" [../src/matmul.cpp:94]   --->   Operation 8780 'and' 'and_ln94_485' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 8781 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_485, void %._crit_edge17, void" [../src/matmul.cpp:94]   --->   Operation 8781 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 8782 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_6" [../src/matmul.cpp:95]   --->   Operation 8782 'store' 'store_ln95' <Predicate = (and_ln94_485)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1022 : Operation 8783 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge17" [../src/matmul.cpp:95]   --->   Operation 8783 'br' 'br_ln95' <Predicate = (and_ln94_485)> <Delay = 0.00>
ST_1022 : Operation 8784 [1/1] (0.00ns)   --->   "%bitcast_ln94_486 = bitcast i32 %add_i36_8" [../src/matmul.cpp:94]   --->   Operation 8784 'bitcast' 'bitcast_ln94_486' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 8785 [1/1] (0.00ns)   --->   "%tmp_971 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_486, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8785 'partselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 8786 [1/1] (0.00ns)   --->   "%trunc_ln94_486 = trunc i32 %bitcast_ln94_486" [../src/matmul.cpp:94]   --->   Operation 8786 'trunc' 'trunc_ln94_486' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 8787 [1/1] (0.85ns)   --->   "%icmp_ln94_972 = icmp_ne  i8 %tmp_971, i8 255" [../src/matmul.cpp:94]   --->   Operation 8787 'icmp' 'icmp_ln94_972' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 8788 [1/1] (0.97ns)   --->   "%icmp_ln94_973 = icmp_eq  i23 %trunc_ln94_486, i23 0" [../src/matmul.cpp:94]   --->   Operation 8788 'icmp' 'icmp_ln94_973' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 8789 [2/2] (3.34ns)   --->   "%tmp_972 = fcmp_olt  i32 %add_i36_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 8789 'fcmp' 'tmp_972' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1023 <SV = 1021> <Delay = 5.03>
ST_1023 : Operation 8790 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_486)   --->   "%or_ln94_486 = or i1 %icmp_ln94_973, i1 %icmp_ln94_972" [../src/matmul.cpp:94]   --->   Operation 8790 'or' 'or_ln94_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 8791 [1/2] (3.34ns)   --->   "%tmp_972 = fcmp_olt  i32 %add_i36_8, i32 0" [../src/matmul.cpp:94]   --->   Operation 8791 'fcmp' 'tmp_972' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 8792 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_486 = and i1 %or_ln94_486, i1 %tmp_972" [../src/matmul.cpp:94]   --->   Operation 8792 'and' 'and_ln94_486' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 8793 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_486, void %._crit_edge18, void" [../src/matmul.cpp:94]   --->   Operation 8793 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1023 : Operation 8794 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_7" [../src/matmul.cpp:95]   --->   Operation 8794 'store' 'store_ln95' <Predicate = (and_ln94_486)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1023 : Operation 8795 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge18" [../src/matmul.cpp:95]   --->   Operation 8795 'br' 'br_ln95' <Predicate = (and_ln94_486)> <Delay = 0.00>
ST_1023 : Operation 8796 [1/1] (0.00ns)   --->   "%bitcast_ln94_487 = bitcast i32 %add_i36_9" [../src/matmul.cpp:94]   --->   Operation 8796 'bitcast' 'bitcast_ln94_487' <Predicate = true> <Delay = 0.00>
ST_1023 : Operation 8797 [1/1] (0.00ns)   --->   "%tmp_973 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_487, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8797 'partselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_1023 : Operation 8798 [1/1] (0.00ns)   --->   "%trunc_ln94_487 = trunc i32 %bitcast_ln94_487" [../src/matmul.cpp:94]   --->   Operation 8798 'trunc' 'trunc_ln94_487' <Predicate = true> <Delay = 0.00>
ST_1023 : Operation 8799 [1/1] (0.85ns)   --->   "%icmp_ln94_974 = icmp_ne  i8 %tmp_973, i8 255" [../src/matmul.cpp:94]   --->   Operation 8799 'icmp' 'icmp_ln94_974' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 8800 [1/1] (0.97ns)   --->   "%icmp_ln94_975 = icmp_eq  i23 %trunc_ln94_487, i23 0" [../src/matmul.cpp:94]   --->   Operation 8800 'icmp' 'icmp_ln94_975' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 8801 [2/2] (3.34ns)   --->   "%tmp_974 = fcmp_olt  i32 %add_i36_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 8801 'fcmp' 'tmp_974' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 1022> <Delay = 5.03>
ST_1024 : Operation 8802 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_487)   --->   "%or_ln94_487 = or i1 %icmp_ln94_975, i1 %icmp_ln94_974" [../src/matmul.cpp:94]   --->   Operation 8802 'or' 'or_ln94_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 8803 [1/2] (3.34ns)   --->   "%tmp_974 = fcmp_olt  i32 %add_i36_9, i32 0" [../src/matmul.cpp:94]   --->   Operation 8803 'fcmp' 'tmp_974' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 8804 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_487 = and i1 %or_ln94_487, i1 %tmp_974" [../src/matmul.cpp:94]   --->   Operation 8804 'and' 'and_ln94_487' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 8805 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_487, void %._crit_edge19, void" [../src/matmul.cpp:94]   --->   Operation 8805 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 8806 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_8" [../src/matmul.cpp:95]   --->   Operation 8806 'store' 'store_ln95' <Predicate = (and_ln94_487)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1024 : Operation 8807 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge19" [../src/matmul.cpp:95]   --->   Operation 8807 'br' 'br_ln95' <Predicate = (and_ln94_487)> <Delay = 0.00>
ST_1024 : Operation 8808 [1/1] (0.00ns)   --->   "%bitcast_ln94_488 = bitcast i32 %add_i36_s" [../src/matmul.cpp:94]   --->   Operation 8808 'bitcast' 'bitcast_ln94_488' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 8809 [1/1] (0.00ns)   --->   "%tmp_975 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_488, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8809 'partselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 8810 [1/1] (0.00ns)   --->   "%trunc_ln94_488 = trunc i32 %bitcast_ln94_488" [../src/matmul.cpp:94]   --->   Operation 8810 'trunc' 'trunc_ln94_488' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 8811 [1/1] (0.85ns)   --->   "%icmp_ln94_976 = icmp_ne  i8 %tmp_975, i8 255" [../src/matmul.cpp:94]   --->   Operation 8811 'icmp' 'icmp_ln94_976' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 8812 [1/1] (0.97ns)   --->   "%icmp_ln94_977 = icmp_eq  i23 %trunc_ln94_488, i23 0" [../src/matmul.cpp:94]   --->   Operation 8812 'icmp' 'icmp_ln94_977' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 8813 [2/2] (3.34ns)   --->   "%tmp_976 = fcmp_olt  i32 %add_i36_s, i32 0" [../src/matmul.cpp:94]   --->   Operation 8813 'fcmp' 'tmp_976' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 1023> <Delay = 5.03>
ST_1025 : Operation 8814 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_488)   --->   "%or_ln94_488 = or i1 %icmp_ln94_977, i1 %icmp_ln94_976" [../src/matmul.cpp:94]   --->   Operation 8814 'or' 'or_ln94_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 8815 [1/2] (3.34ns)   --->   "%tmp_976 = fcmp_olt  i32 %add_i36_s, i32 0" [../src/matmul.cpp:94]   --->   Operation 8815 'fcmp' 'tmp_976' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 8816 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_488 = and i1 %or_ln94_488, i1 %tmp_976" [../src/matmul.cpp:94]   --->   Operation 8816 'and' 'and_ln94_488' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 8817 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_488, void %._crit_edge20, void" [../src/matmul.cpp:94]   --->   Operation 8817 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 8818 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_9" [../src/matmul.cpp:95]   --->   Operation 8818 'store' 'store_ln95' <Predicate = (and_ln94_488)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1025 : Operation 8819 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge20" [../src/matmul.cpp:95]   --->   Operation 8819 'br' 'br_ln95' <Predicate = (and_ln94_488)> <Delay = 0.00>
ST_1025 : Operation 8820 [1/1] (0.00ns)   --->   "%bitcast_ln94_489 = bitcast i32 %add_i36_10" [../src/matmul.cpp:94]   --->   Operation 8820 'bitcast' 'bitcast_ln94_489' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 8821 [1/1] (0.00ns)   --->   "%tmp_977 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_489, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8821 'partselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 8822 [1/1] (0.00ns)   --->   "%trunc_ln94_489 = trunc i32 %bitcast_ln94_489" [../src/matmul.cpp:94]   --->   Operation 8822 'trunc' 'trunc_ln94_489' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 8823 [1/1] (0.85ns)   --->   "%icmp_ln94_978 = icmp_ne  i8 %tmp_977, i8 255" [../src/matmul.cpp:94]   --->   Operation 8823 'icmp' 'icmp_ln94_978' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 8824 [1/1] (0.97ns)   --->   "%icmp_ln94_979 = icmp_eq  i23 %trunc_ln94_489, i23 0" [../src/matmul.cpp:94]   --->   Operation 8824 'icmp' 'icmp_ln94_979' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 8825 [2/2] (3.34ns)   --->   "%tmp_978 = fcmp_olt  i32 %add_i36_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 8825 'fcmp' 'tmp_978' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1026 <SV = 1024> <Delay = 5.03>
ST_1026 : Operation 8826 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_489)   --->   "%or_ln94_489 = or i1 %icmp_ln94_979, i1 %icmp_ln94_978" [../src/matmul.cpp:94]   --->   Operation 8826 'or' 'or_ln94_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 8827 [1/2] (3.34ns)   --->   "%tmp_978 = fcmp_olt  i32 %add_i36_10, i32 0" [../src/matmul.cpp:94]   --->   Operation 8827 'fcmp' 'tmp_978' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 8828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_489 = and i1 %or_ln94_489, i1 %tmp_978" [../src/matmul.cpp:94]   --->   Operation 8828 'and' 'and_ln94_489' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 8829 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_489, void %._crit_edge21, void" [../src/matmul.cpp:94]   --->   Operation 8829 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 8830 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_10" [../src/matmul.cpp:95]   --->   Operation 8830 'store' 'store_ln95' <Predicate = (and_ln94_489)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1026 : Operation 8831 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge21" [../src/matmul.cpp:95]   --->   Operation 8831 'br' 'br_ln95' <Predicate = (and_ln94_489)> <Delay = 0.00>
ST_1026 : Operation 8832 [1/1] (0.00ns)   --->   "%bitcast_ln94_490 = bitcast i32 %add_i36_11" [../src/matmul.cpp:94]   --->   Operation 8832 'bitcast' 'bitcast_ln94_490' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 8833 [1/1] (0.00ns)   --->   "%tmp_979 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_490, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8833 'partselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 8834 [1/1] (0.00ns)   --->   "%trunc_ln94_490 = trunc i32 %bitcast_ln94_490" [../src/matmul.cpp:94]   --->   Operation 8834 'trunc' 'trunc_ln94_490' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 8835 [1/1] (0.85ns)   --->   "%icmp_ln94_980 = icmp_ne  i8 %tmp_979, i8 255" [../src/matmul.cpp:94]   --->   Operation 8835 'icmp' 'icmp_ln94_980' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 8836 [1/1] (0.97ns)   --->   "%icmp_ln94_981 = icmp_eq  i23 %trunc_ln94_490, i23 0" [../src/matmul.cpp:94]   --->   Operation 8836 'icmp' 'icmp_ln94_981' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 8837 [2/2] (3.34ns)   --->   "%tmp_980 = fcmp_olt  i32 %add_i36_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 8837 'fcmp' 'tmp_980' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1027 <SV = 1025> <Delay = 5.03>
ST_1027 : Operation 8838 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_490)   --->   "%or_ln94_490 = or i1 %icmp_ln94_981, i1 %icmp_ln94_980" [../src/matmul.cpp:94]   --->   Operation 8838 'or' 'or_ln94_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 8839 [1/2] (3.34ns)   --->   "%tmp_980 = fcmp_olt  i32 %add_i36_11, i32 0" [../src/matmul.cpp:94]   --->   Operation 8839 'fcmp' 'tmp_980' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 8840 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_490 = and i1 %or_ln94_490, i1 %tmp_980" [../src/matmul.cpp:94]   --->   Operation 8840 'and' 'and_ln94_490' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 8841 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_490, void %._crit_edge22, void" [../src/matmul.cpp:94]   --->   Operation 8841 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 8842 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_11" [../src/matmul.cpp:95]   --->   Operation 8842 'store' 'store_ln95' <Predicate = (and_ln94_490)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1027 : Operation 8843 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge22" [../src/matmul.cpp:95]   --->   Operation 8843 'br' 'br_ln95' <Predicate = (and_ln94_490)> <Delay = 0.00>
ST_1027 : Operation 8844 [1/1] (0.00ns)   --->   "%bitcast_ln94_491 = bitcast i32 %add_i36_12" [../src/matmul.cpp:94]   --->   Operation 8844 'bitcast' 'bitcast_ln94_491' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 8845 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_491, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8845 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 8846 [1/1] (0.00ns)   --->   "%trunc_ln94_491 = trunc i32 %bitcast_ln94_491" [../src/matmul.cpp:94]   --->   Operation 8846 'trunc' 'trunc_ln94_491' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 8847 [1/1] (0.85ns)   --->   "%icmp_ln94_982 = icmp_ne  i8 %tmp_981, i8 255" [../src/matmul.cpp:94]   --->   Operation 8847 'icmp' 'icmp_ln94_982' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 8848 [1/1] (0.97ns)   --->   "%icmp_ln94_983 = icmp_eq  i23 %trunc_ln94_491, i23 0" [../src/matmul.cpp:94]   --->   Operation 8848 'icmp' 'icmp_ln94_983' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 8849 [2/2] (3.34ns)   --->   "%tmp_982 = fcmp_olt  i32 %add_i36_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 8849 'fcmp' 'tmp_982' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1028 <SV = 1026> <Delay = 5.03>
ST_1028 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_491)   --->   "%or_ln94_491 = or i1 %icmp_ln94_983, i1 %icmp_ln94_982" [../src/matmul.cpp:94]   --->   Operation 8850 'or' 'or_ln94_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 8851 [1/2] (3.34ns)   --->   "%tmp_982 = fcmp_olt  i32 %add_i36_12, i32 0" [../src/matmul.cpp:94]   --->   Operation 8851 'fcmp' 'tmp_982' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 8852 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_491 = and i1 %or_ln94_491, i1 %tmp_982" [../src/matmul.cpp:94]   --->   Operation 8852 'and' 'and_ln94_491' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 8853 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_491, void %._crit_edge23, void" [../src/matmul.cpp:94]   --->   Operation 8853 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 8854 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_12" [../src/matmul.cpp:95]   --->   Operation 8854 'store' 'store_ln95' <Predicate = (and_ln94_491)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1028 : Operation 8855 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge23" [../src/matmul.cpp:95]   --->   Operation 8855 'br' 'br_ln95' <Predicate = (and_ln94_491)> <Delay = 0.00>
ST_1028 : Operation 8856 [1/1] (0.00ns)   --->   "%bitcast_ln94_492 = bitcast i32 %add_i36_13" [../src/matmul.cpp:94]   --->   Operation 8856 'bitcast' 'bitcast_ln94_492' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 8857 [1/1] (0.00ns)   --->   "%tmp_983 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_492, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8857 'partselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 8858 [1/1] (0.00ns)   --->   "%trunc_ln94_492 = trunc i32 %bitcast_ln94_492" [../src/matmul.cpp:94]   --->   Operation 8858 'trunc' 'trunc_ln94_492' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 8859 [1/1] (0.85ns)   --->   "%icmp_ln94_984 = icmp_ne  i8 %tmp_983, i8 255" [../src/matmul.cpp:94]   --->   Operation 8859 'icmp' 'icmp_ln94_984' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 8860 [1/1] (0.97ns)   --->   "%icmp_ln94_985 = icmp_eq  i23 %trunc_ln94_492, i23 0" [../src/matmul.cpp:94]   --->   Operation 8860 'icmp' 'icmp_ln94_985' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 8861 [2/2] (3.34ns)   --->   "%tmp_984 = fcmp_olt  i32 %add_i36_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 8861 'fcmp' 'tmp_984' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 1027> <Delay = 5.03>
ST_1029 : Operation 8862 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_492)   --->   "%or_ln94_492 = or i1 %icmp_ln94_985, i1 %icmp_ln94_984" [../src/matmul.cpp:94]   --->   Operation 8862 'or' 'or_ln94_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 8863 [1/2] (3.34ns)   --->   "%tmp_984 = fcmp_olt  i32 %add_i36_13, i32 0" [../src/matmul.cpp:94]   --->   Operation 8863 'fcmp' 'tmp_984' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 8864 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_492 = and i1 %or_ln94_492, i1 %tmp_984" [../src/matmul.cpp:94]   --->   Operation 8864 'and' 'and_ln94_492' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 8865 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_492, void %._crit_edge24, void" [../src/matmul.cpp:94]   --->   Operation 8865 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 8866 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_13" [../src/matmul.cpp:95]   --->   Operation 8866 'store' 'store_ln95' <Predicate = (and_ln94_492)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1029 : Operation 8867 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge24" [../src/matmul.cpp:95]   --->   Operation 8867 'br' 'br_ln95' <Predicate = (and_ln94_492)> <Delay = 0.00>
ST_1029 : Operation 8868 [1/1] (0.00ns)   --->   "%bitcast_ln94_493 = bitcast i32 %add_i36_14" [../src/matmul.cpp:94]   --->   Operation 8868 'bitcast' 'bitcast_ln94_493' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 8869 [1/1] (0.00ns)   --->   "%tmp_985 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_493, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8869 'partselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 8870 [1/1] (0.00ns)   --->   "%trunc_ln94_493 = trunc i32 %bitcast_ln94_493" [../src/matmul.cpp:94]   --->   Operation 8870 'trunc' 'trunc_ln94_493' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 8871 [1/1] (0.85ns)   --->   "%icmp_ln94_986 = icmp_ne  i8 %tmp_985, i8 255" [../src/matmul.cpp:94]   --->   Operation 8871 'icmp' 'icmp_ln94_986' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 8872 [1/1] (0.97ns)   --->   "%icmp_ln94_987 = icmp_eq  i23 %trunc_ln94_493, i23 0" [../src/matmul.cpp:94]   --->   Operation 8872 'icmp' 'icmp_ln94_987' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 8873 [2/2] (3.34ns)   --->   "%tmp_986 = fcmp_olt  i32 %add_i36_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 8873 'fcmp' 'tmp_986' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1030 <SV = 1028> <Delay = 5.03>
ST_1030 : Operation 8874 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_493)   --->   "%or_ln94_493 = or i1 %icmp_ln94_987, i1 %icmp_ln94_986" [../src/matmul.cpp:94]   --->   Operation 8874 'or' 'or_ln94_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 8875 [1/2] (3.34ns)   --->   "%tmp_986 = fcmp_olt  i32 %add_i36_14, i32 0" [../src/matmul.cpp:94]   --->   Operation 8875 'fcmp' 'tmp_986' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 8876 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_493 = and i1 %or_ln94_493, i1 %tmp_986" [../src/matmul.cpp:94]   --->   Operation 8876 'and' 'and_ln94_493' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 8877 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_493, void %._crit_edge25, void" [../src/matmul.cpp:94]   --->   Operation 8877 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 8878 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_14" [../src/matmul.cpp:95]   --->   Operation 8878 'store' 'store_ln95' <Predicate = (and_ln94_493)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1030 : Operation 8879 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge25" [../src/matmul.cpp:95]   --->   Operation 8879 'br' 'br_ln95' <Predicate = (and_ln94_493)> <Delay = 0.00>
ST_1030 : Operation 8880 [1/1] (0.00ns)   --->   "%bitcast_ln94_494 = bitcast i32 %add_i36_15" [../src/matmul.cpp:94]   --->   Operation 8880 'bitcast' 'bitcast_ln94_494' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 8881 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_494, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8881 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 8882 [1/1] (0.00ns)   --->   "%trunc_ln94_494 = trunc i32 %bitcast_ln94_494" [../src/matmul.cpp:94]   --->   Operation 8882 'trunc' 'trunc_ln94_494' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 8883 [1/1] (0.85ns)   --->   "%icmp_ln94_988 = icmp_ne  i8 %tmp_987, i8 255" [../src/matmul.cpp:94]   --->   Operation 8883 'icmp' 'icmp_ln94_988' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 8884 [1/1] (0.97ns)   --->   "%icmp_ln94_989 = icmp_eq  i23 %trunc_ln94_494, i23 0" [../src/matmul.cpp:94]   --->   Operation 8884 'icmp' 'icmp_ln94_989' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 8885 [2/2] (3.34ns)   --->   "%tmp_988 = fcmp_olt  i32 %add_i36_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 8885 'fcmp' 'tmp_988' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1031 <SV = 1029> <Delay = 5.03>
ST_1031 : Operation 8886 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_494)   --->   "%or_ln94_494 = or i1 %icmp_ln94_989, i1 %icmp_ln94_988" [../src/matmul.cpp:94]   --->   Operation 8886 'or' 'or_ln94_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 8887 [1/2] (3.34ns)   --->   "%tmp_988 = fcmp_olt  i32 %add_i36_15, i32 0" [../src/matmul.cpp:94]   --->   Operation 8887 'fcmp' 'tmp_988' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 8888 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_494 = and i1 %or_ln94_494, i1 %tmp_988" [../src/matmul.cpp:94]   --->   Operation 8888 'and' 'and_ln94_494' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 8889 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_494, void %._crit_edge26, void" [../src/matmul.cpp:94]   --->   Operation 8889 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 8890 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_15" [../src/matmul.cpp:95]   --->   Operation 8890 'store' 'store_ln95' <Predicate = (and_ln94_494)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1031 : Operation 8891 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge26" [../src/matmul.cpp:95]   --->   Operation 8891 'br' 'br_ln95' <Predicate = (and_ln94_494)> <Delay = 0.00>
ST_1031 : Operation 8892 [1/1] (0.00ns)   --->   "%bitcast_ln94_495 = bitcast i32 %add_i36_16" [../src/matmul.cpp:94]   --->   Operation 8892 'bitcast' 'bitcast_ln94_495' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 8893 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_495, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8893 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 8894 [1/1] (0.00ns)   --->   "%trunc_ln94_495 = trunc i32 %bitcast_ln94_495" [../src/matmul.cpp:94]   --->   Operation 8894 'trunc' 'trunc_ln94_495' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 8895 [1/1] (0.85ns)   --->   "%icmp_ln94_990 = icmp_ne  i8 %tmp_989, i8 255" [../src/matmul.cpp:94]   --->   Operation 8895 'icmp' 'icmp_ln94_990' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 8896 [1/1] (0.97ns)   --->   "%icmp_ln94_991 = icmp_eq  i23 %trunc_ln94_495, i23 0" [../src/matmul.cpp:94]   --->   Operation 8896 'icmp' 'icmp_ln94_991' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 8897 [2/2] (3.34ns)   --->   "%tmp_990 = fcmp_olt  i32 %add_i36_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 8897 'fcmp' 'tmp_990' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 1030> <Delay = 5.03>
ST_1032 : Operation 8898 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_495)   --->   "%or_ln94_495 = or i1 %icmp_ln94_991, i1 %icmp_ln94_990" [../src/matmul.cpp:94]   --->   Operation 8898 'or' 'or_ln94_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 8899 [1/2] (3.34ns)   --->   "%tmp_990 = fcmp_olt  i32 %add_i36_16, i32 0" [../src/matmul.cpp:94]   --->   Operation 8899 'fcmp' 'tmp_990' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 8900 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_495 = and i1 %or_ln94_495, i1 %tmp_990" [../src/matmul.cpp:94]   --->   Operation 8900 'and' 'and_ln94_495' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 8901 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_495, void %._crit_edge27, void" [../src/matmul.cpp:94]   --->   Operation 8901 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1032 : Operation 8902 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_16" [../src/matmul.cpp:95]   --->   Operation 8902 'store' 'store_ln95' <Predicate = (and_ln94_495)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1032 : Operation 8903 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge27" [../src/matmul.cpp:95]   --->   Operation 8903 'br' 'br_ln95' <Predicate = (and_ln94_495)> <Delay = 0.00>
ST_1032 : Operation 8904 [1/1] (0.00ns)   --->   "%bitcast_ln94_496 = bitcast i32 %add_i36_17" [../src/matmul.cpp:94]   --->   Operation 8904 'bitcast' 'bitcast_ln94_496' <Predicate = true> <Delay = 0.00>
ST_1032 : Operation 8905 [1/1] (0.00ns)   --->   "%tmp_991 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_496, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8905 'partselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_1032 : Operation 8906 [1/1] (0.00ns)   --->   "%trunc_ln94_496 = trunc i32 %bitcast_ln94_496" [../src/matmul.cpp:94]   --->   Operation 8906 'trunc' 'trunc_ln94_496' <Predicate = true> <Delay = 0.00>
ST_1032 : Operation 8907 [1/1] (0.85ns)   --->   "%icmp_ln94_992 = icmp_ne  i8 %tmp_991, i8 255" [../src/matmul.cpp:94]   --->   Operation 8907 'icmp' 'icmp_ln94_992' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 8908 [1/1] (0.97ns)   --->   "%icmp_ln94_993 = icmp_eq  i23 %trunc_ln94_496, i23 0" [../src/matmul.cpp:94]   --->   Operation 8908 'icmp' 'icmp_ln94_993' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 8909 [2/2] (3.34ns)   --->   "%tmp_992 = fcmp_olt  i32 %add_i36_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 8909 'fcmp' 'tmp_992' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 1031> <Delay = 5.03>
ST_1033 : Operation 8910 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_496)   --->   "%or_ln94_496 = or i1 %icmp_ln94_993, i1 %icmp_ln94_992" [../src/matmul.cpp:94]   --->   Operation 8910 'or' 'or_ln94_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 8911 [1/2] (3.34ns)   --->   "%tmp_992 = fcmp_olt  i32 %add_i36_17, i32 0" [../src/matmul.cpp:94]   --->   Operation 8911 'fcmp' 'tmp_992' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 8912 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_496 = and i1 %or_ln94_496, i1 %tmp_992" [../src/matmul.cpp:94]   --->   Operation 8912 'and' 'and_ln94_496' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 8913 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_496, void %._crit_edge28, void" [../src/matmul.cpp:94]   --->   Operation 8913 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 8914 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_17" [../src/matmul.cpp:95]   --->   Operation 8914 'store' 'store_ln95' <Predicate = (and_ln94_496)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1033 : Operation 8915 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge28" [../src/matmul.cpp:95]   --->   Operation 8915 'br' 'br_ln95' <Predicate = (and_ln94_496)> <Delay = 0.00>
ST_1033 : Operation 8916 [1/1] (0.00ns)   --->   "%bitcast_ln94_497 = bitcast i32 %add_i36_18" [../src/matmul.cpp:94]   --->   Operation 8916 'bitcast' 'bitcast_ln94_497' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 8917 [1/1] (0.00ns)   --->   "%tmp_993 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_497, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8917 'partselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 8918 [1/1] (0.00ns)   --->   "%trunc_ln94_497 = trunc i32 %bitcast_ln94_497" [../src/matmul.cpp:94]   --->   Operation 8918 'trunc' 'trunc_ln94_497' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 8919 [1/1] (0.85ns)   --->   "%icmp_ln94_994 = icmp_ne  i8 %tmp_993, i8 255" [../src/matmul.cpp:94]   --->   Operation 8919 'icmp' 'icmp_ln94_994' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 8920 [1/1] (0.97ns)   --->   "%icmp_ln94_995 = icmp_eq  i23 %trunc_ln94_497, i23 0" [../src/matmul.cpp:94]   --->   Operation 8920 'icmp' 'icmp_ln94_995' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 8921 [2/2] (3.34ns)   --->   "%tmp_994 = fcmp_olt  i32 %add_i36_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 8921 'fcmp' 'tmp_994' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1034 <SV = 1032> <Delay = 5.03>
ST_1034 : Operation 8922 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_497)   --->   "%or_ln94_497 = or i1 %icmp_ln94_995, i1 %icmp_ln94_994" [../src/matmul.cpp:94]   --->   Operation 8922 'or' 'or_ln94_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 8923 [1/2] (3.34ns)   --->   "%tmp_994 = fcmp_olt  i32 %add_i36_18, i32 0" [../src/matmul.cpp:94]   --->   Operation 8923 'fcmp' 'tmp_994' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 8924 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_497 = and i1 %or_ln94_497, i1 %tmp_994" [../src/matmul.cpp:94]   --->   Operation 8924 'and' 'and_ln94_497' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 8925 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_497, void %._crit_edge29, void" [../src/matmul.cpp:94]   --->   Operation 8925 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 8926 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_18" [../src/matmul.cpp:95]   --->   Operation 8926 'store' 'store_ln95' <Predicate = (and_ln94_497)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1034 : Operation 8927 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge29" [../src/matmul.cpp:95]   --->   Operation 8927 'br' 'br_ln95' <Predicate = (and_ln94_497)> <Delay = 0.00>
ST_1034 : Operation 8928 [1/1] (0.00ns)   --->   "%bitcast_ln94_498 = bitcast i32 %add_i36_19" [../src/matmul.cpp:94]   --->   Operation 8928 'bitcast' 'bitcast_ln94_498' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 8929 [1/1] (0.00ns)   --->   "%tmp_995 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_498, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8929 'partselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 8930 [1/1] (0.00ns)   --->   "%trunc_ln94_498 = trunc i32 %bitcast_ln94_498" [../src/matmul.cpp:94]   --->   Operation 8930 'trunc' 'trunc_ln94_498' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 8931 [1/1] (0.85ns)   --->   "%icmp_ln94_996 = icmp_ne  i8 %tmp_995, i8 255" [../src/matmul.cpp:94]   --->   Operation 8931 'icmp' 'icmp_ln94_996' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 8932 [1/1] (0.97ns)   --->   "%icmp_ln94_997 = icmp_eq  i23 %trunc_ln94_498, i23 0" [../src/matmul.cpp:94]   --->   Operation 8932 'icmp' 'icmp_ln94_997' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 8933 [2/2] (3.34ns)   --->   "%tmp_996 = fcmp_olt  i32 %add_i36_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 8933 'fcmp' 'tmp_996' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1035 <SV = 1033> <Delay = 5.03>
ST_1035 : Operation 8934 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_498)   --->   "%or_ln94_498 = or i1 %icmp_ln94_997, i1 %icmp_ln94_996" [../src/matmul.cpp:94]   --->   Operation 8934 'or' 'or_ln94_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 8935 [1/2] (3.34ns)   --->   "%tmp_996 = fcmp_olt  i32 %add_i36_19, i32 0" [../src/matmul.cpp:94]   --->   Operation 8935 'fcmp' 'tmp_996' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 8936 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_498 = and i1 %or_ln94_498, i1 %tmp_996" [../src/matmul.cpp:94]   --->   Operation 8936 'and' 'and_ln94_498' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 8937 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_498, void %._crit_edge30, void" [../src/matmul.cpp:94]   --->   Operation 8937 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1035 : Operation 8938 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_19" [../src/matmul.cpp:95]   --->   Operation 8938 'store' 'store_ln95' <Predicate = (and_ln94_498)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1035 : Operation 8939 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge30" [../src/matmul.cpp:95]   --->   Operation 8939 'br' 'br_ln95' <Predicate = (and_ln94_498)> <Delay = 0.00>
ST_1035 : Operation 8940 [1/1] (0.00ns)   --->   "%bitcast_ln94_499 = bitcast i32 %add_i36_20" [../src/matmul.cpp:94]   --->   Operation 8940 'bitcast' 'bitcast_ln94_499' <Predicate = true> <Delay = 0.00>
ST_1035 : Operation 8941 [1/1] (0.00ns)   --->   "%tmp_997 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_499, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8941 'partselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_1035 : Operation 8942 [1/1] (0.00ns)   --->   "%trunc_ln94_499 = trunc i32 %bitcast_ln94_499" [../src/matmul.cpp:94]   --->   Operation 8942 'trunc' 'trunc_ln94_499' <Predicate = true> <Delay = 0.00>
ST_1035 : Operation 8943 [1/1] (0.85ns)   --->   "%icmp_ln94_998 = icmp_ne  i8 %tmp_997, i8 255" [../src/matmul.cpp:94]   --->   Operation 8943 'icmp' 'icmp_ln94_998' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 8944 [1/1] (0.97ns)   --->   "%icmp_ln94_999 = icmp_eq  i23 %trunc_ln94_499, i23 0" [../src/matmul.cpp:94]   --->   Operation 8944 'icmp' 'icmp_ln94_999' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 8945 [2/2] (3.34ns)   --->   "%tmp_998 = fcmp_olt  i32 %add_i36_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 8945 'fcmp' 'tmp_998' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 1034> <Delay = 5.03>
ST_1036 : Operation 8946 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_499)   --->   "%or_ln94_499 = or i1 %icmp_ln94_999, i1 %icmp_ln94_998" [../src/matmul.cpp:94]   --->   Operation 8946 'or' 'or_ln94_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 8947 [1/2] (3.34ns)   --->   "%tmp_998 = fcmp_olt  i32 %add_i36_20, i32 0" [../src/matmul.cpp:94]   --->   Operation 8947 'fcmp' 'tmp_998' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 8948 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_499 = and i1 %or_ln94_499, i1 %tmp_998" [../src/matmul.cpp:94]   --->   Operation 8948 'and' 'and_ln94_499' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 8949 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_499, void %._crit_edge31, void" [../src/matmul.cpp:94]   --->   Operation 8949 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1036 : Operation 8950 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_20" [../src/matmul.cpp:95]   --->   Operation 8950 'store' 'store_ln95' <Predicate = (and_ln94_499)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1036 : Operation 8951 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge31" [../src/matmul.cpp:95]   --->   Operation 8951 'br' 'br_ln95' <Predicate = (and_ln94_499)> <Delay = 0.00>
ST_1036 : Operation 8952 [1/1] (0.00ns)   --->   "%bitcast_ln94_500 = bitcast i32 %add_i36_21" [../src/matmul.cpp:94]   --->   Operation 8952 'bitcast' 'bitcast_ln94_500' <Predicate = true> <Delay = 0.00>
ST_1036 : Operation 8953 [1/1] (0.00ns)   --->   "%tmp_999 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_500, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8953 'partselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_1036 : Operation 8954 [1/1] (0.00ns)   --->   "%trunc_ln94_500 = trunc i32 %bitcast_ln94_500" [../src/matmul.cpp:94]   --->   Operation 8954 'trunc' 'trunc_ln94_500' <Predicate = true> <Delay = 0.00>
ST_1036 : Operation 8955 [1/1] (0.85ns)   --->   "%icmp_ln94_1000 = icmp_ne  i8 %tmp_999, i8 255" [../src/matmul.cpp:94]   --->   Operation 8955 'icmp' 'icmp_ln94_1000' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 8956 [1/1] (0.97ns)   --->   "%icmp_ln94_1001 = icmp_eq  i23 %trunc_ln94_500, i23 0" [../src/matmul.cpp:94]   --->   Operation 8956 'icmp' 'icmp_ln94_1001' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 8957 [2/2] (3.34ns)   --->   "%tmp_1000 = fcmp_olt  i32 %add_i36_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 8957 'fcmp' 'tmp_1000' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 1035> <Delay = 5.03>
ST_1037 : Operation 8958 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_500)   --->   "%or_ln94_500 = or i1 %icmp_ln94_1001, i1 %icmp_ln94_1000" [../src/matmul.cpp:94]   --->   Operation 8958 'or' 'or_ln94_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 8959 [1/2] (3.34ns)   --->   "%tmp_1000 = fcmp_olt  i32 %add_i36_21, i32 0" [../src/matmul.cpp:94]   --->   Operation 8959 'fcmp' 'tmp_1000' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 8960 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_500 = and i1 %or_ln94_500, i1 %tmp_1000" [../src/matmul.cpp:94]   --->   Operation 8960 'and' 'and_ln94_500' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 8961 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_500, void %._crit_edge32, void" [../src/matmul.cpp:94]   --->   Operation 8961 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 8962 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_21" [../src/matmul.cpp:95]   --->   Operation 8962 'store' 'store_ln95' <Predicate = (and_ln94_500)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1037 : Operation 8963 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge32" [../src/matmul.cpp:95]   --->   Operation 8963 'br' 'br_ln95' <Predicate = (and_ln94_500)> <Delay = 0.00>
ST_1037 : Operation 8964 [1/1] (0.00ns)   --->   "%bitcast_ln94_501 = bitcast i32 %add_i36_22" [../src/matmul.cpp:94]   --->   Operation 8964 'bitcast' 'bitcast_ln94_501' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 8965 [1/1] (0.00ns)   --->   "%tmp_1001 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_501, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8965 'partselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 8966 [1/1] (0.00ns)   --->   "%trunc_ln94_501 = trunc i32 %bitcast_ln94_501" [../src/matmul.cpp:94]   --->   Operation 8966 'trunc' 'trunc_ln94_501' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 8967 [1/1] (0.85ns)   --->   "%icmp_ln94_1002 = icmp_ne  i8 %tmp_1001, i8 255" [../src/matmul.cpp:94]   --->   Operation 8967 'icmp' 'icmp_ln94_1002' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 8968 [1/1] (0.97ns)   --->   "%icmp_ln94_1003 = icmp_eq  i23 %trunc_ln94_501, i23 0" [../src/matmul.cpp:94]   --->   Operation 8968 'icmp' 'icmp_ln94_1003' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 8969 [2/2] (3.34ns)   --->   "%tmp_1002 = fcmp_olt  i32 %add_i36_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 8969 'fcmp' 'tmp_1002' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1038 <SV = 1036> <Delay = 5.03>
ST_1038 : Operation 8970 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_501)   --->   "%or_ln94_501 = or i1 %icmp_ln94_1003, i1 %icmp_ln94_1002" [../src/matmul.cpp:94]   --->   Operation 8970 'or' 'or_ln94_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 8971 [1/2] (3.34ns)   --->   "%tmp_1002 = fcmp_olt  i32 %add_i36_22, i32 0" [../src/matmul.cpp:94]   --->   Operation 8971 'fcmp' 'tmp_1002' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 8972 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_501 = and i1 %or_ln94_501, i1 %tmp_1002" [../src/matmul.cpp:94]   --->   Operation 8972 'and' 'and_ln94_501' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 8973 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_501, void %._crit_edge33, void" [../src/matmul.cpp:94]   --->   Operation 8973 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 8974 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_22" [../src/matmul.cpp:95]   --->   Operation 8974 'store' 'store_ln95' <Predicate = (and_ln94_501)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1038 : Operation 8975 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge33" [../src/matmul.cpp:95]   --->   Operation 8975 'br' 'br_ln95' <Predicate = (and_ln94_501)> <Delay = 0.00>
ST_1038 : Operation 8976 [1/1] (0.00ns)   --->   "%bitcast_ln94_502 = bitcast i32 %add_i36_23" [../src/matmul.cpp:94]   --->   Operation 8976 'bitcast' 'bitcast_ln94_502' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 8977 [1/1] (0.00ns)   --->   "%tmp_1003 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_502, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8977 'partselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 8978 [1/1] (0.00ns)   --->   "%trunc_ln94_502 = trunc i32 %bitcast_ln94_502" [../src/matmul.cpp:94]   --->   Operation 8978 'trunc' 'trunc_ln94_502' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 8979 [1/1] (0.85ns)   --->   "%icmp_ln94_1004 = icmp_ne  i8 %tmp_1003, i8 255" [../src/matmul.cpp:94]   --->   Operation 8979 'icmp' 'icmp_ln94_1004' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 8980 [1/1] (0.97ns)   --->   "%icmp_ln94_1005 = icmp_eq  i23 %trunc_ln94_502, i23 0" [../src/matmul.cpp:94]   --->   Operation 8980 'icmp' 'icmp_ln94_1005' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 8981 [2/2] (3.34ns)   --->   "%tmp_1004 = fcmp_olt  i32 %add_i36_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 8981 'fcmp' 'tmp_1004' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1039 <SV = 1037> <Delay = 5.03>
ST_1039 : Operation 8982 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_502)   --->   "%or_ln94_502 = or i1 %icmp_ln94_1005, i1 %icmp_ln94_1004" [../src/matmul.cpp:94]   --->   Operation 8982 'or' 'or_ln94_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 8983 [1/2] (3.34ns)   --->   "%tmp_1004 = fcmp_olt  i32 %add_i36_23, i32 0" [../src/matmul.cpp:94]   --->   Operation 8983 'fcmp' 'tmp_1004' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 8984 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_502 = and i1 %or_ln94_502, i1 %tmp_1004" [../src/matmul.cpp:94]   --->   Operation 8984 'and' 'and_ln94_502' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 8985 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_502, void %._crit_edge34, void" [../src/matmul.cpp:94]   --->   Operation 8985 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1039 : Operation 8986 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_23" [../src/matmul.cpp:95]   --->   Operation 8986 'store' 'store_ln95' <Predicate = (and_ln94_502)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1039 : Operation 8987 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge34" [../src/matmul.cpp:95]   --->   Operation 8987 'br' 'br_ln95' <Predicate = (and_ln94_502)> <Delay = 0.00>
ST_1039 : Operation 8988 [1/1] (0.00ns)   --->   "%bitcast_ln94_503 = bitcast i32 %add_i36_24" [../src/matmul.cpp:94]   --->   Operation 8988 'bitcast' 'bitcast_ln94_503' <Predicate = true> <Delay = 0.00>
ST_1039 : Operation 8989 [1/1] (0.00ns)   --->   "%tmp_1005 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_503, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 8989 'partselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_1039 : Operation 8990 [1/1] (0.00ns)   --->   "%trunc_ln94_503 = trunc i32 %bitcast_ln94_503" [../src/matmul.cpp:94]   --->   Operation 8990 'trunc' 'trunc_ln94_503' <Predicate = true> <Delay = 0.00>
ST_1039 : Operation 8991 [1/1] (0.85ns)   --->   "%icmp_ln94_1006 = icmp_ne  i8 %tmp_1005, i8 255" [../src/matmul.cpp:94]   --->   Operation 8991 'icmp' 'icmp_ln94_1006' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 8992 [1/1] (0.97ns)   --->   "%icmp_ln94_1007 = icmp_eq  i23 %trunc_ln94_503, i23 0" [../src/matmul.cpp:94]   --->   Operation 8992 'icmp' 'icmp_ln94_1007' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 8993 [2/2] (3.34ns)   --->   "%tmp_1006 = fcmp_olt  i32 %add_i36_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 8993 'fcmp' 'tmp_1006' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 1038> <Delay = 5.03>
ST_1040 : Operation 8994 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_503)   --->   "%or_ln94_503 = or i1 %icmp_ln94_1007, i1 %icmp_ln94_1006" [../src/matmul.cpp:94]   --->   Operation 8994 'or' 'or_ln94_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 8995 [1/2] (3.34ns)   --->   "%tmp_1006 = fcmp_olt  i32 %add_i36_24, i32 0" [../src/matmul.cpp:94]   --->   Operation 8995 'fcmp' 'tmp_1006' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 8996 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_503 = and i1 %or_ln94_503, i1 %tmp_1006" [../src/matmul.cpp:94]   --->   Operation 8996 'and' 'and_ln94_503' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 8997 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_503, void %._crit_edge35, void" [../src/matmul.cpp:94]   --->   Operation 8997 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1040 : Operation 8998 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_24" [../src/matmul.cpp:95]   --->   Operation 8998 'store' 'store_ln95' <Predicate = (and_ln94_503)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1040 : Operation 8999 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge35" [../src/matmul.cpp:95]   --->   Operation 8999 'br' 'br_ln95' <Predicate = (and_ln94_503)> <Delay = 0.00>
ST_1040 : Operation 9000 [1/1] (0.00ns)   --->   "%bitcast_ln94_504 = bitcast i32 %add_i36_25" [../src/matmul.cpp:94]   --->   Operation 9000 'bitcast' 'bitcast_ln94_504' <Predicate = true> <Delay = 0.00>
ST_1040 : Operation 9001 [1/1] (0.00ns)   --->   "%tmp_1007 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_504, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9001 'partselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_1040 : Operation 9002 [1/1] (0.00ns)   --->   "%trunc_ln94_504 = trunc i32 %bitcast_ln94_504" [../src/matmul.cpp:94]   --->   Operation 9002 'trunc' 'trunc_ln94_504' <Predicate = true> <Delay = 0.00>
ST_1040 : Operation 9003 [1/1] (0.85ns)   --->   "%icmp_ln94_1008 = icmp_ne  i8 %tmp_1007, i8 255" [../src/matmul.cpp:94]   --->   Operation 9003 'icmp' 'icmp_ln94_1008' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 9004 [1/1] (0.97ns)   --->   "%icmp_ln94_1009 = icmp_eq  i23 %trunc_ln94_504, i23 0" [../src/matmul.cpp:94]   --->   Operation 9004 'icmp' 'icmp_ln94_1009' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 9005 [2/2] (3.34ns)   --->   "%tmp_1008 = fcmp_olt  i32 %add_i36_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 9005 'fcmp' 'tmp_1008' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 1039> <Delay = 5.03>
ST_1041 : Operation 9006 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_504)   --->   "%or_ln94_504 = or i1 %icmp_ln94_1009, i1 %icmp_ln94_1008" [../src/matmul.cpp:94]   --->   Operation 9006 'or' 'or_ln94_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 9007 [1/2] (3.34ns)   --->   "%tmp_1008 = fcmp_olt  i32 %add_i36_25, i32 0" [../src/matmul.cpp:94]   --->   Operation 9007 'fcmp' 'tmp_1008' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 9008 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_504 = and i1 %or_ln94_504, i1 %tmp_1008" [../src/matmul.cpp:94]   --->   Operation 9008 'and' 'and_ln94_504' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 9009 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_504, void %._crit_edge36, void" [../src/matmul.cpp:94]   --->   Operation 9009 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 9010 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_25" [../src/matmul.cpp:95]   --->   Operation 9010 'store' 'store_ln95' <Predicate = (and_ln94_504)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1041 : Operation 9011 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge36" [../src/matmul.cpp:95]   --->   Operation 9011 'br' 'br_ln95' <Predicate = (and_ln94_504)> <Delay = 0.00>
ST_1041 : Operation 9012 [1/1] (0.00ns)   --->   "%bitcast_ln94_505 = bitcast i32 %add_i36_26" [../src/matmul.cpp:94]   --->   Operation 9012 'bitcast' 'bitcast_ln94_505' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 9013 [1/1] (0.00ns)   --->   "%tmp_1009 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_505, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9013 'partselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 9014 [1/1] (0.00ns)   --->   "%trunc_ln94_505 = trunc i32 %bitcast_ln94_505" [../src/matmul.cpp:94]   --->   Operation 9014 'trunc' 'trunc_ln94_505' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 9015 [1/1] (0.85ns)   --->   "%icmp_ln94_1010 = icmp_ne  i8 %tmp_1009, i8 255" [../src/matmul.cpp:94]   --->   Operation 9015 'icmp' 'icmp_ln94_1010' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 9016 [1/1] (0.97ns)   --->   "%icmp_ln94_1011 = icmp_eq  i23 %trunc_ln94_505, i23 0" [../src/matmul.cpp:94]   --->   Operation 9016 'icmp' 'icmp_ln94_1011' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 9017 [2/2] (3.34ns)   --->   "%tmp_1010 = fcmp_olt  i32 %add_i36_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 9017 'fcmp' 'tmp_1010' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1042 <SV = 1040> <Delay = 5.03>
ST_1042 : Operation 9018 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_505)   --->   "%or_ln94_505 = or i1 %icmp_ln94_1011, i1 %icmp_ln94_1010" [../src/matmul.cpp:94]   --->   Operation 9018 'or' 'or_ln94_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 9019 [1/2] (3.34ns)   --->   "%tmp_1010 = fcmp_olt  i32 %add_i36_26, i32 0" [../src/matmul.cpp:94]   --->   Operation 9019 'fcmp' 'tmp_1010' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 9020 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_505 = and i1 %or_ln94_505, i1 %tmp_1010" [../src/matmul.cpp:94]   --->   Operation 9020 'and' 'and_ln94_505' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 9021 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_505, void %._crit_edge37, void" [../src/matmul.cpp:94]   --->   Operation 9021 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 9022 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_26" [../src/matmul.cpp:95]   --->   Operation 9022 'store' 'store_ln95' <Predicate = (and_ln94_505)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1042 : Operation 9023 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge37" [../src/matmul.cpp:95]   --->   Operation 9023 'br' 'br_ln95' <Predicate = (and_ln94_505)> <Delay = 0.00>
ST_1042 : Operation 9024 [1/1] (0.00ns)   --->   "%bitcast_ln94_506 = bitcast i32 %add_i36_27" [../src/matmul.cpp:94]   --->   Operation 9024 'bitcast' 'bitcast_ln94_506' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 9025 [1/1] (0.00ns)   --->   "%tmp_1011 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_506, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9025 'partselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 9026 [1/1] (0.00ns)   --->   "%trunc_ln94_506 = trunc i32 %bitcast_ln94_506" [../src/matmul.cpp:94]   --->   Operation 9026 'trunc' 'trunc_ln94_506' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 9027 [1/1] (0.85ns)   --->   "%icmp_ln94_1012 = icmp_ne  i8 %tmp_1011, i8 255" [../src/matmul.cpp:94]   --->   Operation 9027 'icmp' 'icmp_ln94_1012' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 9028 [1/1] (0.97ns)   --->   "%icmp_ln94_1013 = icmp_eq  i23 %trunc_ln94_506, i23 0" [../src/matmul.cpp:94]   --->   Operation 9028 'icmp' 'icmp_ln94_1013' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 9029 [2/2] (3.34ns)   --->   "%tmp_1012 = fcmp_olt  i32 %add_i36_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 9029 'fcmp' 'tmp_1012' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1043 <SV = 1041> <Delay = 5.03>
ST_1043 : Operation 9030 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_506)   --->   "%or_ln94_506 = or i1 %icmp_ln94_1013, i1 %icmp_ln94_1012" [../src/matmul.cpp:94]   --->   Operation 9030 'or' 'or_ln94_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 9031 [1/2] (3.34ns)   --->   "%tmp_1012 = fcmp_olt  i32 %add_i36_27, i32 0" [../src/matmul.cpp:94]   --->   Operation 9031 'fcmp' 'tmp_1012' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 9032 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_506 = and i1 %or_ln94_506, i1 %tmp_1012" [../src/matmul.cpp:94]   --->   Operation 9032 'and' 'and_ln94_506' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 9033 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_506, void %._crit_edge38, void" [../src/matmul.cpp:94]   --->   Operation 9033 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1043 : Operation 9034 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_27" [../src/matmul.cpp:95]   --->   Operation 9034 'store' 'store_ln95' <Predicate = (and_ln94_506)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1043 : Operation 9035 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge38" [../src/matmul.cpp:95]   --->   Operation 9035 'br' 'br_ln95' <Predicate = (and_ln94_506)> <Delay = 0.00>
ST_1043 : Operation 9036 [1/1] (0.00ns)   --->   "%bitcast_ln94_507 = bitcast i32 %add_i36_28" [../src/matmul.cpp:94]   --->   Operation 9036 'bitcast' 'bitcast_ln94_507' <Predicate = true> <Delay = 0.00>
ST_1043 : Operation 9037 [1/1] (0.00ns)   --->   "%tmp_1013 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_507, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9037 'partselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_1043 : Operation 9038 [1/1] (0.00ns)   --->   "%trunc_ln94_507 = trunc i32 %bitcast_ln94_507" [../src/matmul.cpp:94]   --->   Operation 9038 'trunc' 'trunc_ln94_507' <Predicate = true> <Delay = 0.00>
ST_1043 : Operation 9039 [1/1] (0.85ns)   --->   "%icmp_ln94_1014 = icmp_ne  i8 %tmp_1013, i8 255" [../src/matmul.cpp:94]   --->   Operation 9039 'icmp' 'icmp_ln94_1014' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 9040 [1/1] (0.97ns)   --->   "%icmp_ln94_1015 = icmp_eq  i23 %trunc_ln94_507, i23 0" [../src/matmul.cpp:94]   --->   Operation 9040 'icmp' 'icmp_ln94_1015' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 9041 [2/2] (3.34ns)   --->   "%tmp_1014 = fcmp_olt  i32 %add_i36_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 9041 'fcmp' 'tmp_1014' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 1042> <Delay = 5.03>
ST_1044 : Operation 9042 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_507)   --->   "%or_ln94_507 = or i1 %icmp_ln94_1015, i1 %icmp_ln94_1014" [../src/matmul.cpp:94]   --->   Operation 9042 'or' 'or_ln94_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 9043 [1/2] (3.34ns)   --->   "%tmp_1014 = fcmp_olt  i32 %add_i36_28, i32 0" [../src/matmul.cpp:94]   --->   Operation 9043 'fcmp' 'tmp_1014' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 9044 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_507 = and i1 %or_ln94_507, i1 %tmp_1014" [../src/matmul.cpp:94]   --->   Operation 9044 'and' 'and_ln94_507' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 9045 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_507, void %._crit_edge39, void" [../src/matmul.cpp:94]   --->   Operation 9045 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1044 : Operation 9046 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_28" [../src/matmul.cpp:95]   --->   Operation 9046 'store' 'store_ln95' <Predicate = (and_ln94_507)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1044 : Operation 9047 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge39" [../src/matmul.cpp:95]   --->   Operation 9047 'br' 'br_ln95' <Predicate = (and_ln94_507)> <Delay = 0.00>
ST_1044 : Operation 9048 [1/1] (0.00ns)   --->   "%bitcast_ln94_508 = bitcast i32 %add_i36_29" [../src/matmul.cpp:94]   --->   Operation 9048 'bitcast' 'bitcast_ln94_508' <Predicate = true> <Delay = 0.00>
ST_1044 : Operation 9049 [1/1] (0.00ns)   --->   "%tmp_1015 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_508, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9049 'partselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_1044 : Operation 9050 [1/1] (0.00ns)   --->   "%trunc_ln94_508 = trunc i32 %bitcast_ln94_508" [../src/matmul.cpp:94]   --->   Operation 9050 'trunc' 'trunc_ln94_508' <Predicate = true> <Delay = 0.00>
ST_1044 : Operation 9051 [1/1] (0.85ns)   --->   "%icmp_ln94_1016 = icmp_ne  i8 %tmp_1015, i8 255" [../src/matmul.cpp:94]   --->   Operation 9051 'icmp' 'icmp_ln94_1016' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 9052 [1/1] (0.97ns)   --->   "%icmp_ln94_1017 = icmp_eq  i23 %trunc_ln94_508, i23 0" [../src/matmul.cpp:94]   --->   Operation 9052 'icmp' 'icmp_ln94_1017' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 9053 [2/2] (3.34ns)   --->   "%tmp_1016 = fcmp_olt  i32 %add_i36_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 9053 'fcmp' 'tmp_1016' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 1043> <Delay = 5.03>
ST_1045 : Operation 9054 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_508)   --->   "%or_ln94_508 = or i1 %icmp_ln94_1017, i1 %icmp_ln94_1016" [../src/matmul.cpp:94]   --->   Operation 9054 'or' 'or_ln94_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 9055 [1/2] (3.34ns)   --->   "%tmp_1016 = fcmp_olt  i32 %add_i36_29, i32 0" [../src/matmul.cpp:94]   --->   Operation 9055 'fcmp' 'tmp_1016' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 9056 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_508 = and i1 %or_ln94_508, i1 %tmp_1016" [../src/matmul.cpp:94]   --->   Operation 9056 'and' 'and_ln94_508' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 9057 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_508, void %._crit_edge40, void" [../src/matmul.cpp:94]   --->   Operation 9057 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 9058 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_29" [../src/matmul.cpp:95]   --->   Operation 9058 'store' 'store_ln95' <Predicate = (and_ln94_508)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1045 : Operation 9059 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge40" [../src/matmul.cpp:95]   --->   Operation 9059 'br' 'br_ln95' <Predicate = (and_ln94_508)> <Delay = 0.00>
ST_1045 : Operation 9060 [1/1] (0.00ns)   --->   "%bitcast_ln94_509 = bitcast i32 %add_i36_30" [../src/matmul.cpp:94]   --->   Operation 9060 'bitcast' 'bitcast_ln94_509' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 9061 [1/1] (0.00ns)   --->   "%tmp_1017 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_509, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9061 'partselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 9062 [1/1] (0.00ns)   --->   "%trunc_ln94_509 = trunc i32 %bitcast_ln94_509" [../src/matmul.cpp:94]   --->   Operation 9062 'trunc' 'trunc_ln94_509' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 9063 [1/1] (0.85ns)   --->   "%icmp_ln94_1018 = icmp_ne  i8 %tmp_1017, i8 255" [../src/matmul.cpp:94]   --->   Operation 9063 'icmp' 'icmp_ln94_1018' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 9064 [1/1] (0.97ns)   --->   "%icmp_ln94_1019 = icmp_eq  i23 %trunc_ln94_509, i23 0" [../src/matmul.cpp:94]   --->   Operation 9064 'icmp' 'icmp_ln94_1019' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 9065 [2/2] (3.34ns)   --->   "%tmp_1018 = fcmp_olt  i32 %add_i36_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 9065 'fcmp' 'tmp_1018' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 1044> <Delay = 5.03>
ST_1046 : Operation 9066 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_509)   --->   "%or_ln94_509 = or i1 %icmp_ln94_1019, i1 %icmp_ln94_1018" [../src/matmul.cpp:94]   --->   Operation 9066 'or' 'or_ln94_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 9067 [1/2] (3.34ns)   --->   "%tmp_1018 = fcmp_olt  i32 %add_i36_30, i32 0" [../src/matmul.cpp:94]   --->   Operation 9067 'fcmp' 'tmp_1018' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 9068 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_509 = and i1 %or_ln94_509, i1 %tmp_1018" [../src/matmul.cpp:94]   --->   Operation 9068 'and' 'and_ln94_509' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 9069 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_509, void %_Z4reluPfS_i.exit47125, void" [../src/matmul.cpp:94]   --->   Operation 9069 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 9070 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_pool_addr_30" [../src/matmul.cpp:95]   --->   Operation 9070 'store' 'store_ln95' <Predicate = (and_ln94_509)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1046 : Operation 9071 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit47125" [../src/matmul.cpp:95]   --->   Operation 9071 'br' 'br_ln95' <Predicate = (and_ln94_509)> <Delay = 0.00>

State 1047 <SV = 1045> <Delay = 0.00>
ST_1047 : Operation 9072 [2/2] (0.00ns)   --->   "%call_ln156 = call void @mat_mul.2, i32 %out_pool, i32 %out_conv, i32 %layer9_weights" [../src/matmul.cpp:156]   --->   Operation 9072 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 1048 <SV = 1046> <Delay = 0.00>
ST_1048 : Operation 9073 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mat_mul.2, i32 %out_pool, i32 %out_conv, i32 %layer9_weights" [../src/matmul.cpp:156]   --->   Operation 9073 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 1049 <SV = 1047> <Delay = 1.35>
ST_1049 : Operation 9074 [2/2] (1.35ns)   --->   "%out_conv_load_39 = load i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 9074 'load' 'out_conv_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1050 <SV = 1048> <Delay = 1.35>
ST_1050 : Operation 9075 [1/2] (1.35ns)   --->   "%out_conv_load_39 = load i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 9075 'load' 'out_conv_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1050 : Operation 9076 [2/2] (1.35ns)   --->   "%out_conv_load_31 = load i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 9076 'load' 'out_conv_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1050 : Operation 9077 [2/2] (1.35ns)   --->   "%out_conv_load_32 = load i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 9077 'load' 'out_conv_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1051 <SV = 1049> <Delay = 6.01>
ST_1051 : Operation 9078 [5/5] (6.01ns)   --->   "%add_i2 = fadd i32 %out_conv_load_39, i32 -0.0726119" [../src/matmul.cpp:83]   --->   Operation 9078 'fadd' 'add_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1051 : Operation 9079 [1/2] (1.35ns)   --->   "%out_conv_load_31 = load i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 9079 'load' 'out_conv_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1051 : Operation 9080 [1/2] (1.35ns)   --->   "%out_conv_load_32 = load i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 9080 'load' 'out_conv_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1051 : Operation 9081 [2/2] (1.35ns)   --->   "%out_conv_load_33 = load i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 9081 'load' 'out_conv_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1051 : Operation 9082 [2/2] (1.35ns)   --->   "%out_conv_load_34 = load i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 9082 'load' 'out_conv_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1052 <SV = 1050> <Delay = 6.01>
ST_1052 : Operation 9083 [4/5] (6.01ns)   --->   "%add_i2 = fadd i32 %out_conv_load_39, i32 -0.0726119" [../src/matmul.cpp:83]   --->   Operation 9083 'fadd' 'add_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1052 : Operation 9084 [5/5] (6.01ns)   --->   "%add_i52_1 = fadd i32 %out_conv_load_31, i32 0.463321" [../src/matmul.cpp:83]   --->   Operation 9084 'fadd' 'add_i52_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1052 : Operation 9085 [5/5] (6.01ns)   --->   "%add_i52_2 = fadd i32 %out_conv_load_32, i32 0.468046" [../src/matmul.cpp:83]   --->   Operation 9085 'fadd' 'add_i52_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1052 : Operation 9086 [1/2] (1.35ns)   --->   "%out_conv_load_33 = load i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 9086 'load' 'out_conv_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1052 : Operation 9087 [1/2] (1.35ns)   --->   "%out_conv_load_34 = load i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 9087 'load' 'out_conv_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1052 : Operation 9088 [2/2] (1.35ns)   --->   "%out_conv_load_35 = load i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 9088 'load' 'out_conv_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1052 : Operation 9089 [2/2] (1.35ns)   --->   "%out_conv_load_36 = load i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 9089 'load' 'out_conv_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1053 <SV = 1051> <Delay = 6.01>
ST_1053 : Operation 9090 [3/5] (6.01ns)   --->   "%add_i2 = fadd i32 %out_conv_load_39, i32 -0.0726119" [../src/matmul.cpp:83]   --->   Operation 9090 'fadd' 'add_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 9091 [4/5] (6.01ns)   --->   "%add_i52_1 = fadd i32 %out_conv_load_31, i32 0.463321" [../src/matmul.cpp:83]   --->   Operation 9091 'fadd' 'add_i52_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 9092 [4/5] (6.01ns)   --->   "%add_i52_2 = fadd i32 %out_conv_load_32, i32 0.468046" [../src/matmul.cpp:83]   --->   Operation 9092 'fadd' 'add_i52_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 9093 [5/5] (6.01ns)   --->   "%add_i52_3 = fadd i32 %out_conv_load_33, i32 0.329552" [../src/matmul.cpp:83]   --->   Operation 9093 'fadd' 'add_i52_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 9094 [5/5] (6.01ns)   --->   "%add_i52_4 = fadd i32 %out_conv_load_34, i32 -0.025235" [../src/matmul.cpp:83]   --->   Operation 9094 'fadd' 'add_i52_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 9095 [1/2] (1.35ns)   --->   "%out_conv_load_35 = load i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 9095 'load' 'out_conv_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1053 : Operation 9096 [1/2] (1.35ns)   --->   "%out_conv_load_36 = load i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 9096 'load' 'out_conv_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1053 : Operation 9097 [2/2] (1.35ns)   --->   "%out_conv_load_37 = load i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 9097 'load' 'out_conv_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1054 <SV = 1052> <Delay = 6.01>
ST_1054 : Operation 9098 [2/5] (6.01ns)   --->   "%add_i2 = fadd i32 %out_conv_load_39, i32 -0.0726119" [../src/matmul.cpp:83]   --->   Operation 9098 'fadd' 'add_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9099 [3/5] (6.01ns)   --->   "%add_i52_1 = fadd i32 %out_conv_load_31, i32 0.463321" [../src/matmul.cpp:83]   --->   Operation 9099 'fadd' 'add_i52_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9100 [3/5] (6.01ns)   --->   "%add_i52_2 = fadd i32 %out_conv_load_32, i32 0.468046" [../src/matmul.cpp:83]   --->   Operation 9100 'fadd' 'add_i52_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9101 [4/5] (6.01ns)   --->   "%add_i52_3 = fadd i32 %out_conv_load_33, i32 0.329552" [../src/matmul.cpp:83]   --->   Operation 9101 'fadd' 'add_i52_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9102 [4/5] (6.01ns)   --->   "%add_i52_4 = fadd i32 %out_conv_load_34, i32 -0.025235" [../src/matmul.cpp:83]   --->   Operation 9102 'fadd' 'add_i52_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9103 [5/5] (6.01ns)   --->   "%add_i52_5 = fadd i32 %out_conv_load_35, i32 0.0606004" [../src/matmul.cpp:83]   --->   Operation 9103 'fadd' 'add_i52_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9104 [5/5] (6.01ns)   --->   "%add_i52_6 = fadd i32 %out_conv_load_36, i32 -0.0485144" [../src/matmul.cpp:83]   --->   Operation 9104 'fadd' 'add_i52_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 9105 [1/2] (1.35ns)   --->   "%out_conv_load_37 = load i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 9105 'load' 'out_conv_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1055 <SV = 1053> <Delay = 6.01>
ST_1055 : Operation 9106 [1/5] (6.01ns)   --->   "%add_i2 = fadd i32 %out_conv_load_39, i32 -0.0726119" [../src/matmul.cpp:83]   --->   Operation 9106 'fadd' 'add_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9107 [2/5] (6.01ns)   --->   "%add_i52_1 = fadd i32 %out_conv_load_31, i32 0.463321" [../src/matmul.cpp:83]   --->   Operation 9107 'fadd' 'add_i52_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9108 [2/5] (6.01ns)   --->   "%add_i52_2 = fadd i32 %out_conv_load_32, i32 0.468046" [../src/matmul.cpp:83]   --->   Operation 9108 'fadd' 'add_i52_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9109 [3/5] (6.01ns)   --->   "%add_i52_3 = fadd i32 %out_conv_load_33, i32 0.329552" [../src/matmul.cpp:83]   --->   Operation 9109 'fadd' 'add_i52_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9110 [3/5] (6.01ns)   --->   "%add_i52_4 = fadd i32 %out_conv_load_34, i32 -0.025235" [../src/matmul.cpp:83]   --->   Operation 9110 'fadd' 'add_i52_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9111 [4/5] (6.01ns)   --->   "%add_i52_5 = fadd i32 %out_conv_load_35, i32 0.0606004" [../src/matmul.cpp:83]   --->   Operation 9111 'fadd' 'add_i52_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9112 [4/5] (6.01ns)   --->   "%add_i52_6 = fadd i32 %out_conv_load_36, i32 -0.0485144" [../src/matmul.cpp:83]   --->   Operation 9112 'fadd' 'add_i52_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 9113 [5/5] (6.01ns)   --->   "%add_i52_7 = fadd i32 %out_conv_load_37, i32 0.302632" [../src/matmul.cpp:83]   --->   Operation 9113 'fadd' 'add_i52_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 1054> <Delay = 6.01>
ST_1056 : Operation 9114 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i2, i11 %out_conv_addr_31" [../src/matmul.cpp:83]   --->   Operation 9114 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1056 : Operation 9115 [1/5] (6.01ns)   --->   "%add_i52_1 = fadd i32 %out_conv_load_31, i32 0.463321" [../src/matmul.cpp:83]   --->   Operation 9115 'fadd' 'add_i52_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9116 [1/5] (6.01ns)   --->   "%add_i52_2 = fadd i32 %out_conv_load_32, i32 0.468046" [../src/matmul.cpp:83]   --->   Operation 9116 'fadd' 'add_i52_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9117 [2/5] (6.01ns)   --->   "%add_i52_3 = fadd i32 %out_conv_load_33, i32 0.329552" [../src/matmul.cpp:83]   --->   Operation 9117 'fadd' 'add_i52_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9118 [2/5] (6.01ns)   --->   "%add_i52_4 = fadd i32 %out_conv_load_34, i32 -0.025235" [../src/matmul.cpp:83]   --->   Operation 9118 'fadd' 'add_i52_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9119 [3/5] (6.01ns)   --->   "%add_i52_5 = fadd i32 %out_conv_load_35, i32 0.0606004" [../src/matmul.cpp:83]   --->   Operation 9119 'fadd' 'add_i52_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9120 [3/5] (6.01ns)   --->   "%add_i52_6 = fadd i32 %out_conv_load_36, i32 -0.0485144" [../src/matmul.cpp:83]   --->   Operation 9120 'fadd' 'add_i52_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9121 [4/5] (6.01ns)   --->   "%add_i52_7 = fadd i32 %out_conv_load_37, i32 0.302632" [../src/matmul.cpp:83]   --->   Operation 9121 'fadd' 'add_i52_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9122 [1/1] (0.00ns)   --->   "%bitcast_ln94_510 = bitcast i32 %add_i2" [../src/matmul.cpp:94]   --->   Operation 9122 'bitcast' 'bitcast_ln94_510' <Predicate = true> <Delay = 0.00>
ST_1056 : Operation 9123 [1/1] (0.00ns)   --->   "%tmp_1019 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_510, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9123 'partselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_1056 : Operation 9124 [1/1] (0.00ns)   --->   "%trunc_ln94_510 = trunc i32 %bitcast_ln94_510" [../src/matmul.cpp:94]   --->   Operation 9124 'trunc' 'trunc_ln94_510' <Predicate = true> <Delay = 0.00>
ST_1056 : Operation 9125 [1/1] (0.85ns)   --->   "%icmp_ln94_1020 = icmp_ne  i8 %tmp_1019, i8 255" [../src/matmul.cpp:94]   --->   Operation 9125 'icmp' 'icmp_ln94_1020' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9126 [1/1] (0.97ns)   --->   "%icmp_ln94_1021 = icmp_eq  i23 %trunc_ln94_510, i23 0" [../src/matmul.cpp:94]   --->   Operation 9126 'icmp' 'icmp_ln94_1021' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 9127 [2/2] (3.34ns)   --->   "%tmp_1020 = fcmp_olt  i32 %add_i2, i32 0" [../src/matmul.cpp:94]   --->   Operation 9127 'fcmp' 'tmp_1020' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 1055> <Delay = 6.01>
ST_1057 : Operation 9128 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_1, i11 %out_conv_addr" [../src/matmul.cpp:83]   --->   Operation 9128 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1057 : Operation 9129 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_2, i11 %out_conv_addr_1" [../src/matmul.cpp:83]   --->   Operation 9129 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1057 : Operation 9130 [1/5] (6.01ns)   --->   "%add_i52_3 = fadd i32 %out_conv_load_33, i32 0.329552" [../src/matmul.cpp:83]   --->   Operation 9130 'fadd' 'add_i52_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9131 [1/5] (6.01ns)   --->   "%add_i52_4 = fadd i32 %out_conv_load_34, i32 -0.025235" [../src/matmul.cpp:83]   --->   Operation 9131 'fadd' 'add_i52_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9132 [2/5] (6.01ns)   --->   "%add_i52_5 = fadd i32 %out_conv_load_35, i32 0.0606004" [../src/matmul.cpp:83]   --->   Operation 9132 'fadd' 'add_i52_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9133 [2/5] (6.01ns)   --->   "%add_i52_6 = fadd i32 %out_conv_load_36, i32 -0.0485144" [../src/matmul.cpp:83]   --->   Operation 9133 'fadd' 'add_i52_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9134 [3/5] (6.01ns)   --->   "%add_i52_7 = fadd i32 %out_conv_load_37, i32 0.302632" [../src/matmul.cpp:83]   --->   Operation 9134 'fadd' 'add_i52_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9135 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_510)   --->   "%or_ln94_510 = or i1 %icmp_ln94_1021, i1 %icmp_ln94_1020" [../src/matmul.cpp:94]   --->   Operation 9135 'or' 'or_ln94_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9136 [1/2] (3.34ns)   --->   "%tmp_1020 = fcmp_olt  i32 %add_i2, i32 0" [../src/matmul.cpp:94]   --->   Operation 9136 'fcmp' 'tmp_1020' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 9137 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_510 = and i1 %or_ln94_510, i1 %tmp_1020" [../src/matmul.cpp:94]   --->   Operation 9137 'and' 'and_ln94_510' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 1058 <SV = 1056> <Delay = 6.01>
ST_1058 : Operation 9138 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_3, i11 %out_conv_addr_2" [../src/matmul.cpp:83]   --->   Operation 9138 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1058 : Operation 9139 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_4, i11 %out_conv_addr_3" [../src/matmul.cpp:83]   --->   Operation 9139 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1058 : Operation 9140 [1/5] (6.01ns)   --->   "%add_i52_5 = fadd i32 %out_conv_load_35, i32 0.0606004" [../src/matmul.cpp:83]   --->   Operation 9140 'fadd' 'add_i52_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1058 : Operation 9141 [1/5] (6.01ns)   --->   "%add_i52_6 = fadd i32 %out_conv_load_36, i32 -0.0485144" [../src/matmul.cpp:83]   --->   Operation 9141 'fadd' 'add_i52_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1058 : Operation 9142 [2/5] (6.01ns)   --->   "%add_i52_7 = fadd i32 %out_conv_load_37, i32 0.302632" [../src/matmul.cpp:83]   --->   Operation 9142 'fadd' 'add_i52_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1059 <SV = 1057> <Delay = 6.01>
ST_1059 : Operation 9143 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_5, i11 %out_conv_addr_4" [../src/matmul.cpp:83]   --->   Operation 9143 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1059 : Operation 9144 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_6, i11 %out_conv_addr_5" [../src/matmul.cpp:83]   --->   Operation 9144 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1059 : Operation 9145 [1/5] (6.01ns)   --->   "%add_i52_7 = fadd i32 %out_conv_load_37, i32 0.302632" [../src/matmul.cpp:83]   --->   Operation 9145 'fadd' 'add_i52_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 1058> <Delay = 3.34>
ST_1060 : Operation 9146 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i52_7, i11 %out_conv_addr_6" [../src/matmul.cpp:83]   --->   Operation 9146 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1060 : Operation 9147 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_510, void %_Z4reluPfS_i.exit47125._crit_edge, void" [../src/matmul.cpp:94]   --->   Operation 9147 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1060 : Operation 9148 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_31" [../src/matmul.cpp:95]   --->   Operation 9148 'store' 'store_ln95' <Predicate = (and_ln94_510)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1060 : Operation 9149 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit47125._crit_edge" [../src/matmul.cpp:95]   --->   Operation 9149 'br' 'br_ln95' <Predicate = (and_ln94_510)> <Delay = 0.00>
ST_1060 : Operation 9150 [1/1] (0.00ns)   --->   "%bitcast_ln94_511 = bitcast i32 %add_i52_1" [../src/matmul.cpp:94]   --->   Operation 9150 'bitcast' 'bitcast_ln94_511' <Predicate = true> <Delay = 0.00>
ST_1060 : Operation 9151 [1/1] (0.00ns)   --->   "%tmp_1021 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_511, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9151 'partselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_1060 : Operation 9152 [1/1] (0.00ns)   --->   "%trunc_ln94_511 = trunc i32 %bitcast_ln94_511" [../src/matmul.cpp:94]   --->   Operation 9152 'trunc' 'trunc_ln94_511' <Predicate = true> <Delay = 0.00>
ST_1060 : Operation 9153 [1/1] (0.85ns)   --->   "%icmp_ln94_1022 = icmp_ne  i8 %tmp_1021, i8 255" [../src/matmul.cpp:94]   --->   Operation 9153 'icmp' 'icmp_ln94_1022' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1060 : Operation 9154 [1/1] (0.97ns)   --->   "%icmp_ln94_1023 = icmp_eq  i23 %trunc_ln94_511, i23 0" [../src/matmul.cpp:94]   --->   Operation 9154 'icmp' 'icmp_ln94_1023' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1060 : Operation 9155 [2/2] (3.34ns)   --->   "%tmp_1022 = fcmp_olt  i32 %add_i52_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 9155 'fcmp' 'tmp_1022' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 1059> <Delay = 5.03>
ST_1061 : Operation 9156 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_511)   --->   "%or_ln94_511 = or i1 %icmp_ln94_1023, i1 %icmp_ln94_1022" [../src/matmul.cpp:94]   --->   Operation 9156 'or' 'or_ln94_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 9157 [1/2] (3.34ns)   --->   "%tmp_1022 = fcmp_olt  i32 %add_i52_1, i32 0" [../src/matmul.cpp:94]   --->   Operation 9157 'fcmp' 'tmp_1022' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 9158 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_511 = and i1 %or_ln94_511, i1 %tmp_1022" [../src/matmul.cpp:94]   --->   Operation 9158 'and' 'and_ln94_511' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 9159 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_511, void %._crit_edge6, void" [../src/matmul.cpp:94]   --->   Operation 9159 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 9160 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr" [../src/matmul.cpp:95]   --->   Operation 9160 'store' 'store_ln95' <Predicate = (and_ln94_511)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1061 : Operation 9161 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge6" [../src/matmul.cpp:95]   --->   Operation 9161 'br' 'br_ln95' <Predicate = (and_ln94_511)> <Delay = 0.00>
ST_1061 : Operation 9162 [1/1] (0.00ns)   --->   "%bitcast_ln94_512 = bitcast i32 %add_i52_2" [../src/matmul.cpp:94]   --->   Operation 9162 'bitcast' 'bitcast_ln94_512' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 9163 [1/1] (0.00ns)   --->   "%tmp_1023 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_512, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9163 'partselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 9164 [1/1] (0.00ns)   --->   "%trunc_ln94_512 = trunc i32 %bitcast_ln94_512" [../src/matmul.cpp:94]   --->   Operation 9164 'trunc' 'trunc_ln94_512' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 9165 [1/1] (0.85ns)   --->   "%icmp_ln94_1024 = icmp_ne  i8 %tmp_1023, i8 255" [../src/matmul.cpp:94]   --->   Operation 9165 'icmp' 'icmp_ln94_1024' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 9166 [1/1] (0.97ns)   --->   "%icmp_ln94_1025 = icmp_eq  i23 %trunc_ln94_512, i23 0" [../src/matmul.cpp:94]   --->   Operation 9166 'icmp' 'icmp_ln94_1025' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 9167 [2/2] (3.34ns)   --->   "%tmp_1024 = fcmp_olt  i32 %add_i52_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 9167 'fcmp' 'tmp_1024' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1062 <SV = 1060> <Delay = 5.03>
ST_1062 : Operation 9168 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_512)   --->   "%or_ln94_512 = or i1 %icmp_ln94_1025, i1 %icmp_ln94_1024" [../src/matmul.cpp:94]   --->   Operation 9168 'or' 'or_ln94_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 9169 [1/2] (3.34ns)   --->   "%tmp_1024 = fcmp_olt  i32 %add_i52_2, i32 0" [../src/matmul.cpp:94]   --->   Operation 9169 'fcmp' 'tmp_1024' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 9170 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_512 = and i1 %or_ln94_512, i1 %tmp_1024" [../src/matmul.cpp:94]   --->   Operation 9170 'and' 'and_ln94_512' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 9171 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_512, void %._crit_edge7, void" [../src/matmul.cpp:94]   --->   Operation 9171 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 9172 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_1" [../src/matmul.cpp:95]   --->   Operation 9172 'store' 'store_ln95' <Predicate = (and_ln94_512)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1062 : Operation 9173 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge7" [../src/matmul.cpp:95]   --->   Operation 9173 'br' 'br_ln95' <Predicate = (and_ln94_512)> <Delay = 0.00>
ST_1062 : Operation 9174 [1/1] (0.00ns)   --->   "%bitcast_ln94_513 = bitcast i32 %add_i52_3" [../src/matmul.cpp:94]   --->   Operation 9174 'bitcast' 'bitcast_ln94_513' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 9175 [1/1] (0.00ns)   --->   "%tmp_1025 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_513, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9175 'partselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 9176 [1/1] (0.00ns)   --->   "%trunc_ln94_513 = trunc i32 %bitcast_ln94_513" [../src/matmul.cpp:94]   --->   Operation 9176 'trunc' 'trunc_ln94_513' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 9177 [1/1] (0.85ns)   --->   "%icmp_ln94_1026 = icmp_ne  i8 %tmp_1025, i8 255" [../src/matmul.cpp:94]   --->   Operation 9177 'icmp' 'icmp_ln94_1026' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 9178 [1/1] (0.97ns)   --->   "%icmp_ln94_1027 = icmp_eq  i23 %trunc_ln94_513, i23 0" [../src/matmul.cpp:94]   --->   Operation 9178 'icmp' 'icmp_ln94_1027' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 9179 [2/2] (3.34ns)   --->   "%tmp_1026 = fcmp_olt  i32 %add_i52_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 9179 'fcmp' 'tmp_1026' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1063 <SV = 1061> <Delay = 5.03>
ST_1063 : Operation 9180 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_513)   --->   "%or_ln94_513 = or i1 %icmp_ln94_1027, i1 %icmp_ln94_1026" [../src/matmul.cpp:94]   --->   Operation 9180 'or' 'or_ln94_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 9181 [1/2] (3.34ns)   --->   "%tmp_1026 = fcmp_olt  i32 %add_i52_3, i32 0" [../src/matmul.cpp:94]   --->   Operation 9181 'fcmp' 'tmp_1026' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 9182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_513 = and i1 %or_ln94_513, i1 %tmp_1026" [../src/matmul.cpp:94]   --->   Operation 9182 'and' 'and_ln94_513' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 9183 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_513, void %._crit_edge8, void" [../src/matmul.cpp:94]   --->   Operation 9183 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1063 : Operation 9184 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_2" [../src/matmul.cpp:95]   --->   Operation 9184 'store' 'store_ln95' <Predicate = (and_ln94_513)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1063 : Operation 9185 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge8" [../src/matmul.cpp:95]   --->   Operation 9185 'br' 'br_ln95' <Predicate = (and_ln94_513)> <Delay = 0.00>
ST_1063 : Operation 9186 [1/1] (0.00ns)   --->   "%bitcast_ln94_514 = bitcast i32 %add_i52_4" [../src/matmul.cpp:94]   --->   Operation 9186 'bitcast' 'bitcast_ln94_514' <Predicate = true> <Delay = 0.00>
ST_1063 : Operation 9187 [1/1] (0.00ns)   --->   "%tmp_1027 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_514, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9187 'partselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_1063 : Operation 9188 [1/1] (0.00ns)   --->   "%trunc_ln94_514 = trunc i32 %bitcast_ln94_514" [../src/matmul.cpp:94]   --->   Operation 9188 'trunc' 'trunc_ln94_514' <Predicate = true> <Delay = 0.00>
ST_1063 : Operation 9189 [1/1] (0.85ns)   --->   "%icmp_ln94_1028 = icmp_ne  i8 %tmp_1027, i8 255" [../src/matmul.cpp:94]   --->   Operation 9189 'icmp' 'icmp_ln94_1028' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 9190 [1/1] (0.97ns)   --->   "%icmp_ln94_1029 = icmp_eq  i23 %trunc_ln94_514, i23 0" [../src/matmul.cpp:94]   --->   Operation 9190 'icmp' 'icmp_ln94_1029' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 9191 [2/2] (3.34ns)   --->   "%tmp_1028 = fcmp_olt  i32 %add_i52_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 9191 'fcmp' 'tmp_1028' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 1062> <Delay = 5.03>
ST_1064 : Operation 9192 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_514)   --->   "%or_ln94_514 = or i1 %icmp_ln94_1029, i1 %icmp_ln94_1028" [../src/matmul.cpp:94]   --->   Operation 9192 'or' 'or_ln94_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 9193 [1/2] (3.34ns)   --->   "%tmp_1028 = fcmp_olt  i32 %add_i52_4, i32 0" [../src/matmul.cpp:94]   --->   Operation 9193 'fcmp' 'tmp_1028' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 9194 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_514 = and i1 %or_ln94_514, i1 %tmp_1028" [../src/matmul.cpp:94]   --->   Operation 9194 'and' 'and_ln94_514' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 9195 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_514, void %._crit_edge9, void" [../src/matmul.cpp:94]   --->   Operation 9195 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 9196 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_3" [../src/matmul.cpp:95]   --->   Operation 9196 'store' 'store_ln95' <Predicate = (and_ln94_514)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1064 : Operation 9197 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge9" [../src/matmul.cpp:95]   --->   Operation 9197 'br' 'br_ln95' <Predicate = (and_ln94_514)> <Delay = 0.00>
ST_1064 : Operation 9198 [1/1] (0.00ns)   --->   "%bitcast_ln94_515 = bitcast i32 %add_i52_5" [../src/matmul.cpp:94]   --->   Operation 9198 'bitcast' 'bitcast_ln94_515' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 9199 [1/1] (0.00ns)   --->   "%tmp_1029 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_515, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9199 'partselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 9200 [1/1] (0.00ns)   --->   "%trunc_ln94_515 = trunc i32 %bitcast_ln94_515" [../src/matmul.cpp:94]   --->   Operation 9200 'trunc' 'trunc_ln94_515' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 9201 [1/1] (0.85ns)   --->   "%icmp_ln94_1030 = icmp_ne  i8 %tmp_1029, i8 255" [../src/matmul.cpp:94]   --->   Operation 9201 'icmp' 'icmp_ln94_1030' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 9202 [1/1] (0.97ns)   --->   "%icmp_ln94_1031 = icmp_eq  i23 %trunc_ln94_515, i23 0" [../src/matmul.cpp:94]   --->   Operation 9202 'icmp' 'icmp_ln94_1031' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 9203 [2/2] (3.34ns)   --->   "%tmp_1030 = fcmp_olt  i32 %add_i52_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 9203 'fcmp' 'tmp_1030' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 1063> <Delay = 5.03>
ST_1065 : Operation 9204 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_515)   --->   "%or_ln94_515 = or i1 %icmp_ln94_1031, i1 %icmp_ln94_1030" [../src/matmul.cpp:94]   --->   Operation 9204 'or' 'or_ln94_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 9205 [1/2] (3.34ns)   --->   "%tmp_1030 = fcmp_olt  i32 %add_i52_5, i32 0" [../src/matmul.cpp:94]   --->   Operation 9205 'fcmp' 'tmp_1030' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 9206 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_515 = and i1 %or_ln94_515, i1 %tmp_1030" [../src/matmul.cpp:94]   --->   Operation 9206 'and' 'and_ln94_515' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 9207 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_515, void %._crit_edge10, void" [../src/matmul.cpp:94]   --->   Operation 9207 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 9208 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_4" [../src/matmul.cpp:95]   --->   Operation 9208 'store' 'store_ln95' <Predicate = (and_ln94_515)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1065 : Operation 9209 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge10" [../src/matmul.cpp:95]   --->   Operation 9209 'br' 'br_ln95' <Predicate = (and_ln94_515)> <Delay = 0.00>
ST_1065 : Operation 9210 [1/1] (0.00ns)   --->   "%bitcast_ln94_516 = bitcast i32 %add_i52_6" [../src/matmul.cpp:94]   --->   Operation 9210 'bitcast' 'bitcast_ln94_516' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 9211 [1/1] (0.00ns)   --->   "%tmp_1031 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_516, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9211 'partselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 9212 [1/1] (0.00ns)   --->   "%trunc_ln94_516 = trunc i32 %bitcast_ln94_516" [../src/matmul.cpp:94]   --->   Operation 9212 'trunc' 'trunc_ln94_516' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 9213 [1/1] (0.85ns)   --->   "%icmp_ln94_1032 = icmp_ne  i8 %tmp_1031, i8 255" [../src/matmul.cpp:94]   --->   Operation 9213 'icmp' 'icmp_ln94_1032' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 9214 [1/1] (0.97ns)   --->   "%icmp_ln94_1033 = icmp_eq  i23 %trunc_ln94_516, i23 0" [../src/matmul.cpp:94]   --->   Operation 9214 'icmp' 'icmp_ln94_1033' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 9215 [2/2] (3.34ns)   --->   "%tmp_1032 = fcmp_olt  i32 %add_i52_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 9215 'fcmp' 'tmp_1032' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1066 <SV = 1064> <Delay = 5.03>
ST_1066 : Operation 9216 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_516)   --->   "%or_ln94_516 = or i1 %icmp_ln94_1033, i1 %icmp_ln94_1032" [../src/matmul.cpp:94]   --->   Operation 9216 'or' 'or_ln94_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 9217 [1/2] (3.34ns)   --->   "%tmp_1032 = fcmp_olt  i32 %add_i52_6, i32 0" [../src/matmul.cpp:94]   --->   Operation 9217 'fcmp' 'tmp_1032' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 9218 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_516 = and i1 %or_ln94_516, i1 %tmp_1032" [../src/matmul.cpp:94]   --->   Operation 9218 'and' 'and_ln94_516' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 9219 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_516, void %._crit_edge11, void" [../src/matmul.cpp:94]   --->   Operation 9219 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 9220 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_5" [../src/matmul.cpp:95]   --->   Operation 9220 'store' 'store_ln95' <Predicate = (and_ln94_516)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1066 : Operation 9221 [1/1] (0.00ns)   --->   "%br_ln95 = br void %._crit_edge11" [../src/matmul.cpp:95]   --->   Operation 9221 'br' 'br_ln95' <Predicate = (and_ln94_516)> <Delay = 0.00>
ST_1066 : Operation 9222 [1/1] (0.00ns)   --->   "%bitcast_ln94_517 = bitcast i32 %add_i52_7" [../src/matmul.cpp:94]   --->   Operation 9222 'bitcast' 'bitcast_ln94_517' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 9223 [1/1] (0.00ns)   --->   "%tmp_1033 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln94_517, i32 23, i32 30" [../src/matmul.cpp:94]   --->   Operation 9223 'partselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 9224 [1/1] (0.00ns)   --->   "%trunc_ln94_517 = trunc i32 %bitcast_ln94_517" [../src/matmul.cpp:94]   --->   Operation 9224 'trunc' 'trunc_ln94_517' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 9225 [1/1] (0.85ns)   --->   "%icmp_ln94_1034 = icmp_ne  i8 %tmp_1033, i8 255" [../src/matmul.cpp:94]   --->   Operation 9225 'icmp' 'icmp_ln94_1034' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 9226 [1/1] (0.97ns)   --->   "%icmp_ln94_1035 = icmp_eq  i23 %trunc_ln94_517, i23 0" [../src/matmul.cpp:94]   --->   Operation 9226 'icmp' 'icmp_ln94_1035' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 9227 [2/2] (3.34ns)   --->   "%tmp_1034 = fcmp_olt  i32 %add_i52_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 9227 'fcmp' 'tmp_1034' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1067 <SV = 1065> <Delay = 5.03>
ST_1067 : Operation 9228 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_517)   --->   "%or_ln94_517 = or i1 %icmp_ln94_1035, i1 %icmp_ln94_1034" [../src/matmul.cpp:94]   --->   Operation 9228 'or' 'or_ln94_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 9229 [1/2] (3.34ns)   --->   "%tmp_1034 = fcmp_olt  i32 %add_i52_7, i32 0" [../src/matmul.cpp:94]   --->   Operation 9229 'fcmp' 'tmp_1034' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 9230 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_517 = and i1 %or_ln94_517, i1 %tmp_1034" [../src/matmul.cpp:94]   --->   Operation 9230 'and' 'and_ln94_517' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 9231 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94_517, void %_Z4reluPfS_i.exit63123, void" [../src/matmul.cpp:94]   --->   Operation 9231 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1067 : Operation 9232 [1/1] (1.35ns)   --->   "%store_ln95 = store i32 0, i11 %out_conv_addr_6" [../src/matmul.cpp:95]   --->   Operation 9232 'store' 'store_ln95' <Predicate = (and_ln94_517)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1067 : Operation 9233 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_Z4reluPfS_i.exit63123" [../src/matmul.cpp:95]   --->   Operation 9233 'br' 'br_ln95' <Predicate = (and_ln94_517)> <Delay = 0.00>

State 1068 <SV = 1066> <Delay = 0.00>
ST_1068 : Operation 9234 [2/2] (0.00ns)   --->   "%call_ln160 = call void @mat_mul.3, i32 %out_conv, i32 %out_pool, i32 %layer10_weights" [../src/matmul.cpp:160]   --->   Operation 9234 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 1069 <SV = 1067> <Delay = 0.00>
ST_1069 : Operation 9235 [1/2] (0.00ns)   --->   "%call_ln160 = call void @mat_mul.3, i32 %out_conv, i32 %out_pool, i32 %layer10_weights" [../src/matmul.cpp:160]   --->   Operation 9235 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 1070 <SV = 1068> <Delay = 1.35>
ST_1070 : Operation 9236 [2/2] (1.35ns)   --->   "%out_pool_load_479 = load i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 9236 'load' 'out_pool_load_479' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1071 <SV = 1069> <Delay = 1.35>
ST_1071 : Operation 9237 [1/2] (1.35ns)   --->   "%out_pool_load_479 = load i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 9237 'load' 'out_pool_load_479' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1071 : Operation 9238 [2/2] (1.35ns)   --->   "%out_pool_load_474 = load i11 %out_pool_addr" [../src/matmul.cpp:83]   --->   Operation 9238 'load' 'out_pool_load_474' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1072 <SV = 1070> <Delay = 6.01>
ST_1072 : Operation 9239 [5/5] (6.01ns)   --->   "%add_i3 = fadd i32 %out_pool_load_479, i32 0.298021" [../src/matmul.cpp:83]   --->   Operation 9239 'fadd' 'add_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1072 : Operation 9240 [1/2] (1.35ns)   --->   "%out_pool_load_474 = load i11 %out_pool_addr" [../src/matmul.cpp:83]   --->   Operation 9240 'load' 'out_pool_load_474' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 1073 <SV = 1071> <Delay = 6.01>
ST_1073 : Operation 9241 [4/5] (6.01ns)   --->   "%add_i3 = fadd i32 %out_pool_load_479, i32 0.298021" [../src/matmul.cpp:83]   --->   Operation 9241 'fadd' 'add_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1073 : Operation 9242 [5/5] (6.01ns)   --->   "%add_i68_1 = fadd i32 %out_pool_load_474, i32 0.436747" [../src/matmul.cpp:83]   --->   Operation 9242 'fadd' 'add_i68_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1074 <SV = 1072> <Delay = 6.01>
ST_1074 : Operation 9243 [3/5] (6.01ns)   --->   "%add_i3 = fadd i32 %out_pool_load_479, i32 0.298021" [../src/matmul.cpp:83]   --->   Operation 9243 'fadd' 'add_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1074 : Operation 9244 [4/5] (6.01ns)   --->   "%add_i68_1 = fadd i32 %out_pool_load_474, i32 0.436747" [../src/matmul.cpp:83]   --->   Operation 9244 'fadd' 'add_i68_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1075 <SV = 1073> <Delay = 6.01>
ST_1075 : Operation 9245 [2/5] (6.01ns)   --->   "%add_i3 = fadd i32 %out_pool_load_479, i32 0.298021" [../src/matmul.cpp:83]   --->   Operation 9245 'fadd' 'add_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 9246 [3/5] (6.01ns)   --->   "%add_i68_1 = fadd i32 %out_pool_load_474, i32 0.436747" [../src/matmul.cpp:83]   --->   Operation 9246 'fadd' 'add_i68_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 1074> <Delay = 6.80>
ST_1076 : Operation 9247 [1/5] (6.01ns)   --->   "%add_i3 = fadd i32 %out_pool_load_479, i32 0.298021" [../src/matmul.cpp:83]   --->   Operation 9247 'fadd' 'add_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1076 : Operation 9248 [2/5] (6.01ns)   --->   "%add_i68_1 = fadd i32 %out_pool_load_474, i32 0.436747" [../src/matmul.cpp:83]   --->   Operation 9248 'fadd' 'add_i68_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1076 : Operation 9249 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i32 %add_i3" [../src/matmul.cpp:163]   --->   Operation 9249 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_1076 : Operation 9250 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 0" [../src/matmul.cpp:163]   --->   Operation 9250 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1076 : Operation 9251 [1/1] (0.79ns)   --->   "%store_ln163 = store i32 %bitcast_ln163, i1 %output_addr" [../src/matmul.cpp:163]   --->   Operation 9251 'store' 'store_ln163' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

State 1077 <SV = 1075> <Delay = 6.80>
ST_1077 : Operation 9252 [1/1] (1.35ns)   --->   "%store_ln83 = store i32 %add_i3, i11 %out_pool_addr_363" [../src/matmul.cpp:83]   --->   Operation 9252 'store' 'store_ln83' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_1077 : Operation 9253 [1/5] (6.01ns)   --->   "%add_i68_1 = fadd i32 %out_pool_load_474, i32 0.436747" [../src/matmul.cpp:83]   --->   Operation 9253 'fadd' 'add_i68_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1077 : Operation 9254 [1/1] (0.00ns)   --->   "%bitcast_ln164 = bitcast i32 %add_i68_1" [../src/matmul.cpp:164]   --->   Operation 9254 'bitcast' 'bitcast_ln164' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 9255 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output_r, i64 0, i64 1" [../src/matmul.cpp:164]   --->   Operation 9255 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 9256 [1/1] (0.79ns)   --->   "%store_ln164 = store i32 %bitcast_ln164, i1 %output_addr_1" [../src/matmul.cpp:164]   --->   Operation 9256 'store' 'store_ln164' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_1077 : Operation 9257 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [../src/matmul.cpp:166]   --->   Operation 9257 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/matmul.cpp:125) with incoming values : ('add_ln125', ../src/matmul.cpp:125) [25]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/matmul.cpp:125) with incoming values : ('add_ln125', ../src/matmul.cpp:125) [25]  (0 ns)
	'getelementptr' operation ('input_img_addr', ../src/matmul.cpp:126) [34]  (0 ns)
	'load' operation ('input_img_load', ../src/matmul.cpp:126) on array 'input_img' [35]  (1.35 ns)

 <State 3>: 2.7ns
The critical path consists of the following:
	'load' operation ('input_img_load', ../src/matmul.cpp:126) on array 'input_img' [35]  (1.35 ns)
	'store' operation ('store_ln126', ../src/matmul.cpp:126) of variable 'bitcast_ln126', ../src/matmul.cpp:126 on array 'img', ../src/matmul.cpp:121 [38]  (1.35 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'call' operation ('call_ln129', ../src/matmul.cpp:129) to 'applySingleKernel' [42]  (1.43 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln130', ../src/matmul.cpp:130) to 'maxPooling' [44]  (4.05 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('input', ../src/matmul.cpp:130) [43]  (0 ns)
	'load' operation ('out_pool_load_475', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [45]  (1.35 ns)

 <State 9>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_475', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [45]  (1.35 ns)
	'fcmp' operation ('tmp_1', ../src/matmul.cpp:94) [52]  (3.35 ns)

 <State 10>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/matmul.cpp:94) [52]  (3.35 ns)
	'and' operation ('and_ln94', ../src/matmul.cpp:94) [53]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 11>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [60]  (1.35 ns)
	'fcmp' operation ('tmp_3', ../src/matmul.cpp:94) [67]  (3.35 ns)

 <State 12>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', ../src/matmul.cpp:94) [67]  (3.35 ns)
	'and' operation ('and_ln94_1', ../src/matmul.cpp:94) [68]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 13>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_1', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [75]  (1.35 ns)
	'fcmp' operation ('tmp_5', ../src/matmul.cpp:94) [82]  (3.35 ns)

 <State 14>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/matmul.cpp:94) [82]  (3.35 ns)
	'and' operation ('and_ln94_2', ../src/matmul.cpp:94) [83]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 15>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_2', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [90]  (1.35 ns)
	'fcmp' operation ('tmp_7', ../src/matmul.cpp:94) [97]  (3.35 ns)

 <State 16>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ../src/matmul.cpp:94) [97]  (3.35 ns)
	'and' operation ('and_ln94_3', ../src/matmul.cpp:94) [98]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 17>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_3', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [105]  (1.35 ns)
	'fcmp' operation ('tmp_9', ../src/matmul.cpp:94) [112]  (3.35 ns)

 <State 18>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', ../src/matmul.cpp:94) [112]  (3.35 ns)
	'and' operation ('and_ln94_4', ../src/matmul.cpp:94) [113]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 19>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_4', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [120]  (1.35 ns)
	'fcmp' operation ('tmp_10', ../src/matmul.cpp:94) [127]  (3.35 ns)

 <State 20>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', ../src/matmul.cpp:94) [127]  (3.35 ns)
	'and' operation ('and_ln94_5', ../src/matmul.cpp:94) [128]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 21>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_5', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [135]  (1.35 ns)
	'fcmp' operation ('tmp_12', ../src/matmul.cpp:94) [142]  (3.35 ns)

 <State 22>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', ../src/matmul.cpp:94) [142]  (3.35 ns)
	'and' operation ('and_ln94_6', ../src/matmul.cpp:94) [143]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 23>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_6', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [150]  (1.35 ns)
	'fcmp' operation ('tmp_14', ../src/matmul.cpp:94) [157]  (3.35 ns)

 <State 24>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', ../src/matmul.cpp:94) [157]  (3.35 ns)
	'and' operation ('and_ln94_7', ../src/matmul.cpp:94) [158]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 25>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_7', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [165]  (1.35 ns)
	'fcmp' operation ('tmp_16', ../src/matmul.cpp:94) [172]  (3.35 ns)

 <State 26>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', ../src/matmul.cpp:94) [172]  (3.35 ns)
	'and' operation ('and_ln94_8', ../src/matmul.cpp:94) [173]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 27>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_8', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [180]  (1.35 ns)
	'fcmp' operation ('tmp_18', ../src/matmul.cpp:94) [187]  (3.35 ns)

 <State 28>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', ../src/matmul.cpp:94) [187]  (3.35 ns)
	'and' operation ('and_ln94_9', ../src/matmul.cpp:94) [188]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 29>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_9', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [195]  (1.35 ns)
	'fcmp' operation ('tmp_20', ../src/matmul.cpp:94) [202]  (3.35 ns)

 <State 30>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', ../src/matmul.cpp:94) [202]  (3.35 ns)
	'and' operation ('and_ln94_10', ../src/matmul.cpp:94) [203]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 31>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_10', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [210]  (1.35 ns)
	'fcmp' operation ('tmp_22', ../src/matmul.cpp:94) [217]  (3.35 ns)

 <State 32>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', ../src/matmul.cpp:94) [217]  (3.35 ns)
	'and' operation ('and_ln94_11', ../src/matmul.cpp:94) [218]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 33>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_11', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [225]  (1.35 ns)
	'fcmp' operation ('tmp_24', ../src/matmul.cpp:94) [232]  (3.35 ns)

 <State 34>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', ../src/matmul.cpp:94) [232]  (3.35 ns)
	'and' operation ('and_ln94_12', ../src/matmul.cpp:94) [233]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 35>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_12', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [240]  (1.35 ns)
	'fcmp' operation ('tmp_26', ../src/matmul.cpp:94) [247]  (3.35 ns)

 <State 36>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', ../src/matmul.cpp:94) [247]  (3.35 ns)
	'and' operation ('and_ln94_13', ../src/matmul.cpp:94) [248]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 37>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_13', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [255]  (1.35 ns)
	'fcmp' operation ('tmp_28', ../src/matmul.cpp:94) [262]  (3.35 ns)

 <State 38>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', ../src/matmul.cpp:94) [262]  (3.35 ns)
	'and' operation ('and_ln94_14', ../src/matmul.cpp:94) [263]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 39>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_14', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [270]  (1.35 ns)
	'fcmp' operation ('tmp_30', ../src/matmul.cpp:94) [277]  (3.35 ns)

 <State 40>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', ../src/matmul.cpp:94) [277]  (3.35 ns)
	'and' operation ('and_ln94_15', ../src/matmul.cpp:94) [278]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 41>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_15', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [285]  (1.35 ns)
	'fcmp' operation ('tmp_32', ../src/matmul.cpp:94) [292]  (3.35 ns)

 <State 42>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', ../src/matmul.cpp:94) [292]  (3.35 ns)
	'and' operation ('and_ln94_16', ../src/matmul.cpp:94) [293]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 43>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_16', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [300]  (1.35 ns)
	'fcmp' operation ('tmp_34', ../src/matmul.cpp:94) [307]  (3.35 ns)

 <State 44>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/matmul.cpp:94) [307]  (3.35 ns)
	'and' operation ('and_ln94_17', ../src/matmul.cpp:94) [308]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 45>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_17', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [315]  (1.35 ns)
	'fcmp' operation ('tmp_36', ../src/matmul.cpp:94) [322]  (3.35 ns)

 <State 46>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', ../src/matmul.cpp:94) [322]  (3.35 ns)
	'and' operation ('and_ln94_18', ../src/matmul.cpp:94) [323]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 47>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_18', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [330]  (1.35 ns)
	'fcmp' operation ('tmp_38', ../src/matmul.cpp:94) [337]  (3.35 ns)

 <State 48>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', ../src/matmul.cpp:94) [337]  (3.35 ns)
	'and' operation ('and_ln94_19', ../src/matmul.cpp:94) [338]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 49>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_19', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [345]  (1.35 ns)
	'fcmp' operation ('tmp_40', ../src/matmul.cpp:94) [352]  (3.35 ns)

 <State 50>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', ../src/matmul.cpp:94) [352]  (3.35 ns)
	'and' operation ('and_ln94_20', ../src/matmul.cpp:94) [353]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 51>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_20', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [360]  (1.35 ns)
	'fcmp' operation ('tmp_42', ../src/matmul.cpp:94) [367]  (3.35 ns)

 <State 52>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_42', ../src/matmul.cpp:94) [367]  (3.35 ns)
	'and' operation ('and_ln94_21', ../src/matmul.cpp:94) [368]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 53>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_21', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [375]  (1.35 ns)
	'fcmp' operation ('tmp_44', ../src/matmul.cpp:94) [382]  (3.35 ns)

 <State 54>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_44', ../src/matmul.cpp:94) [382]  (3.35 ns)
	'and' operation ('and_ln94_22', ../src/matmul.cpp:94) [383]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 55>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_22', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [390]  (1.35 ns)
	'fcmp' operation ('tmp_46', ../src/matmul.cpp:94) [397]  (3.35 ns)

 <State 56>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', ../src/matmul.cpp:94) [397]  (3.35 ns)
	'and' operation ('and_ln94_23', ../src/matmul.cpp:94) [398]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 57>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_23', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [405]  (1.35 ns)
	'fcmp' operation ('tmp_48', ../src/matmul.cpp:94) [412]  (3.35 ns)

 <State 58>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', ../src/matmul.cpp:94) [412]  (3.35 ns)
	'and' operation ('and_ln94_24', ../src/matmul.cpp:94) [413]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 59>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_24', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [420]  (1.35 ns)
	'fcmp' operation ('tmp_50', ../src/matmul.cpp:94) [427]  (3.35 ns)

 <State 60>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_50', ../src/matmul.cpp:94) [427]  (3.35 ns)
	'and' operation ('and_ln94_25', ../src/matmul.cpp:94) [428]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 61>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_25', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [435]  (1.35 ns)
	'fcmp' operation ('tmp_52', ../src/matmul.cpp:94) [442]  (3.35 ns)

 <State 62>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_52', ../src/matmul.cpp:94) [442]  (3.35 ns)
	'and' operation ('and_ln94_26', ../src/matmul.cpp:94) [443]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 63>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_26', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [450]  (1.35 ns)
	'fcmp' operation ('tmp_54', ../src/matmul.cpp:94) [457]  (3.35 ns)

 <State 64>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_54', ../src/matmul.cpp:94) [457]  (3.35 ns)
	'and' operation ('and_ln94_27', ../src/matmul.cpp:94) [458]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 65>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_27', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [465]  (1.35 ns)
	'fcmp' operation ('tmp_56', ../src/matmul.cpp:94) [472]  (3.35 ns)

 <State 66>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_56', ../src/matmul.cpp:94) [472]  (3.35 ns)
	'and' operation ('and_ln94_28', ../src/matmul.cpp:94) [473]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 67>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_28', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [480]  (1.35 ns)
	'fcmp' operation ('tmp_58', ../src/matmul.cpp:94) [487]  (3.35 ns)

 <State 68>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', ../src/matmul.cpp:94) [487]  (3.35 ns)
	'and' operation ('and_ln94_29', ../src/matmul.cpp:94) [488]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 69>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_29', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [495]  (1.35 ns)
	'fcmp' operation ('tmp_60', ../src/matmul.cpp:94) [502]  (3.35 ns)

 <State 70>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_60', ../src/matmul.cpp:94) [502]  (3.35 ns)
	'and' operation ('and_ln94_30', ../src/matmul.cpp:94) [503]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 71>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_30', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [510]  (1.35 ns)
	'fcmp' operation ('tmp_62', ../src/matmul.cpp:94) [517]  (3.35 ns)

 <State 72>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_62', ../src/matmul.cpp:94) [517]  (3.35 ns)
	'and' operation ('and_ln94_31', ../src/matmul.cpp:94) [518]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 73>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_31', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [525]  (1.35 ns)
	'fcmp' operation ('tmp_64', ../src/matmul.cpp:94) [532]  (3.35 ns)

 <State 74>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', ../src/matmul.cpp:94) [532]  (3.35 ns)
	'and' operation ('and_ln94_32', ../src/matmul.cpp:94) [533]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 75>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_32', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [540]  (1.35 ns)
	'fcmp' operation ('tmp_66', ../src/matmul.cpp:94) [547]  (3.35 ns)

 <State 76>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', ../src/matmul.cpp:94) [547]  (3.35 ns)
	'and' operation ('and_ln94_33', ../src/matmul.cpp:94) [548]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 77>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_33', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [555]  (1.35 ns)
	'fcmp' operation ('tmp_68', ../src/matmul.cpp:94) [562]  (3.35 ns)

 <State 78>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_68', ../src/matmul.cpp:94) [562]  (3.35 ns)
	'and' operation ('and_ln94_34', ../src/matmul.cpp:94) [563]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 79>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_34', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [570]  (1.35 ns)
	'fcmp' operation ('tmp_70', ../src/matmul.cpp:94) [577]  (3.35 ns)

 <State 80>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', ../src/matmul.cpp:94) [577]  (3.35 ns)
	'and' operation ('and_ln94_35', ../src/matmul.cpp:94) [578]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 81>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_35', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [585]  (1.35 ns)
	'fcmp' operation ('tmp_72', ../src/matmul.cpp:94) [592]  (3.35 ns)

 <State 82>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', ../src/matmul.cpp:94) [592]  (3.35 ns)
	'and' operation ('and_ln94_36', ../src/matmul.cpp:94) [593]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 83>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_36', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [600]  (1.35 ns)
	'fcmp' operation ('tmp_74', ../src/matmul.cpp:94) [607]  (3.35 ns)

 <State 84>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', ../src/matmul.cpp:94) [607]  (3.35 ns)
	'and' operation ('and_ln94_37', ../src/matmul.cpp:94) [608]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 85>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_37', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [615]  (1.35 ns)
	'fcmp' operation ('tmp_76', ../src/matmul.cpp:94) [622]  (3.35 ns)

 <State 86>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', ../src/matmul.cpp:94) [622]  (3.35 ns)
	'and' operation ('and_ln94_38', ../src/matmul.cpp:94) [623]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 87>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_38', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [630]  (1.35 ns)
	'fcmp' operation ('tmp_78', ../src/matmul.cpp:94) [637]  (3.35 ns)

 <State 88>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/matmul.cpp:94) [637]  (3.35 ns)
	'and' operation ('and_ln94_39', ../src/matmul.cpp:94) [638]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 89>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_39', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [645]  (1.35 ns)
	'fcmp' operation ('tmp_80', ../src/matmul.cpp:94) [652]  (3.35 ns)

 <State 90>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_80', ../src/matmul.cpp:94) [652]  (3.35 ns)
	'and' operation ('and_ln94_40', ../src/matmul.cpp:94) [653]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 91>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_40', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [660]  (1.35 ns)
	'fcmp' operation ('tmp_82', ../src/matmul.cpp:94) [667]  (3.35 ns)

 <State 92>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_82', ../src/matmul.cpp:94) [667]  (3.35 ns)
	'and' operation ('and_ln94_41', ../src/matmul.cpp:94) [668]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 93>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_41', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [675]  (1.35 ns)
	'fcmp' operation ('tmp_84', ../src/matmul.cpp:94) [682]  (3.35 ns)

 <State 94>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_84', ../src/matmul.cpp:94) [682]  (3.35 ns)
	'and' operation ('and_ln94_42', ../src/matmul.cpp:94) [683]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 95>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_42', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [690]  (1.35 ns)
	'fcmp' operation ('tmp_86', ../src/matmul.cpp:94) [697]  (3.35 ns)

 <State 96>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_86', ../src/matmul.cpp:94) [697]  (3.35 ns)
	'and' operation ('and_ln94_43', ../src/matmul.cpp:94) [698]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 97>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_43', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [705]  (1.35 ns)
	'fcmp' operation ('tmp_88', ../src/matmul.cpp:94) [712]  (3.35 ns)

 <State 98>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', ../src/matmul.cpp:94) [712]  (3.35 ns)
	'and' operation ('and_ln94_44', ../src/matmul.cpp:94) [713]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 99>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_44', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [720]  (1.35 ns)
	'fcmp' operation ('tmp_90', ../src/matmul.cpp:94) [727]  (3.35 ns)

 <State 100>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', ../src/matmul.cpp:94) [727]  (3.35 ns)
	'and' operation ('and_ln94_45', ../src/matmul.cpp:94) [728]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 101>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_45', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [735]  (1.35 ns)
	'fcmp' operation ('tmp_92', ../src/matmul.cpp:94) [742]  (3.35 ns)

 <State 102>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_92', ../src/matmul.cpp:94) [742]  (3.35 ns)
	'and' operation ('and_ln94_46', ../src/matmul.cpp:94) [743]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 103>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_46', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [750]  (1.35 ns)
	'fcmp' operation ('tmp_94', ../src/matmul.cpp:94) [757]  (3.35 ns)

 <State 104>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_94', ../src/matmul.cpp:94) [757]  (3.35 ns)
	'and' operation ('and_ln94_47', ../src/matmul.cpp:94) [758]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 105>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_47', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [765]  (1.35 ns)
	'fcmp' operation ('tmp_96', ../src/matmul.cpp:94) [772]  (3.35 ns)

 <State 106>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_96', ../src/matmul.cpp:94) [772]  (3.35 ns)
	'and' operation ('and_ln94_48', ../src/matmul.cpp:94) [773]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 107>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_48', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [780]  (1.35 ns)
	'fcmp' operation ('tmp_98', ../src/matmul.cpp:94) [787]  (3.35 ns)

 <State 108>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_98', ../src/matmul.cpp:94) [787]  (3.35 ns)
	'and' operation ('and_ln94_49', ../src/matmul.cpp:94) [788]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 109>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_49', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [795]  (1.35 ns)
	'fcmp' operation ('tmp_100', ../src/matmul.cpp:94) [802]  (3.35 ns)

 <State 110>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', ../src/matmul.cpp:94) [802]  (3.35 ns)
	'and' operation ('and_ln94_50', ../src/matmul.cpp:94) [803]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 111>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_50', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [810]  (1.35 ns)
	'fcmp' operation ('tmp_102', ../src/matmul.cpp:94) [817]  (3.35 ns)

 <State 112>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', ../src/matmul.cpp:94) [817]  (3.35 ns)
	'and' operation ('and_ln94_51', ../src/matmul.cpp:94) [818]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 113>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_51', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [825]  (1.35 ns)
	'fcmp' operation ('tmp_104', ../src/matmul.cpp:94) [832]  (3.35 ns)

 <State 114>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_104', ../src/matmul.cpp:94) [832]  (3.35 ns)
	'and' operation ('and_ln94_52', ../src/matmul.cpp:94) [833]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 115>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_52', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [840]  (1.35 ns)
	'fcmp' operation ('tmp_106', ../src/matmul.cpp:94) [847]  (3.35 ns)

 <State 116>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_106', ../src/matmul.cpp:94) [847]  (3.35 ns)
	'and' operation ('and_ln94_53', ../src/matmul.cpp:94) [848]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 117>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_53', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [855]  (1.35 ns)
	'fcmp' operation ('tmp_108', ../src/matmul.cpp:94) [862]  (3.35 ns)

 <State 118>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', ../src/matmul.cpp:94) [862]  (3.35 ns)
	'and' operation ('and_ln94_54', ../src/matmul.cpp:94) [863]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 119>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_54', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [870]  (1.35 ns)
	'fcmp' operation ('tmp_110', ../src/matmul.cpp:94) [877]  (3.35 ns)

 <State 120>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', ../src/matmul.cpp:94) [877]  (3.35 ns)
	'and' operation ('and_ln94_55', ../src/matmul.cpp:94) [878]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 121>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_55', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [885]  (1.35 ns)
	'fcmp' operation ('tmp_112', ../src/matmul.cpp:94) [892]  (3.35 ns)

 <State 122>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', ../src/matmul.cpp:94) [892]  (3.35 ns)
	'and' operation ('and_ln94_56', ../src/matmul.cpp:94) [893]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 123>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_56', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [900]  (1.35 ns)
	'fcmp' operation ('tmp_114', ../src/matmul.cpp:94) [907]  (3.35 ns)

 <State 124>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', ../src/matmul.cpp:94) [907]  (3.35 ns)
	'and' operation ('and_ln94_57', ../src/matmul.cpp:94) [908]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 125>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_57', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [915]  (1.35 ns)
	'fcmp' operation ('tmp_116', ../src/matmul.cpp:94) [922]  (3.35 ns)

 <State 126>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', ../src/matmul.cpp:94) [922]  (3.35 ns)
	'and' operation ('and_ln94_58', ../src/matmul.cpp:94) [923]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 127>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_58', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [930]  (1.35 ns)
	'fcmp' operation ('tmp_118', ../src/matmul.cpp:94) [937]  (3.35 ns)

 <State 128>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', ../src/matmul.cpp:94) [937]  (3.35 ns)
	'and' operation ('and_ln94_59', ../src/matmul.cpp:94) [938]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 129>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_59', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [945]  (1.35 ns)
	'fcmp' operation ('tmp_120', ../src/matmul.cpp:94) [952]  (3.35 ns)

 <State 130>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_120', ../src/matmul.cpp:94) [952]  (3.35 ns)
	'and' operation ('and_ln94_60', ../src/matmul.cpp:94) [953]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 131>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_60', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [960]  (1.35 ns)
	'fcmp' operation ('tmp_122', ../src/matmul.cpp:94) [967]  (3.35 ns)

 <State 132>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', ../src/matmul.cpp:94) [967]  (3.35 ns)
	'and' operation ('and_ln94_61', ../src/matmul.cpp:94) [968]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 133>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_61', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [975]  (1.35 ns)
	'fcmp' operation ('tmp_124', ../src/matmul.cpp:94) [982]  (3.35 ns)

 <State 134>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_124', ../src/matmul.cpp:94) [982]  (3.35 ns)
	'and' operation ('and_ln94_62', ../src/matmul.cpp:94) [983]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 135>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_62', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [990]  (1.35 ns)
	'fcmp' operation ('tmp_126', ../src/matmul.cpp:94) [997]  (3.35 ns)

 <State 136>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_126', ../src/matmul.cpp:94) [997]  (3.35 ns)
	'and' operation ('and_ln94_63', ../src/matmul.cpp:94) [998]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 137>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_63', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1005]  (1.35 ns)
	'fcmp' operation ('tmp_128', ../src/matmul.cpp:94) [1012]  (3.35 ns)

 <State 138>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', ../src/matmul.cpp:94) [1012]  (3.35 ns)
	'and' operation ('and_ln94_64', ../src/matmul.cpp:94) [1013]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 139>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_64', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1020]  (1.35 ns)
	'fcmp' operation ('tmp_130', ../src/matmul.cpp:94) [1027]  (3.35 ns)

 <State 140>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_130', ../src/matmul.cpp:94) [1027]  (3.35 ns)
	'and' operation ('and_ln94_65', ../src/matmul.cpp:94) [1028]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 141>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_65', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1035]  (1.35 ns)
	'fcmp' operation ('tmp_132', ../src/matmul.cpp:94) [1042]  (3.35 ns)

 <State 142>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', ../src/matmul.cpp:94) [1042]  (3.35 ns)
	'and' operation ('and_ln94_66', ../src/matmul.cpp:94) [1043]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 143>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_66', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1050]  (1.35 ns)
	'fcmp' operation ('tmp_134', ../src/matmul.cpp:94) [1057]  (3.35 ns)

 <State 144>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', ../src/matmul.cpp:94) [1057]  (3.35 ns)
	'and' operation ('and_ln94_67', ../src/matmul.cpp:94) [1058]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 145>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_67', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1065]  (1.35 ns)
	'fcmp' operation ('tmp_136', ../src/matmul.cpp:94) [1072]  (3.35 ns)

 <State 146>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', ../src/matmul.cpp:94) [1072]  (3.35 ns)
	'and' operation ('and_ln94_68', ../src/matmul.cpp:94) [1073]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 147>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_68', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1080]  (1.35 ns)
	'fcmp' operation ('tmp_138', ../src/matmul.cpp:94) [1087]  (3.35 ns)

 <State 148>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/matmul.cpp:94) [1087]  (3.35 ns)
	'and' operation ('and_ln94_69', ../src/matmul.cpp:94) [1088]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 149>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_69', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1095]  (1.35 ns)
	'fcmp' operation ('tmp_140', ../src/matmul.cpp:94) [1102]  (3.35 ns)

 <State 150>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_140', ../src/matmul.cpp:94) [1102]  (3.35 ns)
	'and' operation ('and_ln94_70', ../src/matmul.cpp:94) [1103]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 151>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_70', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1110]  (1.35 ns)
	'fcmp' operation ('tmp_142', ../src/matmul.cpp:94) [1117]  (3.35 ns)

 <State 152>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', ../src/matmul.cpp:94) [1117]  (3.35 ns)
	'and' operation ('and_ln94_71', ../src/matmul.cpp:94) [1118]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 153>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_71', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1125]  (1.35 ns)
	'fcmp' operation ('tmp_144', ../src/matmul.cpp:94) [1132]  (3.35 ns)

 <State 154>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/matmul.cpp:94) [1132]  (3.35 ns)
	'and' operation ('and_ln94_72', ../src/matmul.cpp:94) [1133]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 155>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_72', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1140]  (1.35 ns)
	'fcmp' operation ('tmp_146', ../src/matmul.cpp:94) [1147]  (3.35 ns)

 <State 156>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', ../src/matmul.cpp:94) [1147]  (3.35 ns)
	'and' operation ('and_ln94_73', ../src/matmul.cpp:94) [1148]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 157>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_73', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1155]  (1.35 ns)
	'fcmp' operation ('tmp_148', ../src/matmul.cpp:94) [1162]  (3.35 ns)

 <State 158>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_148', ../src/matmul.cpp:94) [1162]  (3.35 ns)
	'and' operation ('and_ln94_74', ../src/matmul.cpp:94) [1163]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 159>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_74', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1170]  (1.35 ns)
	'fcmp' operation ('tmp_150', ../src/matmul.cpp:94) [1177]  (3.35 ns)

 <State 160>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', ../src/matmul.cpp:94) [1177]  (3.35 ns)
	'and' operation ('and_ln94_75', ../src/matmul.cpp:94) [1178]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 161>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_75', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1185]  (1.35 ns)
	'fcmp' operation ('tmp_152', ../src/matmul.cpp:94) [1192]  (3.35 ns)

 <State 162>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_152', ../src/matmul.cpp:94) [1192]  (3.35 ns)
	'and' operation ('and_ln94_76', ../src/matmul.cpp:94) [1193]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 163>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_76', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1200]  (1.35 ns)
	'fcmp' operation ('tmp_154', ../src/matmul.cpp:94) [1207]  (3.35 ns)

 <State 164>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_154', ../src/matmul.cpp:94) [1207]  (3.35 ns)
	'and' operation ('and_ln94_77', ../src/matmul.cpp:94) [1208]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 165>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_77', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1215]  (1.35 ns)
	'fcmp' operation ('tmp_156', ../src/matmul.cpp:94) [1222]  (3.35 ns)

 <State 166>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_156', ../src/matmul.cpp:94) [1222]  (3.35 ns)
	'and' operation ('and_ln94_78', ../src/matmul.cpp:94) [1223]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 167>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_78', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1230]  (1.35 ns)
	'fcmp' operation ('tmp_158', ../src/matmul.cpp:94) [1237]  (3.35 ns)

 <State 168>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_158', ../src/matmul.cpp:94) [1237]  (3.35 ns)
	'and' operation ('and_ln94_79', ../src/matmul.cpp:94) [1238]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 169>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_79', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1245]  (1.35 ns)
	'fcmp' operation ('tmp_160', ../src/matmul.cpp:94) [1252]  (3.35 ns)

 <State 170>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_160', ../src/matmul.cpp:94) [1252]  (3.35 ns)
	'and' operation ('and_ln94_80', ../src/matmul.cpp:94) [1253]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 171>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_80', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1260]  (1.35 ns)
	'fcmp' operation ('tmp_162', ../src/matmul.cpp:94) [1267]  (3.35 ns)

 <State 172>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_162', ../src/matmul.cpp:94) [1267]  (3.35 ns)
	'and' operation ('and_ln94_81', ../src/matmul.cpp:94) [1268]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 173>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_81', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1275]  (1.35 ns)
	'fcmp' operation ('tmp_164', ../src/matmul.cpp:94) [1282]  (3.35 ns)

 <State 174>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_164', ../src/matmul.cpp:94) [1282]  (3.35 ns)
	'and' operation ('and_ln94_82', ../src/matmul.cpp:94) [1283]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 175>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_82', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1290]  (1.35 ns)
	'fcmp' operation ('tmp_166', ../src/matmul.cpp:94) [1297]  (3.35 ns)

 <State 176>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', ../src/matmul.cpp:94) [1297]  (3.35 ns)
	'and' operation ('and_ln94_83', ../src/matmul.cpp:94) [1298]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 177>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_83', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1305]  (1.35 ns)
	'fcmp' operation ('tmp_168', ../src/matmul.cpp:94) [1312]  (3.35 ns)

 <State 178>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_168', ../src/matmul.cpp:94) [1312]  (3.35 ns)
	'and' operation ('and_ln94_84', ../src/matmul.cpp:94) [1313]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 179>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_84', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1320]  (1.35 ns)
	'fcmp' operation ('tmp_170', ../src/matmul.cpp:94) [1327]  (3.35 ns)

 <State 180>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', ../src/matmul.cpp:94) [1327]  (3.35 ns)
	'and' operation ('and_ln94_85', ../src/matmul.cpp:94) [1328]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 181>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_85', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1335]  (1.35 ns)
	'fcmp' operation ('tmp_172', ../src/matmul.cpp:94) [1342]  (3.35 ns)

 <State 182>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', ../src/matmul.cpp:94) [1342]  (3.35 ns)
	'and' operation ('and_ln94_86', ../src/matmul.cpp:94) [1343]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 183>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_86', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1350]  (1.35 ns)
	'fcmp' operation ('tmp_174', ../src/matmul.cpp:94) [1357]  (3.35 ns)

 <State 184>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_174', ../src/matmul.cpp:94) [1357]  (3.35 ns)
	'and' operation ('and_ln94_87', ../src/matmul.cpp:94) [1358]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 185>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_87', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1365]  (1.35 ns)
	'fcmp' operation ('tmp_176', ../src/matmul.cpp:94) [1372]  (3.35 ns)

 <State 186>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', ../src/matmul.cpp:94) [1372]  (3.35 ns)
	'and' operation ('and_ln94_88', ../src/matmul.cpp:94) [1373]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 187>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_88', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1380]  (1.35 ns)
	'fcmp' operation ('tmp_178', ../src/matmul.cpp:94) [1387]  (3.35 ns)

 <State 188>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_178', ../src/matmul.cpp:94) [1387]  (3.35 ns)
	'and' operation ('and_ln94_89', ../src/matmul.cpp:94) [1388]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 189>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_89', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1395]  (1.35 ns)
	'fcmp' operation ('tmp_180', ../src/matmul.cpp:94) [1402]  (3.35 ns)

 <State 190>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', ../src/matmul.cpp:94) [1402]  (3.35 ns)
	'and' operation ('and_ln94_90', ../src/matmul.cpp:94) [1403]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 191>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_90', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1410]  (1.35 ns)
	'fcmp' operation ('tmp_182', ../src/matmul.cpp:94) [1417]  (3.35 ns)

 <State 192>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_182', ../src/matmul.cpp:94) [1417]  (3.35 ns)
	'and' operation ('and_ln94_91', ../src/matmul.cpp:94) [1418]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 193>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_91', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1425]  (1.35 ns)
	'fcmp' operation ('tmp_184', ../src/matmul.cpp:94) [1432]  (3.35 ns)

 <State 194>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_184', ../src/matmul.cpp:94) [1432]  (3.35 ns)
	'and' operation ('and_ln94_92', ../src/matmul.cpp:94) [1433]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 195>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_92', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1440]  (1.35 ns)
	'fcmp' operation ('tmp_186', ../src/matmul.cpp:94) [1447]  (3.35 ns)

 <State 196>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_186', ../src/matmul.cpp:94) [1447]  (3.35 ns)
	'and' operation ('and_ln94_93', ../src/matmul.cpp:94) [1448]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 197>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_93', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1455]  (1.35 ns)
	'fcmp' operation ('tmp_188', ../src/matmul.cpp:94) [1462]  (3.35 ns)

 <State 198>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_188', ../src/matmul.cpp:94) [1462]  (3.35 ns)
	'and' operation ('and_ln94_94', ../src/matmul.cpp:94) [1463]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 199>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_94', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1470]  (1.35 ns)
	'fcmp' operation ('tmp_190', ../src/matmul.cpp:94) [1477]  (3.35 ns)

 <State 200>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_190', ../src/matmul.cpp:94) [1477]  (3.35 ns)
	'and' operation ('and_ln94_95', ../src/matmul.cpp:94) [1478]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 201>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_95', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1485]  (1.35 ns)
	'fcmp' operation ('tmp_192', ../src/matmul.cpp:94) [1492]  (3.35 ns)

 <State 202>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_192', ../src/matmul.cpp:94) [1492]  (3.35 ns)
	'and' operation ('and_ln94_96', ../src/matmul.cpp:94) [1493]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 203>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_96', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1500]  (1.35 ns)
	'fcmp' operation ('tmp_194', ../src/matmul.cpp:94) [1507]  (3.35 ns)

 <State 204>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_194', ../src/matmul.cpp:94) [1507]  (3.35 ns)
	'and' operation ('and_ln94_97', ../src/matmul.cpp:94) [1508]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 205>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_97', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1515]  (1.35 ns)
	'fcmp' operation ('tmp_196', ../src/matmul.cpp:94) [1522]  (3.35 ns)

 <State 206>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_196', ../src/matmul.cpp:94) [1522]  (3.35 ns)
	'and' operation ('and_ln94_98', ../src/matmul.cpp:94) [1523]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 207>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_98', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1530]  (1.35 ns)
	'fcmp' operation ('tmp_198', ../src/matmul.cpp:94) [1537]  (3.35 ns)

 <State 208>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_198', ../src/matmul.cpp:94) [1537]  (3.35 ns)
	'and' operation ('and_ln94_99', ../src/matmul.cpp:94) [1538]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 209>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_99', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1545]  (1.35 ns)
	'fcmp' operation ('tmp_200', ../src/matmul.cpp:94) [1552]  (3.35 ns)

 <State 210>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_200', ../src/matmul.cpp:94) [1552]  (3.35 ns)
	'and' operation ('and_ln94_100', ../src/matmul.cpp:94) [1553]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 211>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_100', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1560]  (1.35 ns)
	'fcmp' operation ('tmp_202', ../src/matmul.cpp:94) [1567]  (3.35 ns)

 <State 212>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_202', ../src/matmul.cpp:94) [1567]  (3.35 ns)
	'and' operation ('and_ln94_101', ../src/matmul.cpp:94) [1568]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 213>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_101', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1575]  (1.35 ns)
	'fcmp' operation ('tmp_204', ../src/matmul.cpp:94) [1582]  (3.35 ns)

 <State 214>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_204', ../src/matmul.cpp:94) [1582]  (3.35 ns)
	'and' operation ('and_ln94_102', ../src/matmul.cpp:94) [1583]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 215>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_102', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1590]  (1.35 ns)
	'fcmp' operation ('tmp_206', ../src/matmul.cpp:94) [1597]  (3.35 ns)

 <State 216>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_206', ../src/matmul.cpp:94) [1597]  (3.35 ns)
	'and' operation ('and_ln94_103', ../src/matmul.cpp:94) [1598]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 217>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_103', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1605]  (1.35 ns)
	'fcmp' operation ('tmp_208', ../src/matmul.cpp:94) [1612]  (3.35 ns)

 <State 218>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_208', ../src/matmul.cpp:94) [1612]  (3.35 ns)
	'and' operation ('and_ln94_104', ../src/matmul.cpp:94) [1613]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 219>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_104', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1620]  (1.35 ns)
	'fcmp' operation ('tmp_210', ../src/matmul.cpp:94) [1627]  (3.35 ns)

 <State 220>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_210', ../src/matmul.cpp:94) [1627]  (3.35 ns)
	'and' operation ('and_ln94_105', ../src/matmul.cpp:94) [1628]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 221>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_105', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1635]  (1.35 ns)
	'fcmp' operation ('tmp_212', ../src/matmul.cpp:94) [1642]  (3.35 ns)

 <State 222>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_212', ../src/matmul.cpp:94) [1642]  (3.35 ns)
	'and' operation ('and_ln94_106', ../src/matmul.cpp:94) [1643]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 223>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_106', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1650]  (1.35 ns)
	'fcmp' operation ('tmp_214', ../src/matmul.cpp:94) [1657]  (3.35 ns)

 <State 224>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_214', ../src/matmul.cpp:94) [1657]  (3.35 ns)
	'and' operation ('and_ln94_107', ../src/matmul.cpp:94) [1658]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 225>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_107', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1665]  (1.35 ns)
	'fcmp' operation ('tmp_216', ../src/matmul.cpp:94) [1672]  (3.35 ns)

 <State 226>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_216', ../src/matmul.cpp:94) [1672]  (3.35 ns)
	'and' operation ('and_ln94_108', ../src/matmul.cpp:94) [1673]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 227>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_108', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1680]  (1.35 ns)
	'fcmp' operation ('tmp_218', ../src/matmul.cpp:94) [1687]  (3.35 ns)

 <State 228>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_218', ../src/matmul.cpp:94) [1687]  (3.35 ns)
	'and' operation ('and_ln94_109', ../src/matmul.cpp:94) [1688]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 229>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_109', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1695]  (1.35 ns)
	'fcmp' operation ('tmp_220', ../src/matmul.cpp:94) [1702]  (3.35 ns)

 <State 230>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_220', ../src/matmul.cpp:94) [1702]  (3.35 ns)
	'and' operation ('and_ln94_110', ../src/matmul.cpp:94) [1703]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 231>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_110', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1710]  (1.35 ns)
	'fcmp' operation ('tmp_222', ../src/matmul.cpp:94) [1717]  (3.35 ns)

 <State 232>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_222', ../src/matmul.cpp:94) [1717]  (3.35 ns)
	'and' operation ('and_ln94_111', ../src/matmul.cpp:94) [1718]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 233>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_111', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1725]  (1.35 ns)
	'fcmp' operation ('tmp_224', ../src/matmul.cpp:94) [1732]  (3.35 ns)

 <State 234>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_224', ../src/matmul.cpp:94) [1732]  (3.35 ns)
	'and' operation ('and_ln94_112', ../src/matmul.cpp:94) [1733]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 235>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_112', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1740]  (1.35 ns)
	'fcmp' operation ('tmp_226', ../src/matmul.cpp:94) [1747]  (3.35 ns)

 <State 236>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_226', ../src/matmul.cpp:94) [1747]  (3.35 ns)
	'and' operation ('and_ln94_113', ../src/matmul.cpp:94) [1748]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 237>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_113', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1755]  (1.35 ns)
	'fcmp' operation ('tmp_228', ../src/matmul.cpp:94) [1762]  (3.35 ns)

 <State 238>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_228', ../src/matmul.cpp:94) [1762]  (3.35 ns)
	'and' operation ('and_ln94_114', ../src/matmul.cpp:94) [1763]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 239>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_114', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1770]  (1.35 ns)
	'fcmp' operation ('tmp_230', ../src/matmul.cpp:94) [1777]  (3.35 ns)

 <State 240>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_230', ../src/matmul.cpp:94) [1777]  (3.35 ns)
	'and' operation ('and_ln94_115', ../src/matmul.cpp:94) [1778]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 241>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_115', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1785]  (1.35 ns)
	'fcmp' operation ('tmp_232', ../src/matmul.cpp:94) [1792]  (3.35 ns)

 <State 242>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_232', ../src/matmul.cpp:94) [1792]  (3.35 ns)
	'and' operation ('and_ln94_116', ../src/matmul.cpp:94) [1793]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 243>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_116', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1800]  (1.35 ns)
	'fcmp' operation ('tmp_234', ../src/matmul.cpp:94) [1807]  (3.35 ns)

 <State 244>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_234', ../src/matmul.cpp:94) [1807]  (3.35 ns)
	'and' operation ('and_ln94_117', ../src/matmul.cpp:94) [1808]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 245>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_117', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1815]  (1.35 ns)
	'fcmp' operation ('tmp_236', ../src/matmul.cpp:94) [1822]  (3.35 ns)

 <State 246>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_236', ../src/matmul.cpp:94) [1822]  (3.35 ns)
	'and' operation ('and_ln94_118', ../src/matmul.cpp:94) [1823]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 247>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_118', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1830]  (1.35 ns)
	'fcmp' operation ('tmp_238', ../src/matmul.cpp:94) [1837]  (3.35 ns)

 <State 248>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_238', ../src/matmul.cpp:94) [1837]  (3.35 ns)
	'and' operation ('and_ln94_119', ../src/matmul.cpp:94) [1838]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 249>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_119', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1845]  (1.35 ns)
	'fcmp' operation ('tmp_240', ../src/matmul.cpp:94) [1852]  (3.35 ns)

 <State 250>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_240', ../src/matmul.cpp:94) [1852]  (3.35 ns)
	'and' operation ('and_ln94_120', ../src/matmul.cpp:94) [1853]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 251>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_120', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1860]  (1.35 ns)
	'fcmp' operation ('tmp_242', ../src/matmul.cpp:94) [1867]  (3.35 ns)

 <State 252>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_242', ../src/matmul.cpp:94) [1867]  (3.35 ns)
	'and' operation ('and_ln94_121', ../src/matmul.cpp:94) [1868]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 253>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_121', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1875]  (1.35 ns)
	'fcmp' operation ('tmp_244', ../src/matmul.cpp:94) [1882]  (3.35 ns)

 <State 254>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_244', ../src/matmul.cpp:94) [1882]  (3.35 ns)
	'and' operation ('and_ln94_122', ../src/matmul.cpp:94) [1883]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 255>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_122', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1890]  (1.35 ns)
	'fcmp' operation ('tmp_246', ../src/matmul.cpp:94) [1897]  (3.35 ns)

 <State 256>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_246', ../src/matmul.cpp:94) [1897]  (3.35 ns)
	'and' operation ('and_ln94_123', ../src/matmul.cpp:94) [1898]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 257>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_123', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1905]  (1.35 ns)
	'fcmp' operation ('tmp_248', ../src/matmul.cpp:94) [1912]  (3.35 ns)

 <State 258>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_248', ../src/matmul.cpp:94) [1912]  (3.35 ns)
	'and' operation ('and_ln94_124', ../src/matmul.cpp:94) [1913]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 259>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_124', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1920]  (1.35 ns)
	'fcmp' operation ('tmp_250', ../src/matmul.cpp:94) [1927]  (3.35 ns)

 <State 260>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_250', ../src/matmul.cpp:94) [1927]  (3.35 ns)
	'and' operation ('and_ln94_125', ../src/matmul.cpp:94) [1928]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 261>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_125', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1935]  (1.35 ns)
	'fcmp' operation ('tmp_252', ../src/matmul.cpp:94) [1942]  (3.35 ns)

 <State 262>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_252', ../src/matmul.cpp:94) [1942]  (3.35 ns)
	'and' operation ('and_ln94_126', ../src/matmul.cpp:94) [1943]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 263>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_126', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1950]  (1.35 ns)
	'fcmp' operation ('tmp_254', ../src/matmul.cpp:94) [1957]  (3.35 ns)

 <State 264>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_254', ../src/matmul.cpp:94) [1957]  (3.35 ns)
	'and' operation ('and_ln94_127', ../src/matmul.cpp:94) [1958]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 265>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_127', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1965]  (1.35 ns)
	'fcmp' operation ('tmp_256', ../src/matmul.cpp:94) [1972]  (3.35 ns)

 <State 266>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_256', ../src/matmul.cpp:94) [1972]  (3.35 ns)
	'and' operation ('and_ln94_128', ../src/matmul.cpp:94) [1973]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 267>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_128', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1980]  (1.35 ns)
	'fcmp' operation ('tmp_258', ../src/matmul.cpp:94) [1987]  (3.35 ns)

 <State 268>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_258', ../src/matmul.cpp:94) [1987]  (3.35 ns)
	'and' operation ('and_ln94_129', ../src/matmul.cpp:94) [1988]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 269>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_129', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [1995]  (1.35 ns)
	'fcmp' operation ('tmp_260', ../src/matmul.cpp:94) [2002]  (3.35 ns)

 <State 270>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_260', ../src/matmul.cpp:94) [2002]  (3.35 ns)
	'and' operation ('and_ln94_130', ../src/matmul.cpp:94) [2003]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 271>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_130', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2010]  (1.35 ns)
	'fcmp' operation ('tmp_262', ../src/matmul.cpp:94) [2017]  (3.35 ns)

 <State 272>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_262', ../src/matmul.cpp:94) [2017]  (3.35 ns)
	'and' operation ('and_ln94_131', ../src/matmul.cpp:94) [2018]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 273>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_131', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2025]  (1.35 ns)
	'fcmp' operation ('tmp_264', ../src/matmul.cpp:94) [2032]  (3.35 ns)

 <State 274>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_264', ../src/matmul.cpp:94) [2032]  (3.35 ns)
	'and' operation ('and_ln94_132', ../src/matmul.cpp:94) [2033]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 275>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_132', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2040]  (1.35 ns)
	'fcmp' operation ('tmp_266', ../src/matmul.cpp:94) [2047]  (3.35 ns)

 <State 276>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_266', ../src/matmul.cpp:94) [2047]  (3.35 ns)
	'and' operation ('and_ln94_133', ../src/matmul.cpp:94) [2048]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 277>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_133', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2055]  (1.35 ns)
	'fcmp' operation ('tmp_268', ../src/matmul.cpp:94) [2062]  (3.35 ns)

 <State 278>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_268', ../src/matmul.cpp:94) [2062]  (3.35 ns)
	'and' operation ('and_ln94_134', ../src/matmul.cpp:94) [2063]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 279>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_134', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2070]  (1.35 ns)
	'fcmp' operation ('tmp_270', ../src/matmul.cpp:94) [2077]  (3.35 ns)

 <State 280>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_270', ../src/matmul.cpp:94) [2077]  (3.35 ns)
	'and' operation ('and_ln94_135', ../src/matmul.cpp:94) [2078]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 281>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_135', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2085]  (1.35 ns)
	'fcmp' operation ('tmp_272', ../src/matmul.cpp:94) [2092]  (3.35 ns)

 <State 282>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_272', ../src/matmul.cpp:94) [2092]  (3.35 ns)
	'and' operation ('and_ln94_136', ../src/matmul.cpp:94) [2093]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 283>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_136', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2100]  (1.35 ns)
	'fcmp' operation ('tmp_274', ../src/matmul.cpp:94) [2107]  (3.35 ns)

 <State 284>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_274', ../src/matmul.cpp:94) [2107]  (3.35 ns)
	'and' operation ('and_ln94_137', ../src/matmul.cpp:94) [2108]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 285>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_137', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2115]  (1.35 ns)
	'fcmp' operation ('tmp_276', ../src/matmul.cpp:94) [2122]  (3.35 ns)

 <State 286>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_276', ../src/matmul.cpp:94) [2122]  (3.35 ns)
	'and' operation ('and_ln94_138', ../src/matmul.cpp:94) [2123]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 287>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_138', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2130]  (1.35 ns)
	'fcmp' operation ('tmp_278', ../src/matmul.cpp:94) [2137]  (3.35 ns)

 <State 288>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_278', ../src/matmul.cpp:94) [2137]  (3.35 ns)
	'and' operation ('and_ln94_139', ../src/matmul.cpp:94) [2138]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 289>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_139', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2145]  (1.35 ns)
	'fcmp' operation ('tmp_280', ../src/matmul.cpp:94) [2152]  (3.35 ns)

 <State 290>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_280', ../src/matmul.cpp:94) [2152]  (3.35 ns)
	'and' operation ('and_ln94_140', ../src/matmul.cpp:94) [2153]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 291>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_140', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2160]  (1.35 ns)
	'fcmp' operation ('tmp_282', ../src/matmul.cpp:94) [2167]  (3.35 ns)

 <State 292>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_282', ../src/matmul.cpp:94) [2167]  (3.35 ns)
	'and' operation ('and_ln94_141', ../src/matmul.cpp:94) [2168]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 293>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_141', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2175]  (1.35 ns)
	'fcmp' operation ('tmp_284', ../src/matmul.cpp:94) [2182]  (3.35 ns)

 <State 294>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_284', ../src/matmul.cpp:94) [2182]  (3.35 ns)
	'and' operation ('and_ln94_142', ../src/matmul.cpp:94) [2183]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 295>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_142', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2190]  (1.35 ns)
	'fcmp' operation ('tmp_286', ../src/matmul.cpp:94) [2197]  (3.35 ns)

 <State 296>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_286', ../src/matmul.cpp:94) [2197]  (3.35 ns)
	'and' operation ('and_ln94_143', ../src/matmul.cpp:94) [2198]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 297>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_143', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2205]  (1.35 ns)
	'fcmp' operation ('tmp_288', ../src/matmul.cpp:94) [2212]  (3.35 ns)

 <State 298>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_288', ../src/matmul.cpp:94) [2212]  (3.35 ns)
	'and' operation ('and_ln94_144', ../src/matmul.cpp:94) [2213]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 299>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_144', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2220]  (1.35 ns)
	'fcmp' operation ('tmp_290', ../src/matmul.cpp:94) [2227]  (3.35 ns)

 <State 300>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_290', ../src/matmul.cpp:94) [2227]  (3.35 ns)
	'and' operation ('and_ln94_145', ../src/matmul.cpp:94) [2228]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 301>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_145', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2235]  (1.35 ns)
	'fcmp' operation ('tmp_292', ../src/matmul.cpp:94) [2242]  (3.35 ns)

 <State 302>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_292', ../src/matmul.cpp:94) [2242]  (3.35 ns)
	'and' operation ('and_ln94_146', ../src/matmul.cpp:94) [2243]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 303>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_146', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2250]  (1.35 ns)
	'fcmp' operation ('tmp_294', ../src/matmul.cpp:94) [2257]  (3.35 ns)

 <State 304>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_294', ../src/matmul.cpp:94) [2257]  (3.35 ns)
	'and' operation ('and_ln94_147', ../src/matmul.cpp:94) [2258]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 305>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_147', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2265]  (1.35 ns)
	'fcmp' operation ('tmp_296', ../src/matmul.cpp:94) [2272]  (3.35 ns)

 <State 306>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_296', ../src/matmul.cpp:94) [2272]  (3.35 ns)
	'and' operation ('and_ln94_148', ../src/matmul.cpp:94) [2273]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 307>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_148', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2280]  (1.35 ns)
	'fcmp' operation ('tmp_298', ../src/matmul.cpp:94) [2287]  (3.35 ns)

 <State 308>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_298', ../src/matmul.cpp:94) [2287]  (3.35 ns)
	'and' operation ('and_ln94_149', ../src/matmul.cpp:94) [2288]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 309>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_149', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2295]  (1.35 ns)
	'fcmp' operation ('tmp_300', ../src/matmul.cpp:94) [2302]  (3.35 ns)

 <State 310>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_300', ../src/matmul.cpp:94) [2302]  (3.35 ns)
	'and' operation ('and_ln94_150', ../src/matmul.cpp:94) [2303]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 311>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_150', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2310]  (1.35 ns)
	'fcmp' operation ('tmp_302', ../src/matmul.cpp:94) [2317]  (3.35 ns)

 <State 312>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_302', ../src/matmul.cpp:94) [2317]  (3.35 ns)
	'and' operation ('and_ln94_151', ../src/matmul.cpp:94) [2318]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 313>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_151', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2325]  (1.35 ns)
	'fcmp' operation ('tmp_304', ../src/matmul.cpp:94) [2332]  (3.35 ns)

 <State 314>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_304', ../src/matmul.cpp:94) [2332]  (3.35 ns)
	'and' operation ('and_ln94_152', ../src/matmul.cpp:94) [2333]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 315>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_152', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2340]  (1.35 ns)
	'fcmp' operation ('tmp_306', ../src/matmul.cpp:94) [2347]  (3.35 ns)

 <State 316>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_306', ../src/matmul.cpp:94) [2347]  (3.35 ns)
	'and' operation ('and_ln94_153', ../src/matmul.cpp:94) [2348]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 317>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_153', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2355]  (1.35 ns)
	'fcmp' operation ('tmp_308', ../src/matmul.cpp:94) [2362]  (3.35 ns)

 <State 318>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_308', ../src/matmul.cpp:94) [2362]  (3.35 ns)
	'and' operation ('and_ln94_154', ../src/matmul.cpp:94) [2363]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 319>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_154', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2370]  (1.35 ns)
	'fcmp' operation ('tmp_310', ../src/matmul.cpp:94) [2377]  (3.35 ns)

 <State 320>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_310', ../src/matmul.cpp:94) [2377]  (3.35 ns)
	'and' operation ('and_ln94_155', ../src/matmul.cpp:94) [2378]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 321>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_155', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2385]  (1.35 ns)
	'fcmp' operation ('tmp_312', ../src/matmul.cpp:94) [2392]  (3.35 ns)

 <State 322>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_312', ../src/matmul.cpp:94) [2392]  (3.35 ns)
	'and' operation ('and_ln94_156', ../src/matmul.cpp:94) [2393]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 323>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_156', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2400]  (1.35 ns)
	'fcmp' operation ('tmp_314', ../src/matmul.cpp:94) [2407]  (3.35 ns)

 <State 324>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_314', ../src/matmul.cpp:94) [2407]  (3.35 ns)
	'and' operation ('and_ln94_157', ../src/matmul.cpp:94) [2408]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 325>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_157', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2415]  (1.35 ns)
	'fcmp' operation ('tmp_316', ../src/matmul.cpp:94) [2422]  (3.35 ns)

 <State 326>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_316', ../src/matmul.cpp:94) [2422]  (3.35 ns)
	'and' operation ('and_ln94_158', ../src/matmul.cpp:94) [2423]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 327>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_158', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2430]  (1.35 ns)
	'fcmp' operation ('tmp_318', ../src/matmul.cpp:94) [2437]  (3.35 ns)

 <State 328>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_318', ../src/matmul.cpp:94) [2437]  (3.35 ns)
	'and' operation ('and_ln94_159', ../src/matmul.cpp:94) [2438]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 329>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_159', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2445]  (1.35 ns)
	'fcmp' operation ('tmp_320', ../src/matmul.cpp:94) [2452]  (3.35 ns)

 <State 330>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_320', ../src/matmul.cpp:94) [2452]  (3.35 ns)
	'and' operation ('and_ln94_160', ../src/matmul.cpp:94) [2453]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 331>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_160', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2460]  (1.35 ns)
	'fcmp' operation ('tmp_322', ../src/matmul.cpp:94) [2467]  (3.35 ns)

 <State 332>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_322', ../src/matmul.cpp:94) [2467]  (3.35 ns)
	'and' operation ('and_ln94_161', ../src/matmul.cpp:94) [2468]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 333>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_161', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2475]  (1.35 ns)
	'fcmp' operation ('tmp_324', ../src/matmul.cpp:94) [2482]  (3.35 ns)

 <State 334>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_324', ../src/matmul.cpp:94) [2482]  (3.35 ns)
	'and' operation ('and_ln94_162', ../src/matmul.cpp:94) [2483]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 335>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_162', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2490]  (1.35 ns)
	'fcmp' operation ('tmp_326', ../src/matmul.cpp:94) [2497]  (3.35 ns)

 <State 336>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_326', ../src/matmul.cpp:94) [2497]  (3.35 ns)
	'and' operation ('and_ln94_163', ../src/matmul.cpp:94) [2498]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 337>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_163', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2505]  (1.35 ns)
	'fcmp' operation ('tmp_328', ../src/matmul.cpp:94) [2512]  (3.35 ns)

 <State 338>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_328', ../src/matmul.cpp:94) [2512]  (3.35 ns)
	'and' operation ('and_ln94_164', ../src/matmul.cpp:94) [2513]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 339>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_164', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2520]  (1.35 ns)
	'fcmp' operation ('tmp_330', ../src/matmul.cpp:94) [2527]  (3.35 ns)

 <State 340>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_330', ../src/matmul.cpp:94) [2527]  (3.35 ns)
	'and' operation ('and_ln94_165', ../src/matmul.cpp:94) [2528]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 341>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_165', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2535]  (1.35 ns)
	'fcmp' operation ('tmp_332', ../src/matmul.cpp:94) [2542]  (3.35 ns)

 <State 342>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_332', ../src/matmul.cpp:94) [2542]  (3.35 ns)
	'and' operation ('and_ln94_166', ../src/matmul.cpp:94) [2543]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 343>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_166', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2550]  (1.35 ns)
	'fcmp' operation ('tmp_334', ../src/matmul.cpp:94) [2557]  (3.35 ns)

 <State 344>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_334', ../src/matmul.cpp:94) [2557]  (3.35 ns)
	'and' operation ('and_ln94_167', ../src/matmul.cpp:94) [2558]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 345>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_167', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2565]  (1.35 ns)
	'fcmp' operation ('tmp_336', ../src/matmul.cpp:94) [2572]  (3.35 ns)

 <State 346>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_336', ../src/matmul.cpp:94) [2572]  (3.35 ns)
	'and' operation ('and_ln94_168', ../src/matmul.cpp:94) [2573]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 347>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_168', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2580]  (1.35 ns)
	'fcmp' operation ('tmp_338', ../src/matmul.cpp:94) [2587]  (3.35 ns)

 <State 348>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_338', ../src/matmul.cpp:94) [2587]  (3.35 ns)
	'and' operation ('and_ln94_169', ../src/matmul.cpp:94) [2588]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 349>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_169', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2595]  (1.35 ns)
	'fcmp' operation ('tmp_340', ../src/matmul.cpp:94) [2602]  (3.35 ns)

 <State 350>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_340', ../src/matmul.cpp:94) [2602]  (3.35 ns)
	'and' operation ('and_ln94_170', ../src/matmul.cpp:94) [2603]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 351>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_170', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2610]  (1.35 ns)
	'fcmp' operation ('tmp_342', ../src/matmul.cpp:94) [2617]  (3.35 ns)

 <State 352>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_342', ../src/matmul.cpp:94) [2617]  (3.35 ns)
	'and' operation ('and_ln94_171', ../src/matmul.cpp:94) [2618]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 353>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_171', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2625]  (1.35 ns)
	'fcmp' operation ('tmp_344', ../src/matmul.cpp:94) [2632]  (3.35 ns)

 <State 354>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_344', ../src/matmul.cpp:94) [2632]  (3.35 ns)
	'and' operation ('and_ln94_172', ../src/matmul.cpp:94) [2633]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 355>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_172', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2640]  (1.35 ns)
	'fcmp' operation ('tmp_346', ../src/matmul.cpp:94) [2647]  (3.35 ns)

 <State 356>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_346', ../src/matmul.cpp:94) [2647]  (3.35 ns)
	'and' operation ('and_ln94_173', ../src/matmul.cpp:94) [2648]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 357>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_173', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2655]  (1.35 ns)
	'fcmp' operation ('tmp_348', ../src/matmul.cpp:94) [2662]  (3.35 ns)

 <State 358>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_348', ../src/matmul.cpp:94) [2662]  (3.35 ns)
	'and' operation ('and_ln94_174', ../src/matmul.cpp:94) [2663]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 359>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_174', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2670]  (1.35 ns)
	'fcmp' operation ('tmp_350', ../src/matmul.cpp:94) [2677]  (3.35 ns)

 <State 360>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_350', ../src/matmul.cpp:94) [2677]  (3.35 ns)
	'and' operation ('and_ln94_175', ../src/matmul.cpp:94) [2678]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 361>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_175', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2685]  (1.35 ns)
	'fcmp' operation ('tmp_352', ../src/matmul.cpp:94) [2692]  (3.35 ns)

 <State 362>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_352', ../src/matmul.cpp:94) [2692]  (3.35 ns)
	'and' operation ('and_ln94_176', ../src/matmul.cpp:94) [2693]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 363>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_176', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2700]  (1.35 ns)
	'fcmp' operation ('tmp_354', ../src/matmul.cpp:94) [2707]  (3.35 ns)

 <State 364>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_354', ../src/matmul.cpp:94) [2707]  (3.35 ns)
	'and' operation ('and_ln94_177', ../src/matmul.cpp:94) [2708]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 365>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_177', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2715]  (1.35 ns)
	'fcmp' operation ('tmp_356', ../src/matmul.cpp:94) [2722]  (3.35 ns)

 <State 366>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_356', ../src/matmul.cpp:94) [2722]  (3.35 ns)
	'and' operation ('and_ln94_178', ../src/matmul.cpp:94) [2723]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 367>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_178', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2730]  (1.35 ns)
	'fcmp' operation ('tmp_358', ../src/matmul.cpp:94) [2737]  (3.35 ns)

 <State 368>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_358', ../src/matmul.cpp:94) [2737]  (3.35 ns)
	'and' operation ('and_ln94_179', ../src/matmul.cpp:94) [2738]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 369>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_179', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2745]  (1.35 ns)
	'fcmp' operation ('tmp_360', ../src/matmul.cpp:94) [2752]  (3.35 ns)

 <State 370>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_360', ../src/matmul.cpp:94) [2752]  (3.35 ns)
	'and' operation ('and_ln94_180', ../src/matmul.cpp:94) [2753]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 371>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_180', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2760]  (1.35 ns)
	'fcmp' operation ('tmp_362', ../src/matmul.cpp:94) [2767]  (3.35 ns)

 <State 372>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_362', ../src/matmul.cpp:94) [2767]  (3.35 ns)
	'and' operation ('and_ln94_181', ../src/matmul.cpp:94) [2768]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 373>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_181', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2775]  (1.35 ns)
	'fcmp' operation ('tmp_364', ../src/matmul.cpp:94) [2782]  (3.35 ns)

 <State 374>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_364', ../src/matmul.cpp:94) [2782]  (3.35 ns)
	'and' operation ('and_ln94_182', ../src/matmul.cpp:94) [2783]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 375>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_182', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2790]  (1.35 ns)
	'fcmp' operation ('tmp_366', ../src/matmul.cpp:94) [2797]  (3.35 ns)

 <State 376>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_366', ../src/matmul.cpp:94) [2797]  (3.35 ns)
	'and' operation ('and_ln94_183', ../src/matmul.cpp:94) [2798]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 377>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_183', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2805]  (1.35 ns)
	'fcmp' operation ('tmp_368', ../src/matmul.cpp:94) [2812]  (3.35 ns)

 <State 378>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_368', ../src/matmul.cpp:94) [2812]  (3.35 ns)
	'and' operation ('and_ln94_184', ../src/matmul.cpp:94) [2813]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 379>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_184', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2820]  (1.35 ns)
	'fcmp' operation ('tmp_370', ../src/matmul.cpp:94) [2827]  (3.35 ns)

 <State 380>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_370', ../src/matmul.cpp:94) [2827]  (3.35 ns)
	'and' operation ('and_ln94_185', ../src/matmul.cpp:94) [2828]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 381>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_185', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2835]  (1.35 ns)
	'fcmp' operation ('tmp_372', ../src/matmul.cpp:94) [2842]  (3.35 ns)

 <State 382>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_372', ../src/matmul.cpp:94) [2842]  (3.35 ns)
	'and' operation ('and_ln94_186', ../src/matmul.cpp:94) [2843]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 383>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_186', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2850]  (1.35 ns)
	'fcmp' operation ('tmp_374', ../src/matmul.cpp:94) [2857]  (3.35 ns)

 <State 384>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_374', ../src/matmul.cpp:94) [2857]  (3.35 ns)
	'and' operation ('and_ln94_187', ../src/matmul.cpp:94) [2858]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 385>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_187', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2865]  (1.35 ns)
	'fcmp' operation ('tmp_376', ../src/matmul.cpp:94) [2872]  (3.35 ns)

 <State 386>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_376', ../src/matmul.cpp:94) [2872]  (3.35 ns)
	'and' operation ('and_ln94_188', ../src/matmul.cpp:94) [2873]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 387>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_188', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2880]  (1.35 ns)
	'fcmp' operation ('tmp_378', ../src/matmul.cpp:94) [2887]  (3.35 ns)

 <State 388>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_378', ../src/matmul.cpp:94) [2887]  (3.35 ns)
	'and' operation ('and_ln94_189', ../src/matmul.cpp:94) [2888]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 389>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_189', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2895]  (1.35 ns)
	'fcmp' operation ('tmp_380', ../src/matmul.cpp:94) [2902]  (3.35 ns)

 <State 390>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_380', ../src/matmul.cpp:94) [2902]  (3.35 ns)
	'and' operation ('and_ln94_190', ../src/matmul.cpp:94) [2903]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 391>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_190', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2910]  (1.35 ns)
	'fcmp' operation ('tmp_382', ../src/matmul.cpp:94) [2917]  (3.35 ns)

 <State 392>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_382', ../src/matmul.cpp:94) [2917]  (3.35 ns)
	'and' operation ('and_ln94_191', ../src/matmul.cpp:94) [2918]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 393>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_191', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2925]  (1.35 ns)
	'fcmp' operation ('tmp_384', ../src/matmul.cpp:94) [2932]  (3.35 ns)

 <State 394>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_384', ../src/matmul.cpp:94) [2932]  (3.35 ns)
	'and' operation ('and_ln94_192', ../src/matmul.cpp:94) [2933]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 395>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_192', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2940]  (1.35 ns)
	'fcmp' operation ('tmp_386', ../src/matmul.cpp:94) [2947]  (3.35 ns)

 <State 396>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_386', ../src/matmul.cpp:94) [2947]  (3.35 ns)
	'and' operation ('and_ln94_193', ../src/matmul.cpp:94) [2948]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 397>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_193', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2955]  (1.35 ns)
	'fcmp' operation ('tmp_388', ../src/matmul.cpp:94) [2962]  (3.35 ns)

 <State 398>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_388', ../src/matmul.cpp:94) [2962]  (3.35 ns)
	'and' operation ('and_ln94_194', ../src/matmul.cpp:94) [2963]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 399>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_194', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2970]  (1.35 ns)
	'fcmp' operation ('tmp_390', ../src/matmul.cpp:94) [2977]  (3.35 ns)

 <State 400>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_390', ../src/matmul.cpp:94) [2977]  (3.35 ns)
	'and' operation ('and_ln94_195', ../src/matmul.cpp:94) [2978]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 401>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_195', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [2985]  (1.35 ns)
	'fcmp' operation ('tmp_392', ../src/matmul.cpp:94) [2992]  (3.35 ns)

 <State 402>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_392', ../src/matmul.cpp:94) [2992]  (3.35 ns)
	'and' operation ('and_ln94_196', ../src/matmul.cpp:94) [2993]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 403>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_196', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3000]  (1.35 ns)
	'fcmp' operation ('tmp_394', ../src/matmul.cpp:94) [3007]  (3.35 ns)

 <State 404>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_394', ../src/matmul.cpp:94) [3007]  (3.35 ns)
	'and' operation ('and_ln94_197', ../src/matmul.cpp:94) [3008]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 405>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_197', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3015]  (1.35 ns)
	'fcmp' operation ('tmp_396', ../src/matmul.cpp:94) [3022]  (3.35 ns)

 <State 406>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_396', ../src/matmul.cpp:94) [3022]  (3.35 ns)
	'and' operation ('and_ln94_198', ../src/matmul.cpp:94) [3023]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 407>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_198', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3030]  (1.35 ns)
	'fcmp' operation ('tmp_398', ../src/matmul.cpp:94) [3037]  (3.35 ns)

 <State 408>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_398', ../src/matmul.cpp:94) [3037]  (3.35 ns)
	'and' operation ('and_ln94_199', ../src/matmul.cpp:94) [3038]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 409>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_199', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3045]  (1.35 ns)
	'fcmp' operation ('tmp_400', ../src/matmul.cpp:94) [3052]  (3.35 ns)

 <State 410>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_400', ../src/matmul.cpp:94) [3052]  (3.35 ns)
	'and' operation ('and_ln94_200', ../src/matmul.cpp:94) [3053]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 411>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_200', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3060]  (1.35 ns)
	'fcmp' operation ('tmp_402', ../src/matmul.cpp:94) [3067]  (3.35 ns)

 <State 412>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_402', ../src/matmul.cpp:94) [3067]  (3.35 ns)
	'and' operation ('and_ln94_201', ../src/matmul.cpp:94) [3068]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 413>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_201', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3075]  (1.35 ns)
	'fcmp' operation ('tmp_404', ../src/matmul.cpp:94) [3082]  (3.35 ns)

 <State 414>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_404', ../src/matmul.cpp:94) [3082]  (3.35 ns)
	'and' operation ('and_ln94_202', ../src/matmul.cpp:94) [3083]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 415>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_202', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3090]  (1.35 ns)
	'fcmp' operation ('tmp_406', ../src/matmul.cpp:94) [3097]  (3.35 ns)

 <State 416>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_406', ../src/matmul.cpp:94) [3097]  (3.35 ns)
	'and' operation ('and_ln94_203', ../src/matmul.cpp:94) [3098]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 417>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_203', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3105]  (1.35 ns)
	'fcmp' operation ('tmp_408', ../src/matmul.cpp:94) [3112]  (3.35 ns)

 <State 418>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_408', ../src/matmul.cpp:94) [3112]  (3.35 ns)
	'and' operation ('and_ln94_204', ../src/matmul.cpp:94) [3113]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 419>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_204', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3120]  (1.35 ns)
	'fcmp' operation ('tmp_410', ../src/matmul.cpp:94) [3127]  (3.35 ns)

 <State 420>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_410', ../src/matmul.cpp:94) [3127]  (3.35 ns)
	'and' operation ('and_ln94_205', ../src/matmul.cpp:94) [3128]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 421>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_205', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3135]  (1.35 ns)
	'fcmp' operation ('tmp_412', ../src/matmul.cpp:94) [3142]  (3.35 ns)

 <State 422>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_412', ../src/matmul.cpp:94) [3142]  (3.35 ns)
	'and' operation ('and_ln94_206', ../src/matmul.cpp:94) [3143]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 423>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_206', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3150]  (1.35 ns)
	'fcmp' operation ('tmp_414', ../src/matmul.cpp:94) [3157]  (3.35 ns)

 <State 424>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_414', ../src/matmul.cpp:94) [3157]  (3.35 ns)
	'and' operation ('and_ln94_207', ../src/matmul.cpp:94) [3158]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 425>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_207', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3165]  (1.35 ns)
	'fcmp' operation ('tmp_416', ../src/matmul.cpp:94) [3172]  (3.35 ns)

 <State 426>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_416', ../src/matmul.cpp:94) [3172]  (3.35 ns)
	'and' operation ('and_ln94_208', ../src/matmul.cpp:94) [3173]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 427>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_208', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3180]  (1.35 ns)
	'fcmp' operation ('tmp_418', ../src/matmul.cpp:94) [3187]  (3.35 ns)

 <State 428>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_418', ../src/matmul.cpp:94) [3187]  (3.35 ns)
	'and' operation ('and_ln94_209', ../src/matmul.cpp:94) [3188]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 429>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_209', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3195]  (1.35 ns)
	'fcmp' operation ('tmp_420', ../src/matmul.cpp:94) [3202]  (3.35 ns)

 <State 430>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_420', ../src/matmul.cpp:94) [3202]  (3.35 ns)
	'and' operation ('and_ln94_210', ../src/matmul.cpp:94) [3203]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 431>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_210', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3210]  (1.35 ns)
	'fcmp' operation ('tmp_422', ../src/matmul.cpp:94) [3217]  (3.35 ns)

 <State 432>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_422', ../src/matmul.cpp:94) [3217]  (3.35 ns)
	'and' operation ('and_ln94_211', ../src/matmul.cpp:94) [3218]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 433>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_211', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3225]  (1.35 ns)
	'fcmp' operation ('tmp_424', ../src/matmul.cpp:94) [3232]  (3.35 ns)

 <State 434>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_424', ../src/matmul.cpp:94) [3232]  (3.35 ns)
	'and' operation ('and_ln94_212', ../src/matmul.cpp:94) [3233]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 435>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_212', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3240]  (1.35 ns)
	'fcmp' operation ('tmp_426', ../src/matmul.cpp:94) [3247]  (3.35 ns)

 <State 436>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_426', ../src/matmul.cpp:94) [3247]  (3.35 ns)
	'and' operation ('and_ln94_213', ../src/matmul.cpp:94) [3248]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 437>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_213', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3255]  (1.35 ns)
	'fcmp' operation ('tmp_428', ../src/matmul.cpp:94) [3262]  (3.35 ns)

 <State 438>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_428', ../src/matmul.cpp:94) [3262]  (3.35 ns)
	'and' operation ('and_ln94_214', ../src/matmul.cpp:94) [3263]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 439>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_214', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3270]  (1.35 ns)
	'fcmp' operation ('tmp_430', ../src/matmul.cpp:94) [3277]  (3.35 ns)

 <State 440>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_430', ../src/matmul.cpp:94) [3277]  (3.35 ns)
	'and' operation ('and_ln94_215', ../src/matmul.cpp:94) [3278]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 441>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_215', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3285]  (1.35 ns)
	'fcmp' operation ('tmp_432', ../src/matmul.cpp:94) [3292]  (3.35 ns)

 <State 442>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_432', ../src/matmul.cpp:94) [3292]  (3.35 ns)
	'and' operation ('and_ln94_216', ../src/matmul.cpp:94) [3293]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 443>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_216', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3300]  (1.35 ns)
	'fcmp' operation ('tmp_434', ../src/matmul.cpp:94) [3307]  (3.35 ns)

 <State 444>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_434', ../src/matmul.cpp:94) [3307]  (3.35 ns)
	'and' operation ('and_ln94_217', ../src/matmul.cpp:94) [3308]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 445>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_217', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3315]  (1.35 ns)
	'fcmp' operation ('tmp_436', ../src/matmul.cpp:94) [3322]  (3.35 ns)

 <State 446>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_436', ../src/matmul.cpp:94) [3322]  (3.35 ns)
	'and' operation ('and_ln94_218', ../src/matmul.cpp:94) [3323]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 447>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_218', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3330]  (1.35 ns)
	'fcmp' operation ('tmp_438', ../src/matmul.cpp:94) [3337]  (3.35 ns)

 <State 448>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_438', ../src/matmul.cpp:94) [3337]  (3.35 ns)
	'and' operation ('and_ln94_219', ../src/matmul.cpp:94) [3338]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 449>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_219', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3345]  (1.35 ns)
	'fcmp' operation ('tmp_440', ../src/matmul.cpp:94) [3352]  (3.35 ns)

 <State 450>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_440', ../src/matmul.cpp:94) [3352]  (3.35 ns)
	'and' operation ('and_ln94_220', ../src/matmul.cpp:94) [3353]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 451>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_220', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3360]  (1.35 ns)
	'fcmp' operation ('tmp_442', ../src/matmul.cpp:94) [3367]  (3.35 ns)

 <State 452>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_442', ../src/matmul.cpp:94) [3367]  (3.35 ns)
	'and' operation ('and_ln94_221', ../src/matmul.cpp:94) [3368]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 453>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_221', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3375]  (1.35 ns)
	'fcmp' operation ('tmp_444', ../src/matmul.cpp:94) [3382]  (3.35 ns)

 <State 454>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_444', ../src/matmul.cpp:94) [3382]  (3.35 ns)
	'and' operation ('and_ln94_222', ../src/matmul.cpp:94) [3383]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 455>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_222', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3390]  (1.35 ns)
	'fcmp' operation ('tmp_446', ../src/matmul.cpp:94) [3397]  (3.35 ns)

 <State 456>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_446', ../src/matmul.cpp:94) [3397]  (3.35 ns)
	'and' operation ('and_ln94_223', ../src/matmul.cpp:94) [3398]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 457>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_223', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3405]  (1.35 ns)
	'fcmp' operation ('tmp_448', ../src/matmul.cpp:94) [3412]  (3.35 ns)

 <State 458>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_448', ../src/matmul.cpp:94) [3412]  (3.35 ns)
	'and' operation ('and_ln94_224', ../src/matmul.cpp:94) [3413]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 459>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_224', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3420]  (1.35 ns)
	'fcmp' operation ('tmp_450', ../src/matmul.cpp:94) [3427]  (3.35 ns)

 <State 460>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_450', ../src/matmul.cpp:94) [3427]  (3.35 ns)
	'and' operation ('and_ln94_225', ../src/matmul.cpp:94) [3428]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 461>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_225', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3435]  (1.35 ns)
	'fcmp' operation ('tmp_452', ../src/matmul.cpp:94) [3442]  (3.35 ns)

 <State 462>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_452', ../src/matmul.cpp:94) [3442]  (3.35 ns)
	'and' operation ('and_ln94_226', ../src/matmul.cpp:94) [3443]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 463>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_226', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3450]  (1.35 ns)
	'fcmp' operation ('tmp_454', ../src/matmul.cpp:94) [3457]  (3.35 ns)

 <State 464>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_454', ../src/matmul.cpp:94) [3457]  (3.35 ns)
	'and' operation ('and_ln94_227', ../src/matmul.cpp:94) [3458]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 465>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_227', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3465]  (1.35 ns)
	'fcmp' operation ('tmp_456', ../src/matmul.cpp:94) [3472]  (3.35 ns)

 <State 466>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_456', ../src/matmul.cpp:94) [3472]  (3.35 ns)
	'and' operation ('and_ln94_228', ../src/matmul.cpp:94) [3473]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 467>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_228', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3480]  (1.35 ns)
	'fcmp' operation ('tmp_458', ../src/matmul.cpp:94) [3487]  (3.35 ns)

 <State 468>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_458', ../src/matmul.cpp:94) [3487]  (3.35 ns)
	'and' operation ('and_ln94_229', ../src/matmul.cpp:94) [3488]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 469>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_229', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3495]  (1.35 ns)
	'fcmp' operation ('tmp_460', ../src/matmul.cpp:94) [3502]  (3.35 ns)

 <State 470>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_460', ../src/matmul.cpp:94) [3502]  (3.35 ns)
	'and' operation ('and_ln94_230', ../src/matmul.cpp:94) [3503]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 471>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_230', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3510]  (1.35 ns)
	'fcmp' operation ('tmp_462', ../src/matmul.cpp:94) [3517]  (3.35 ns)

 <State 472>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_462', ../src/matmul.cpp:94) [3517]  (3.35 ns)
	'and' operation ('and_ln94_231', ../src/matmul.cpp:94) [3518]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 473>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_231', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3525]  (1.35 ns)
	'fcmp' operation ('tmp_464', ../src/matmul.cpp:94) [3532]  (3.35 ns)

 <State 474>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_464', ../src/matmul.cpp:94) [3532]  (3.35 ns)
	'and' operation ('and_ln94_232', ../src/matmul.cpp:94) [3533]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 475>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_232', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3540]  (1.35 ns)
	'fcmp' operation ('tmp_466', ../src/matmul.cpp:94) [3547]  (3.35 ns)

 <State 476>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_466', ../src/matmul.cpp:94) [3547]  (3.35 ns)
	'and' operation ('and_ln94_233', ../src/matmul.cpp:94) [3548]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 477>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_233', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3555]  (1.35 ns)
	'fcmp' operation ('tmp_468', ../src/matmul.cpp:94) [3562]  (3.35 ns)

 <State 478>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_468', ../src/matmul.cpp:94) [3562]  (3.35 ns)
	'and' operation ('and_ln94_234', ../src/matmul.cpp:94) [3563]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 479>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_234', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3570]  (1.35 ns)
	'fcmp' operation ('tmp_470', ../src/matmul.cpp:94) [3577]  (3.35 ns)

 <State 480>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_470', ../src/matmul.cpp:94) [3577]  (3.35 ns)
	'and' operation ('and_ln94_235', ../src/matmul.cpp:94) [3578]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 481>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_235', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3585]  (1.35 ns)
	'fcmp' operation ('tmp_472', ../src/matmul.cpp:94) [3592]  (3.35 ns)

 <State 482>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_472', ../src/matmul.cpp:94) [3592]  (3.35 ns)
	'and' operation ('and_ln94_236', ../src/matmul.cpp:94) [3593]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 483>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_236', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3600]  (1.35 ns)
	'fcmp' operation ('tmp_474', ../src/matmul.cpp:94) [3607]  (3.35 ns)

 <State 484>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_474', ../src/matmul.cpp:94) [3607]  (3.35 ns)
	'and' operation ('and_ln94_237', ../src/matmul.cpp:94) [3608]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 485>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_237', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3615]  (1.35 ns)
	'fcmp' operation ('tmp_476', ../src/matmul.cpp:94) [3622]  (3.35 ns)

 <State 486>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_476', ../src/matmul.cpp:94) [3622]  (3.35 ns)
	'and' operation ('and_ln94_238', ../src/matmul.cpp:94) [3623]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 487>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_238', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3630]  (1.35 ns)
	'fcmp' operation ('tmp_478', ../src/matmul.cpp:94) [3637]  (3.35 ns)

 <State 488>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_478', ../src/matmul.cpp:94) [3637]  (3.35 ns)
	'and' operation ('and_ln94_239', ../src/matmul.cpp:94) [3638]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 489>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_239', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3645]  (1.35 ns)
	'fcmp' operation ('tmp_480', ../src/matmul.cpp:94) [3652]  (3.35 ns)

 <State 490>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_480', ../src/matmul.cpp:94) [3652]  (3.35 ns)
	'and' operation ('and_ln94_240', ../src/matmul.cpp:94) [3653]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 491>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_240', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3660]  (1.35 ns)
	'fcmp' operation ('tmp_482', ../src/matmul.cpp:94) [3667]  (3.35 ns)

 <State 492>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_482', ../src/matmul.cpp:94) [3667]  (3.35 ns)
	'and' operation ('and_ln94_241', ../src/matmul.cpp:94) [3668]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 493>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_241', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3675]  (1.35 ns)
	'fcmp' operation ('tmp_484', ../src/matmul.cpp:94) [3682]  (3.35 ns)

 <State 494>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_484', ../src/matmul.cpp:94) [3682]  (3.35 ns)
	'and' operation ('and_ln94_242', ../src/matmul.cpp:94) [3683]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 495>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_242', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3690]  (1.35 ns)
	'fcmp' operation ('tmp_486', ../src/matmul.cpp:94) [3697]  (3.35 ns)

 <State 496>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_486', ../src/matmul.cpp:94) [3697]  (3.35 ns)
	'and' operation ('and_ln94_243', ../src/matmul.cpp:94) [3698]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 497>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_243', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3705]  (1.35 ns)
	'fcmp' operation ('tmp_488', ../src/matmul.cpp:94) [3712]  (3.35 ns)

 <State 498>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_488', ../src/matmul.cpp:94) [3712]  (3.35 ns)
	'and' operation ('and_ln94_244', ../src/matmul.cpp:94) [3713]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 499>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_244', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3720]  (1.35 ns)
	'fcmp' operation ('tmp_490', ../src/matmul.cpp:94) [3727]  (3.35 ns)

 <State 500>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_490', ../src/matmul.cpp:94) [3727]  (3.35 ns)
	'and' operation ('and_ln94_245', ../src/matmul.cpp:94) [3728]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 501>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_245', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3735]  (1.35 ns)
	'fcmp' operation ('tmp_492', ../src/matmul.cpp:94) [3742]  (3.35 ns)

 <State 502>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_492', ../src/matmul.cpp:94) [3742]  (3.35 ns)
	'and' operation ('and_ln94_246', ../src/matmul.cpp:94) [3743]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 503>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_246', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3750]  (1.35 ns)
	'fcmp' operation ('tmp_494', ../src/matmul.cpp:94) [3757]  (3.35 ns)

 <State 504>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_494', ../src/matmul.cpp:94) [3757]  (3.35 ns)
	'and' operation ('and_ln94_247', ../src/matmul.cpp:94) [3758]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 505>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_247', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3765]  (1.35 ns)
	'fcmp' operation ('tmp_496', ../src/matmul.cpp:94) [3772]  (3.35 ns)

 <State 506>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_496', ../src/matmul.cpp:94) [3772]  (3.35 ns)
	'and' operation ('and_ln94_248', ../src/matmul.cpp:94) [3773]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 507>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_248', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3780]  (1.35 ns)
	'fcmp' operation ('tmp_498', ../src/matmul.cpp:94) [3787]  (3.35 ns)

 <State 508>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_498', ../src/matmul.cpp:94) [3787]  (3.35 ns)
	'and' operation ('and_ln94_249', ../src/matmul.cpp:94) [3788]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 509>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_249', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3795]  (1.35 ns)
	'fcmp' operation ('tmp_500', ../src/matmul.cpp:94) [3802]  (3.35 ns)

 <State 510>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_500', ../src/matmul.cpp:94) [3802]  (3.35 ns)
	'and' operation ('and_ln94_250', ../src/matmul.cpp:94) [3803]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 511>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_250', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3810]  (1.35 ns)
	'fcmp' operation ('tmp_502', ../src/matmul.cpp:94) [3817]  (3.35 ns)

 <State 512>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_502', ../src/matmul.cpp:94) [3817]  (3.35 ns)
	'and' operation ('and_ln94_251', ../src/matmul.cpp:94) [3818]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 513>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_251', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3825]  (1.35 ns)
	'fcmp' operation ('tmp_504', ../src/matmul.cpp:94) [3832]  (3.35 ns)

 <State 514>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_504', ../src/matmul.cpp:94) [3832]  (3.35 ns)
	'and' operation ('and_ln94_252', ../src/matmul.cpp:94) [3833]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 515>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_252', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3840]  (1.35 ns)
	'fcmp' operation ('tmp_506', ../src/matmul.cpp:94) [3847]  (3.35 ns)

 <State 516>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_506', ../src/matmul.cpp:94) [3847]  (3.35 ns)
	'and' operation ('and_ln94_253', ../src/matmul.cpp:94) [3848]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 517>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_253', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3855]  (1.35 ns)
	'fcmp' operation ('tmp_508', ../src/matmul.cpp:94) [3862]  (3.35 ns)

 <State 518>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_508', ../src/matmul.cpp:94) [3862]  (3.35 ns)
	'and' operation ('and_ln94_254', ../src/matmul.cpp:94) [3863]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 519>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_254', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3870]  (1.35 ns)
	'fcmp' operation ('tmp_510', ../src/matmul.cpp:94) [3877]  (3.35 ns)

 <State 520>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_510', ../src/matmul.cpp:94) [3877]  (3.35 ns)
	'and' operation ('and_ln94_255', ../src/matmul.cpp:94) [3878]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 521>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_255', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3885]  (1.35 ns)
	'fcmp' operation ('tmp_512', ../src/matmul.cpp:94) [3892]  (3.35 ns)

 <State 522>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_512', ../src/matmul.cpp:94) [3892]  (3.35 ns)
	'and' operation ('and_ln94_256', ../src/matmul.cpp:94) [3893]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 523>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_256', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3900]  (1.35 ns)
	'fcmp' operation ('tmp_514', ../src/matmul.cpp:94) [3907]  (3.35 ns)

 <State 524>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_514', ../src/matmul.cpp:94) [3907]  (3.35 ns)
	'and' operation ('and_ln94_257', ../src/matmul.cpp:94) [3908]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 525>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_257', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3915]  (1.35 ns)
	'fcmp' operation ('tmp_516', ../src/matmul.cpp:94) [3922]  (3.35 ns)

 <State 526>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_516', ../src/matmul.cpp:94) [3922]  (3.35 ns)
	'and' operation ('and_ln94_258', ../src/matmul.cpp:94) [3923]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 527>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_258', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3930]  (1.35 ns)
	'fcmp' operation ('tmp_518', ../src/matmul.cpp:94) [3937]  (3.35 ns)

 <State 528>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_518', ../src/matmul.cpp:94) [3937]  (3.35 ns)
	'and' operation ('and_ln94_259', ../src/matmul.cpp:94) [3938]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 529>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_259', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3945]  (1.35 ns)
	'fcmp' operation ('tmp_520', ../src/matmul.cpp:94) [3952]  (3.35 ns)

 <State 530>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_520', ../src/matmul.cpp:94) [3952]  (3.35 ns)
	'and' operation ('and_ln94_260', ../src/matmul.cpp:94) [3953]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 531>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_260', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3960]  (1.35 ns)
	'fcmp' operation ('tmp_522', ../src/matmul.cpp:94) [3967]  (3.35 ns)

 <State 532>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_522', ../src/matmul.cpp:94) [3967]  (3.35 ns)
	'and' operation ('and_ln94_261', ../src/matmul.cpp:94) [3968]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 533>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_261', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3975]  (1.35 ns)
	'fcmp' operation ('tmp_524', ../src/matmul.cpp:94) [3982]  (3.35 ns)

 <State 534>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_524', ../src/matmul.cpp:94) [3982]  (3.35 ns)
	'and' operation ('and_ln94_262', ../src/matmul.cpp:94) [3983]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 535>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_262', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [3990]  (1.35 ns)
	'fcmp' operation ('tmp_526', ../src/matmul.cpp:94) [3997]  (3.35 ns)

 <State 536>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_526', ../src/matmul.cpp:94) [3997]  (3.35 ns)
	'and' operation ('and_ln94_263', ../src/matmul.cpp:94) [3998]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 537>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_263', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4005]  (1.35 ns)
	'fcmp' operation ('tmp_528', ../src/matmul.cpp:94) [4012]  (3.35 ns)

 <State 538>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_528', ../src/matmul.cpp:94) [4012]  (3.35 ns)
	'and' operation ('and_ln94_264', ../src/matmul.cpp:94) [4013]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 539>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_264', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4020]  (1.35 ns)
	'fcmp' operation ('tmp_530', ../src/matmul.cpp:94) [4027]  (3.35 ns)

 <State 540>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_530', ../src/matmul.cpp:94) [4027]  (3.35 ns)
	'and' operation ('and_ln94_265', ../src/matmul.cpp:94) [4028]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 541>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_265', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4035]  (1.35 ns)
	'fcmp' operation ('tmp_532', ../src/matmul.cpp:94) [4042]  (3.35 ns)

 <State 542>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_532', ../src/matmul.cpp:94) [4042]  (3.35 ns)
	'and' operation ('and_ln94_266', ../src/matmul.cpp:94) [4043]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 543>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_266', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4050]  (1.35 ns)
	'fcmp' operation ('tmp_534', ../src/matmul.cpp:94) [4057]  (3.35 ns)

 <State 544>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_534', ../src/matmul.cpp:94) [4057]  (3.35 ns)
	'and' operation ('and_ln94_267', ../src/matmul.cpp:94) [4058]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 545>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_267', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4065]  (1.35 ns)
	'fcmp' operation ('tmp_536', ../src/matmul.cpp:94) [4072]  (3.35 ns)

 <State 546>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_536', ../src/matmul.cpp:94) [4072]  (3.35 ns)
	'and' operation ('and_ln94_268', ../src/matmul.cpp:94) [4073]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 547>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_268', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4080]  (1.35 ns)
	'fcmp' operation ('tmp_538', ../src/matmul.cpp:94) [4087]  (3.35 ns)

 <State 548>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_538', ../src/matmul.cpp:94) [4087]  (3.35 ns)
	'and' operation ('and_ln94_269', ../src/matmul.cpp:94) [4088]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 549>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_269', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4095]  (1.35 ns)
	'fcmp' operation ('tmp_540', ../src/matmul.cpp:94) [4102]  (3.35 ns)

 <State 550>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_540', ../src/matmul.cpp:94) [4102]  (3.35 ns)
	'and' operation ('and_ln94_270', ../src/matmul.cpp:94) [4103]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 551>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_270', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4110]  (1.35 ns)
	'fcmp' operation ('tmp_542', ../src/matmul.cpp:94) [4117]  (3.35 ns)

 <State 552>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_542', ../src/matmul.cpp:94) [4117]  (3.35 ns)
	'and' operation ('and_ln94_271', ../src/matmul.cpp:94) [4118]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 553>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_271', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4125]  (1.35 ns)
	'fcmp' operation ('tmp_544', ../src/matmul.cpp:94) [4132]  (3.35 ns)

 <State 554>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_544', ../src/matmul.cpp:94) [4132]  (3.35 ns)
	'and' operation ('and_ln94_272', ../src/matmul.cpp:94) [4133]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 555>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_272', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4140]  (1.35 ns)
	'fcmp' operation ('tmp_546', ../src/matmul.cpp:94) [4147]  (3.35 ns)

 <State 556>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_546', ../src/matmul.cpp:94) [4147]  (3.35 ns)
	'and' operation ('and_ln94_273', ../src/matmul.cpp:94) [4148]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 557>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_273', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4155]  (1.35 ns)
	'fcmp' operation ('tmp_548', ../src/matmul.cpp:94) [4162]  (3.35 ns)

 <State 558>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_548', ../src/matmul.cpp:94) [4162]  (3.35 ns)
	'and' operation ('and_ln94_274', ../src/matmul.cpp:94) [4163]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 559>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_274', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4170]  (1.35 ns)
	'fcmp' operation ('tmp_550', ../src/matmul.cpp:94) [4177]  (3.35 ns)

 <State 560>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_550', ../src/matmul.cpp:94) [4177]  (3.35 ns)
	'and' operation ('and_ln94_275', ../src/matmul.cpp:94) [4178]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 561>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_275', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4185]  (1.35 ns)
	'fcmp' operation ('tmp_552', ../src/matmul.cpp:94) [4192]  (3.35 ns)

 <State 562>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_552', ../src/matmul.cpp:94) [4192]  (3.35 ns)
	'and' operation ('and_ln94_276', ../src/matmul.cpp:94) [4193]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 563>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_276', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4200]  (1.35 ns)
	'fcmp' operation ('tmp_554', ../src/matmul.cpp:94) [4207]  (3.35 ns)

 <State 564>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_554', ../src/matmul.cpp:94) [4207]  (3.35 ns)
	'and' operation ('and_ln94_277', ../src/matmul.cpp:94) [4208]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 565>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_277', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4215]  (1.35 ns)
	'fcmp' operation ('tmp_556', ../src/matmul.cpp:94) [4222]  (3.35 ns)

 <State 566>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_556', ../src/matmul.cpp:94) [4222]  (3.35 ns)
	'and' operation ('and_ln94_278', ../src/matmul.cpp:94) [4223]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 567>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_278', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4230]  (1.35 ns)
	'fcmp' operation ('tmp_558', ../src/matmul.cpp:94) [4237]  (3.35 ns)

 <State 568>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_558', ../src/matmul.cpp:94) [4237]  (3.35 ns)
	'and' operation ('and_ln94_279', ../src/matmul.cpp:94) [4238]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 569>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_279', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4245]  (1.35 ns)
	'fcmp' operation ('tmp_560', ../src/matmul.cpp:94) [4252]  (3.35 ns)

 <State 570>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_560', ../src/matmul.cpp:94) [4252]  (3.35 ns)
	'and' operation ('and_ln94_280', ../src/matmul.cpp:94) [4253]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 571>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_280', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4260]  (1.35 ns)
	'fcmp' operation ('tmp_562', ../src/matmul.cpp:94) [4267]  (3.35 ns)

 <State 572>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_562', ../src/matmul.cpp:94) [4267]  (3.35 ns)
	'and' operation ('and_ln94_281', ../src/matmul.cpp:94) [4268]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 573>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_281', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4275]  (1.35 ns)
	'fcmp' operation ('tmp_564', ../src/matmul.cpp:94) [4282]  (3.35 ns)

 <State 574>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_564', ../src/matmul.cpp:94) [4282]  (3.35 ns)
	'and' operation ('and_ln94_282', ../src/matmul.cpp:94) [4283]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 575>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_282', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4290]  (1.35 ns)
	'fcmp' operation ('tmp_566', ../src/matmul.cpp:94) [4297]  (3.35 ns)

 <State 576>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_566', ../src/matmul.cpp:94) [4297]  (3.35 ns)
	'and' operation ('and_ln94_283', ../src/matmul.cpp:94) [4298]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 577>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_283', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4305]  (1.35 ns)
	'fcmp' operation ('tmp_568', ../src/matmul.cpp:94) [4312]  (3.35 ns)

 <State 578>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_568', ../src/matmul.cpp:94) [4312]  (3.35 ns)
	'and' operation ('and_ln94_284', ../src/matmul.cpp:94) [4313]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 579>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_284', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4320]  (1.35 ns)
	'fcmp' operation ('tmp_570', ../src/matmul.cpp:94) [4327]  (3.35 ns)

 <State 580>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_570', ../src/matmul.cpp:94) [4327]  (3.35 ns)
	'and' operation ('and_ln94_285', ../src/matmul.cpp:94) [4328]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 581>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_285', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4335]  (1.35 ns)
	'fcmp' operation ('tmp_572', ../src/matmul.cpp:94) [4342]  (3.35 ns)

 <State 582>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_572', ../src/matmul.cpp:94) [4342]  (3.35 ns)
	'and' operation ('and_ln94_286', ../src/matmul.cpp:94) [4343]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 583>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_286', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4350]  (1.35 ns)
	'fcmp' operation ('tmp_574', ../src/matmul.cpp:94) [4357]  (3.35 ns)

 <State 584>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_574', ../src/matmul.cpp:94) [4357]  (3.35 ns)
	'and' operation ('and_ln94_287', ../src/matmul.cpp:94) [4358]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 585>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_287', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4365]  (1.35 ns)
	'fcmp' operation ('tmp_576', ../src/matmul.cpp:94) [4372]  (3.35 ns)

 <State 586>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_576', ../src/matmul.cpp:94) [4372]  (3.35 ns)
	'and' operation ('and_ln94_288', ../src/matmul.cpp:94) [4373]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 587>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_288', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4380]  (1.35 ns)
	'fcmp' operation ('tmp_578', ../src/matmul.cpp:94) [4387]  (3.35 ns)

 <State 588>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_578', ../src/matmul.cpp:94) [4387]  (3.35 ns)
	'and' operation ('and_ln94_289', ../src/matmul.cpp:94) [4388]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 589>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_289', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4395]  (1.35 ns)
	'fcmp' operation ('tmp_580', ../src/matmul.cpp:94) [4402]  (3.35 ns)

 <State 590>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_580', ../src/matmul.cpp:94) [4402]  (3.35 ns)
	'and' operation ('and_ln94_290', ../src/matmul.cpp:94) [4403]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 591>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_290', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4410]  (1.35 ns)
	'fcmp' operation ('tmp_582', ../src/matmul.cpp:94) [4417]  (3.35 ns)

 <State 592>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_582', ../src/matmul.cpp:94) [4417]  (3.35 ns)
	'and' operation ('and_ln94_291', ../src/matmul.cpp:94) [4418]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 593>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_291', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4425]  (1.35 ns)
	'fcmp' operation ('tmp_584', ../src/matmul.cpp:94) [4432]  (3.35 ns)

 <State 594>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_584', ../src/matmul.cpp:94) [4432]  (3.35 ns)
	'and' operation ('and_ln94_292', ../src/matmul.cpp:94) [4433]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 595>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_292', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4440]  (1.35 ns)
	'fcmp' operation ('tmp_586', ../src/matmul.cpp:94) [4447]  (3.35 ns)

 <State 596>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_586', ../src/matmul.cpp:94) [4447]  (3.35 ns)
	'and' operation ('and_ln94_293', ../src/matmul.cpp:94) [4448]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 597>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_293', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4455]  (1.35 ns)
	'fcmp' operation ('tmp_588', ../src/matmul.cpp:94) [4462]  (3.35 ns)

 <State 598>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_588', ../src/matmul.cpp:94) [4462]  (3.35 ns)
	'and' operation ('and_ln94_294', ../src/matmul.cpp:94) [4463]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 599>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_294', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4470]  (1.35 ns)
	'fcmp' operation ('tmp_590', ../src/matmul.cpp:94) [4477]  (3.35 ns)

 <State 600>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_590', ../src/matmul.cpp:94) [4477]  (3.35 ns)
	'and' operation ('and_ln94_295', ../src/matmul.cpp:94) [4478]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 601>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_295', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4485]  (1.35 ns)
	'fcmp' operation ('tmp_592', ../src/matmul.cpp:94) [4492]  (3.35 ns)

 <State 602>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_592', ../src/matmul.cpp:94) [4492]  (3.35 ns)
	'and' operation ('and_ln94_296', ../src/matmul.cpp:94) [4493]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 603>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_296', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4500]  (1.35 ns)
	'fcmp' operation ('tmp_594', ../src/matmul.cpp:94) [4507]  (3.35 ns)

 <State 604>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_594', ../src/matmul.cpp:94) [4507]  (3.35 ns)
	'and' operation ('and_ln94_297', ../src/matmul.cpp:94) [4508]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 605>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_297', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4515]  (1.35 ns)
	'fcmp' operation ('tmp_596', ../src/matmul.cpp:94) [4522]  (3.35 ns)

 <State 606>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_596', ../src/matmul.cpp:94) [4522]  (3.35 ns)
	'and' operation ('and_ln94_298', ../src/matmul.cpp:94) [4523]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 607>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_298', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4530]  (1.35 ns)
	'fcmp' operation ('tmp_598', ../src/matmul.cpp:94) [4537]  (3.35 ns)

 <State 608>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_598', ../src/matmul.cpp:94) [4537]  (3.35 ns)
	'and' operation ('and_ln94_299', ../src/matmul.cpp:94) [4538]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 609>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_299', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4545]  (1.35 ns)
	'fcmp' operation ('tmp_600', ../src/matmul.cpp:94) [4552]  (3.35 ns)

 <State 610>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_600', ../src/matmul.cpp:94) [4552]  (3.35 ns)
	'and' operation ('and_ln94_300', ../src/matmul.cpp:94) [4553]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 611>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_300', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4560]  (1.35 ns)
	'fcmp' operation ('tmp_602', ../src/matmul.cpp:94) [4567]  (3.35 ns)

 <State 612>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_602', ../src/matmul.cpp:94) [4567]  (3.35 ns)
	'and' operation ('and_ln94_301', ../src/matmul.cpp:94) [4568]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 613>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_301', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4575]  (1.35 ns)
	'fcmp' operation ('tmp_604', ../src/matmul.cpp:94) [4582]  (3.35 ns)

 <State 614>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_604', ../src/matmul.cpp:94) [4582]  (3.35 ns)
	'and' operation ('and_ln94_302', ../src/matmul.cpp:94) [4583]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 615>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_302', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4590]  (1.35 ns)
	'fcmp' operation ('tmp_606', ../src/matmul.cpp:94) [4597]  (3.35 ns)

 <State 616>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_606', ../src/matmul.cpp:94) [4597]  (3.35 ns)
	'and' operation ('and_ln94_303', ../src/matmul.cpp:94) [4598]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 617>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_303', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4605]  (1.35 ns)
	'fcmp' operation ('tmp_608', ../src/matmul.cpp:94) [4612]  (3.35 ns)

 <State 618>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_608', ../src/matmul.cpp:94) [4612]  (3.35 ns)
	'and' operation ('and_ln94_304', ../src/matmul.cpp:94) [4613]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 619>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_304', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4620]  (1.35 ns)
	'fcmp' operation ('tmp_610', ../src/matmul.cpp:94) [4627]  (3.35 ns)

 <State 620>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_610', ../src/matmul.cpp:94) [4627]  (3.35 ns)
	'and' operation ('and_ln94_305', ../src/matmul.cpp:94) [4628]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 621>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_305', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4635]  (1.35 ns)
	'fcmp' operation ('tmp_612', ../src/matmul.cpp:94) [4642]  (3.35 ns)

 <State 622>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_612', ../src/matmul.cpp:94) [4642]  (3.35 ns)
	'and' operation ('and_ln94_306', ../src/matmul.cpp:94) [4643]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 623>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_306', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4650]  (1.35 ns)
	'fcmp' operation ('tmp_614', ../src/matmul.cpp:94) [4657]  (3.35 ns)

 <State 624>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_614', ../src/matmul.cpp:94) [4657]  (3.35 ns)
	'and' operation ('and_ln94_307', ../src/matmul.cpp:94) [4658]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 625>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_307', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4665]  (1.35 ns)
	'fcmp' operation ('tmp_616', ../src/matmul.cpp:94) [4672]  (3.35 ns)

 <State 626>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_616', ../src/matmul.cpp:94) [4672]  (3.35 ns)
	'and' operation ('and_ln94_308', ../src/matmul.cpp:94) [4673]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 627>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_308', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4680]  (1.35 ns)
	'fcmp' operation ('tmp_618', ../src/matmul.cpp:94) [4687]  (3.35 ns)

 <State 628>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_618', ../src/matmul.cpp:94) [4687]  (3.35 ns)
	'and' operation ('and_ln94_309', ../src/matmul.cpp:94) [4688]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 629>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_309', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4695]  (1.35 ns)
	'fcmp' operation ('tmp_620', ../src/matmul.cpp:94) [4702]  (3.35 ns)

 <State 630>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_620', ../src/matmul.cpp:94) [4702]  (3.35 ns)
	'and' operation ('and_ln94_310', ../src/matmul.cpp:94) [4703]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 631>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_310', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4710]  (1.35 ns)
	'fcmp' operation ('tmp_622', ../src/matmul.cpp:94) [4717]  (3.35 ns)

 <State 632>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_622', ../src/matmul.cpp:94) [4717]  (3.35 ns)
	'and' operation ('and_ln94_311', ../src/matmul.cpp:94) [4718]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 633>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_311', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4725]  (1.35 ns)
	'fcmp' operation ('tmp_624', ../src/matmul.cpp:94) [4732]  (3.35 ns)

 <State 634>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_624', ../src/matmul.cpp:94) [4732]  (3.35 ns)
	'and' operation ('and_ln94_312', ../src/matmul.cpp:94) [4733]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 635>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_312', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4740]  (1.35 ns)
	'fcmp' operation ('tmp_626', ../src/matmul.cpp:94) [4747]  (3.35 ns)

 <State 636>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_626', ../src/matmul.cpp:94) [4747]  (3.35 ns)
	'and' operation ('and_ln94_313', ../src/matmul.cpp:94) [4748]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 637>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_313', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4755]  (1.35 ns)
	'fcmp' operation ('tmp_628', ../src/matmul.cpp:94) [4762]  (3.35 ns)

 <State 638>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_628', ../src/matmul.cpp:94) [4762]  (3.35 ns)
	'and' operation ('and_ln94_314', ../src/matmul.cpp:94) [4763]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 639>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_314', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4770]  (1.35 ns)
	'fcmp' operation ('tmp_630', ../src/matmul.cpp:94) [4777]  (3.35 ns)

 <State 640>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_630', ../src/matmul.cpp:94) [4777]  (3.35 ns)
	'and' operation ('and_ln94_315', ../src/matmul.cpp:94) [4778]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 641>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_315', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4785]  (1.35 ns)
	'fcmp' operation ('tmp_632', ../src/matmul.cpp:94) [4792]  (3.35 ns)

 <State 642>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_632', ../src/matmul.cpp:94) [4792]  (3.35 ns)
	'and' operation ('and_ln94_316', ../src/matmul.cpp:94) [4793]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 643>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_316', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4800]  (1.35 ns)
	'fcmp' operation ('tmp_634', ../src/matmul.cpp:94) [4807]  (3.35 ns)

 <State 644>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_634', ../src/matmul.cpp:94) [4807]  (3.35 ns)
	'and' operation ('and_ln94_317', ../src/matmul.cpp:94) [4808]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 645>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_317', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4815]  (1.35 ns)
	'fcmp' operation ('tmp_636', ../src/matmul.cpp:94) [4822]  (3.35 ns)

 <State 646>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_636', ../src/matmul.cpp:94) [4822]  (3.35 ns)
	'and' operation ('and_ln94_318', ../src/matmul.cpp:94) [4823]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 647>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_318', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4830]  (1.35 ns)
	'fcmp' operation ('tmp_638', ../src/matmul.cpp:94) [4837]  (3.35 ns)

 <State 648>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_638', ../src/matmul.cpp:94) [4837]  (3.35 ns)
	'and' operation ('and_ln94_319', ../src/matmul.cpp:94) [4838]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 649>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_319', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4845]  (1.35 ns)
	'fcmp' operation ('tmp_640', ../src/matmul.cpp:94) [4852]  (3.35 ns)

 <State 650>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_640', ../src/matmul.cpp:94) [4852]  (3.35 ns)
	'and' operation ('and_ln94_320', ../src/matmul.cpp:94) [4853]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 651>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_320', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4860]  (1.35 ns)
	'fcmp' operation ('tmp_642', ../src/matmul.cpp:94) [4867]  (3.35 ns)

 <State 652>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_642', ../src/matmul.cpp:94) [4867]  (3.35 ns)
	'and' operation ('and_ln94_321', ../src/matmul.cpp:94) [4868]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 653>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_321', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4875]  (1.35 ns)
	'fcmp' operation ('tmp_644', ../src/matmul.cpp:94) [4882]  (3.35 ns)

 <State 654>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_644', ../src/matmul.cpp:94) [4882]  (3.35 ns)
	'and' operation ('and_ln94_322', ../src/matmul.cpp:94) [4883]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 655>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_322', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4890]  (1.35 ns)
	'fcmp' operation ('tmp_646', ../src/matmul.cpp:94) [4897]  (3.35 ns)

 <State 656>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_646', ../src/matmul.cpp:94) [4897]  (3.35 ns)
	'and' operation ('and_ln94_323', ../src/matmul.cpp:94) [4898]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 657>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_323', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4905]  (1.35 ns)
	'fcmp' operation ('tmp_648', ../src/matmul.cpp:94) [4912]  (3.35 ns)

 <State 658>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_648', ../src/matmul.cpp:94) [4912]  (3.35 ns)
	'and' operation ('and_ln94_324', ../src/matmul.cpp:94) [4913]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 659>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_324', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4920]  (1.35 ns)
	'fcmp' operation ('tmp_650', ../src/matmul.cpp:94) [4927]  (3.35 ns)

 <State 660>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_650', ../src/matmul.cpp:94) [4927]  (3.35 ns)
	'and' operation ('and_ln94_325', ../src/matmul.cpp:94) [4928]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 661>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_325', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4935]  (1.35 ns)
	'fcmp' operation ('tmp_652', ../src/matmul.cpp:94) [4942]  (3.35 ns)

 <State 662>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_652', ../src/matmul.cpp:94) [4942]  (3.35 ns)
	'and' operation ('and_ln94_326', ../src/matmul.cpp:94) [4943]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 663>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_326', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4950]  (1.35 ns)
	'fcmp' operation ('tmp_654', ../src/matmul.cpp:94) [4957]  (3.35 ns)

 <State 664>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_654', ../src/matmul.cpp:94) [4957]  (3.35 ns)
	'and' operation ('and_ln94_327', ../src/matmul.cpp:94) [4958]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 665>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_327', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4965]  (1.35 ns)
	'fcmp' operation ('tmp_656', ../src/matmul.cpp:94) [4972]  (3.35 ns)

 <State 666>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_656', ../src/matmul.cpp:94) [4972]  (3.35 ns)
	'and' operation ('and_ln94_328', ../src/matmul.cpp:94) [4973]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 667>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_328', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4980]  (1.35 ns)
	'fcmp' operation ('tmp_658', ../src/matmul.cpp:94) [4987]  (3.35 ns)

 <State 668>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_658', ../src/matmul.cpp:94) [4987]  (3.35 ns)
	'and' operation ('and_ln94_329', ../src/matmul.cpp:94) [4988]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 669>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_329', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [4995]  (1.35 ns)
	'fcmp' operation ('tmp_660', ../src/matmul.cpp:94) [5002]  (3.35 ns)

 <State 670>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_660', ../src/matmul.cpp:94) [5002]  (3.35 ns)
	'and' operation ('and_ln94_330', ../src/matmul.cpp:94) [5003]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 671>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_330', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5010]  (1.35 ns)
	'fcmp' operation ('tmp_662', ../src/matmul.cpp:94) [5017]  (3.35 ns)

 <State 672>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_662', ../src/matmul.cpp:94) [5017]  (3.35 ns)
	'and' operation ('and_ln94_331', ../src/matmul.cpp:94) [5018]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 673>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_331', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5025]  (1.35 ns)
	'fcmp' operation ('tmp_664', ../src/matmul.cpp:94) [5032]  (3.35 ns)

 <State 674>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_664', ../src/matmul.cpp:94) [5032]  (3.35 ns)
	'and' operation ('and_ln94_332', ../src/matmul.cpp:94) [5033]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 675>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_332', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5040]  (1.35 ns)
	'fcmp' operation ('tmp_666', ../src/matmul.cpp:94) [5047]  (3.35 ns)

 <State 676>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_666', ../src/matmul.cpp:94) [5047]  (3.35 ns)
	'and' operation ('and_ln94_333', ../src/matmul.cpp:94) [5048]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 677>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_333', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5055]  (1.35 ns)
	'fcmp' operation ('tmp_668', ../src/matmul.cpp:94) [5062]  (3.35 ns)

 <State 678>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_668', ../src/matmul.cpp:94) [5062]  (3.35 ns)
	'and' operation ('and_ln94_334', ../src/matmul.cpp:94) [5063]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 679>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_334', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5070]  (1.35 ns)
	'fcmp' operation ('tmp_670', ../src/matmul.cpp:94) [5077]  (3.35 ns)

 <State 680>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_670', ../src/matmul.cpp:94) [5077]  (3.35 ns)
	'and' operation ('and_ln94_335', ../src/matmul.cpp:94) [5078]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 681>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_335', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5085]  (1.35 ns)
	'fcmp' operation ('tmp_672', ../src/matmul.cpp:94) [5092]  (3.35 ns)

 <State 682>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_672', ../src/matmul.cpp:94) [5092]  (3.35 ns)
	'and' operation ('and_ln94_336', ../src/matmul.cpp:94) [5093]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 683>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_336', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5100]  (1.35 ns)
	'fcmp' operation ('tmp_674', ../src/matmul.cpp:94) [5107]  (3.35 ns)

 <State 684>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_674', ../src/matmul.cpp:94) [5107]  (3.35 ns)
	'and' operation ('and_ln94_337', ../src/matmul.cpp:94) [5108]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 685>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_337', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5115]  (1.35 ns)
	'fcmp' operation ('tmp_676', ../src/matmul.cpp:94) [5122]  (3.35 ns)

 <State 686>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_676', ../src/matmul.cpp:94) [5122]  (3.35 ns)
	'and' operation ('and_ln94_338', ../src/matmul.cpp:94) [5123]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 687>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_338', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5130]  (1.35 ns)
	'fcmp' operation ('tmp_678', ../src/matmul.cpp:94) [5137]  (3.35 ns)

 <State 688>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_678', ../src/matmul.cpp:94) [5137]  (3.35 ns)
	'and' operation ('and_ln94_339', ../src/matmul.cpp:94) [5138]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 689>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_339', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5145]  (1.35 ns)
	'fcmp' operation ('tmp_680', ../src/matmul.cpp:94) [5152]  (3.35 ns)

 <State 690>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_680', ../src/matmul.cpp:94) [5152]  (3.35 ns)
	'and' operation ('and_ln94_340', ../src/matmul.cpp:94) [5153]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 691>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_340', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5160]  (1.35 ns)
	'fcmp' operation ('tmp_682', ../src/matmul.cpp:94) [5167]  (3.35 ns)

 <State 692>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_682', ../src/matmul.cpp:94) [5167]  (3.35 ns)
	'and' operation ('and_ln94_341', ../src/matmul.cpp:94) [5168]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 693>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_341', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5175]  (1.35 ns)
	'fcmp' operation ('tmp_684', ../src/matmul.cpp:94) [5182]  (3.35 ns)

 <State 694>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_684', ../src/matmul.cpp:94) [5182]  (3.35 ns)
	'and' operation ('and_ln94_342', ../src/matmul.cpp:94) [5183]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 695>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_342', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5190]  (1.35 ns)
	'fcmp' operation ('tmp_686', ../src/matmul.cpp:94) [5197]  (3.35 ns)

 <State 696>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_686', ../src/matmul.cpp:94) [5197]  (3.35 ns)
	'and' operation ('and_ln94_343', ../src/matmul.cpp:94) [5198]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 697>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_343', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5205]  (1.35 ns)
	'fcmp' operation ('tmp_688', ../src/matmul.cpp:94) [5212]  (3.35 ns)

 <State 698>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_688', ../src/matmul.cpp:94) [5212]  (3.35 ns)
	'and' operation ('and_ln94_344', ../src/matmul.cpp:94) [5213]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 699>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_344', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5220]  (1.35 ns)
	'fcmp' operation ('tmp_690', ../src/matmul.cpp:94) [5227]  (3.35 ns)

 <State 700>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_690', ../src/matmul.cpp:94) [5227]  (3.35 ns)
	'and' operation ('and_ln94_345', ../src/matmul.cpp:94) [5228]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 701>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_345', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5235]  (1.35 ns)
	'fcmp' operation ('tmp_692', ../src/matmul.cpp:94) [5242]  (3.35 ns)

 <State 702>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_692', ../src/matmul.cpp:94) [5242]  (3.35 ns)
	'and' operation ('and_ln94_346', ../src/matmul.cpp:94) [5243]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 703>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_346', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5250]  (1.35 ns)
	'fcmp' operation ('tmp_694', ../src/matmul.cpp:94) [5257]  (3.35 ns)

 <State 704>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_694', ../src/matmul.cpp:94) [5257]  (3.35 ns)
	'and' operation ('and_ln94_347', ../src/matmul.cpp:94) [5258]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 705>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_347', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5265]  (1.35 ns)
	'fcmp' operation ('tmp_696', ../src/matmul.cpp:94) [5272]  (3.35 ns)

 <State 706>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_696', ../src/matmul.cpp:94) [5272]  (3.35 ns)
	'and' operation ('and_ln94_348', ../src/matmul.cpp:94) [5273]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 707>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_348', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5280]  (1.35 ns)
	'fcmp' operation ('tmp_698', ../src/matmul.cpp:94) [5287]  (3.35 ns)

 <State 708>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_698', ../src/matmul.cpp:94) [5287]  (3.35 ns)
	'and' operation ('and_ln94_349', ../src/matmul.cpp:94) [5288]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 709>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_349', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5295]  (1.35 ns)
	'fcmp' operation ('tmp_700', ../src/matmul.cpp:94) [5302]  (3.35 ns)

 <State 710>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_700', ../src/matmul.cpp:94) [5302]  (3.35 ns)
	'and' operation ('and_ln94_350', ../src/matmul.cpp:94) [5303]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 711>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_350', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5310]  (1.35 ns)
	'fcmp' operation ('tmp_702', ../src/matmul.cpp:94) [5317]  (3.35 ns)

 <State 712>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_702', ../src/matmul.cpp:94) [5317]  (3.35 ns)
	'and' operation ('and_ln94_351', ../src/matmul.cpp:94) [5318]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 713>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_351', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5325]  (1.35 ns)
	'fcmp' operation ('tmp_704', ../src/matmul.cpp:94) [5332]  (3.35 ns)

 <State 714>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_704', ../src/matmul.cpp:94) [5332]  (3.35 ns)
	'and' operation ('and_ln94_352', ../src/matmul.cpp:94) [5333]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 715>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_352', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5340]  (1.35 ns)
	'fcmp' operation ('tmp_706', ../src/matmul.cpp:94) [5347]  (3.35 ns)

 <State 716>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_706', ../src/matmul.cpp:94) [5347]  (3.35 ns)
	'and' operation ('and_ln94_353', ../src/matmul.cpp:94) [5348]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 717>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_353', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5355]  (1.35 ns)
	'fcmp' operation ('tmp_708', ../src/matmul.cpp:94) [5362]  (3.35 ns)

 <State 718>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_708', ../src/matmul.cpp:94) [5362]  (3.35 ns)
	'and' operation ('and_ln94_354', ../src/matmul.cpp:94) [5363]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 719>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_354', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5370]  (1.35 ns)
	'fcmp' operation ('tmp_710', ../src/matmul.cpp:94) [5377]  (3.35 ns)

 <State 720>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_710', ../src/matmul.cpp:94) [5377]  (3.35 ns)
	'and' operation ('and_ln94_355', ../src/matmul.cpp:94) [5378]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 721>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_355', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5385]  (1.35 ns)
	'fcmp' operation ('tmp_712', ../src/matmul.cpp:94) [5392]  (3.35 ns)

 <State 722>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_712', ../src/matmul.cpp:94) [5392]  (3.35 ns)
	'and' operation ('and_ln94_356', ../src/matmul.cpp:94) [5393]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 723>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_356', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5400]  (1.35 ns)
	'fcmp' operation ('tmp_714', ../src/matmul.cpp:94) [5407]  (3.35 ns)

 <State 724>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_714', ../src/matmul.cpp:94) [5407]  (3.35 ns)
	'and' operation ('and_ln94_357', ../src/matmul.cpp:94) [5408]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 725>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_357', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5415]  (1.35 ns)
	'fcmp' operation ('tmp_716', ../src/matmul.cpp:94) [5422]  (3.35 ns)

 <State 726>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_716', ../src/matmul.cpp:94) [5422]  (3.35 ns)
	'and' operation ('and_ln94_358', ../src/matmul.cpp:94) [5423]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 727>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_358', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5430]  (1.35 ns)
	'fcmp' operation ('tmp_718', ../src/matmul.cpp:94) [5437]  (3.35 ns)

 <State 728>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_718', ../src/matmul.cpp:94) [5437]  (3.35 ns)
	'and' operation ('and_ln94_359', ../src/matmul.cpp:94) [5438]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 729>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_359', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5445]  (1.35 ns)
	'fcmp' operation ('tmp_720', ../src/matmul.cpp:94) [5452]  (3.35 ns)

 <State 730>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_720', ../src/matmul.cpp:94) [5452]  (3.35 ns)
	'and' operation ('and_ln94_360', ../src/matmul.cpp:94) [5453]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 731>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_360', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5460]  (1.35 ns)
	'fcmp' operation ('tmp_722', ../src/matmul.cpp:94) [5467]  (3.35 ns)

 <State 732>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_722', ../src/matmul.cpp:94) [5467]  (3.35 ns)
	'and' operation ('and_ln94_361', ../src/matmul.cpp:94) [5468]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 733>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_361', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5475]  (1.35 ns)
	'fcmp' operation ('tmp_724', ../src/matmul.cpp:94) [5482]  (3.35 ns)

 <State 734>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_724', ../src/matmul.cpp:94) [5482]  (3.35 ns)
	'and' operation ('and_ln94_362', ../src/matmul.cpp:94) [5483]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 735>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_362', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5490]  (1.35 ns)
	'fcmp' operation ('tmp_726', ../src/matmul.cpp:94) [5497]  (3.35 ns)

 <State 736>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_726', ../src/matmul.cpp:94) [5497]  (3.35 ns)
	'and' operation ('and_ln94_363', ../src/matmul.cpp:94) [5498]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 737>: 1.43ns
The critical path consists of the following:
	'call' operation ('call_ln133', ../src/matmul.cpp:133) to 'applySingleKernel' [5504]  (1.43 ns)

 <State 738>: 0ns
The critical path consists of the following:

 <State 739>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln134', ../src/matmul.cpp:134) to 'maxPooling' [5505]  (4.05 ns)

 <State 740>: 0ns
The critical path consists of the following:

 <State 741>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_476', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5506]  (1.35 ns)

 <State 742>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_476', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5506]  (1.35 ns)
	'fcmp' operation ('tmp_728', ../src/matmul.cpp:94) [5513]  (3.35 ns)

 <State 743>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_728', ../src/matmul.cpp:94) [5513]  (3.35 ns)
	'and' operation ('and_ln94_364', ../src/matmul.cpp:94) [5514]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 744>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_363', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5520]  (1.35 ns)
	'fcmp' operation ('tmp_730', ../src/matmul.cpp:94) [5527]  (3.35 ns)

 <State 745>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_730', ../src/matmul.cpp:94) [5527]  (3.35 ns)
	'and' operation ('and_ln94_365', ../src/matmul.cpp:94) [5528]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 746>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_364', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5534]  (1.35 ns)
	'fcmp' operation ('tmp_732', ../src/matmul.cpp:94) [5541]  (3.35 ns)

 <State 747>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_732', ../src/matmul.cpp:94) [5541]  (3.35 ns)
	'and' operation ('and_ln94_366', ../src/matmul.cpp:94) [5542]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 748>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_365', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5548]  (1.35 ns)
	'fcmp' operation ('tmp_734', ../src/matmul.cpp:94) [5555]  (3.35 ns)

 <State 749>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_734', ../src/matmul.cpp:94) [5555]  (3.35 ns)
	'and' operation ('and_ln94_367', ../src/matmul.cpp:94) [5556]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 750>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_366', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5562]  (1.35 ns)
	'fcmp' operation ('tmp_736', ../src/matmul.cpp:94) [5569]  (3.35 ns)

 <State 751>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_736', ../src/matmul.cpp:94) [5569]  (3.35 ns)
	'and' operation ('and_ln94_368', ../src/matmul.cpp:94) [5570]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 752>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_367', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5576]  (1.35 ns)
	'fcmp' operation ('tmp_738', ../src/matmul.cpp:94) [5583]  (3.35 ns)

 <State 753>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_738', ../src/matmul.cpp:94) [5583]  (3.35 ns)
	'and' operation ('and_ln94_369', ../src/matmul.cpp:94) [5584]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 754>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_368', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5590]  (1.35 ns)
	'fcmp' operation ('tmp_740', ../src/matmul.cpp:94) [5597]  (3.35 ns)

 <State 755>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_740', ../src/matmul.cpp:94) [5597]  (3.35 ns)
	'and' operation ('and_ln94_370', ../src/matmul.cpp:94) [5598]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 756>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_369', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5604]  (1.35 ns)
	'fcmp' operation ('tmp_742', ../src/matmul.cpp:94) [5611]  (3.35 ns)

 <State 757>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_742', ../src/matmul.cpp:94) [5611]  (3.35 ns)
	'and' operation ('and_ln94_371', ../src/matmul.cpp:94) [5612]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 758>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_370', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5618]  (1.35 ns)
	'fcmp' operation ('tmp_744', ../src/matmul.cpp:94) [5625]  (3.35 ns)

 <State 759>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_744', ../src/matmul.cpp:94) [5625]  (3.35 ns)
	'and' operation ('and_ln94_372', ../src/matmul.cpp:94) [5626]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 760>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_371', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5632]  (1.35 ns)
	'fcmp' operation ('tmp_746', ../src/matmul.cpp:94) [5639]  (3.35 ns)

 <State 761>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_746', ../src/matmul.cpp:94) [5639]  (3.35 ns)
	'and' operation ('and_ln94_373', ../src/matmul.cpp:94) [5640]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 762>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_372', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5646]  (1.35 ns)
	'fcmp' operation ('tmp_748', ../src/matmul.cpp:94) [5653]  (3.35 ns)

 <State 763>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_748', ../src/matmul.cpp:94) [5653]  (3.35 ns)
	'and' operation ('and_ln94_374', ../src/matmul.cpp:94) [5654]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 764>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_373', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5660]  (1.35 ns)
	'fcmp' operation ('tmp_750', ../src/matmul.cpp:94) [5667]  (3.35 ns)

 <State 765>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_750', ../src/matmul.cpp:94) [5667]  (3.35 ns)
	'and' operation ('and_ln94_375', ../src/matmul.cpp:94) [5668]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 766>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_374', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5674]  (1.35 ns)
	'fcmp' operation ('tmp_752', ../src/matmul.cpp:94) [5681]  (3.35 ns)

 <State 767>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_752', ../src/matmul.cpp:94) [5681]  (3.35 ns)
	'and' operation ('and_ln94_376', ../src/matmul.cpp:94) [5682]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 768>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_375', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5688]  (1.35 ns)
	'fcmp' operation ('tmp_754', ../src/matmul.cpp:94) [5695]  (3.35 ns)

 <State 769>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_754', ../src/matmul.cpp:94) [5695]  (3.35 ns)
	'and' operation ('and_ln94_377', ../src/matmul.cpp:94) [5696]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 770>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_376', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5702]  (1.35 ns)
	'fcmp' operation ('tmp_756', ../src/matmul.cpp:94) [5709]  (3.35 ns)

 <State 771>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_756', ../src/matmul.cpp:94) [5709]  (3.35 ns)
	'and' operation ('and_ln94_378', ../src/matmul.cpp:94) [5710]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 772>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_377', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5716]  (1.35 ns)
	'fcmp' operation ('tmp_758', ../src/matmul.cpp:94) [5723]  (3.35 ns)

 <State 773>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_758', ../src/matmul.cpp:94) [5723]  (3.35 ns)
	'and' operation ('and_ln94_379', ../src/matmul.cpp:94) [5724]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 774>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_378', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5730]  (1.35 ns)
	'fcmp' operation ('tmp_760', ../src/matmul.cpp:94) [5737]  (3.35 ns)

 <State 775>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_760', ../src/matmul.cpp:94) [5737]  (3.35 ns)
	'and' operation ('and_ln94_380', ../src/matmul.cpp:94) [5738]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 776>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_379', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5744]  (1.35 ns)
	'fcmp' operation ('tmp_762', ../src/matmul.cpp:94) [5751]  (3.35 ns)

 <State 777>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_762', ../src/matmul.cpp:94) [5751]  (3.35 ns)
	'and' operation ('and_ln94_381', ../src/matmul.cpp:94) [5752]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 778>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_380', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5758]  (1.35 ns)
	'fcmp' operation ('tmp_764', ../src/matmul.cpp:94) [5765]  (3.35 ns)

 <State 779>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_764', ../src/matmul.cpp:94) [5765]  (3.35 ns)
	'and' operation ('and_ln94_382', ../src/matmul.cpp:94) [5766]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 780>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_381', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5772]  (1.35 ns)
	'fcmp' operation ('tmp_766', ../src/matmul.cpp:94) [5779]  (3.35 ns)

 <State 781>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_766', ../src/matmul.cpp:94) [5779]  (3.35 ns)
	'and' operation ('and_ln94_383', ../src/matmul.cpp:94) [5780]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 782>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_382', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5786]  (1.35 ns)
	'fcmp' operation ('tmp_768', ../src/matmul.cpp:94) [5793]  (3.35 ns)

 <State 783>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_768', ../src/matmul.cpp:94) [5793]  (3.35 ns)
	'and' operation ('and_ln94_384', ../src/matmul.cpp:94) [5794]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 784>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_383', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5800]  (1.35 ns)
	'fcmp' operation ('tmp_770', ../src/matmul.cpp:94) [5807]  (3.35 ns)

 <State 785>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_770', ../src/matmul.cpp:94) [5807]  (3.35 ns)
	'and' operation ('and_ln94_385', ../src/matmul.cpp:94) [5808]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 786>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_384', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5814]  (1.35 ns)
	'fcmp' operation ('tmp_772', ../src/matmul.cpp:94) [5821]  (3.35 ns)

 <State 787>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_772', ../src/matmul.cpp:94) [5821]  (3.35 ns)
	'and' operation ('and_ln94_386', ../src/matmul.cpp:94) [5822]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 788>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_385', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5828]  (1.35 ns)
	'fcmp' operation ('tmp_774', ../src/matmul.cpp:94) [5835]  (3.35 ns)

 <State 789>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_774', ../src/matmul.cpp:94) [5835]  (3.35 ns)
	'and' operation ('and_ln94_387', ../src/matmul.cpp:94) [5836]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 790>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_386', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5842]  (1.35 ns)
	'fcmp' operation ('tmp_776', ../src/matmul.cpp:94) [5849]  (3.35 ns)

 <State 791>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_776', ../src/matmul.cpp:94) [5849]  (3.35 ns)
	'and' operation ('and_ln94_388', ../src/matmul.cpp:94) [5850]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 792>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_387', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5856]  (1.35 ns)
	'fcmp' operation ('tmp_778', ../src/matmul.cpp:94) [5863]  (3.35 ns)

 <State 793>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_778', ../src/matmul.cpp:94) [5863]  (3.35 ns)
	'and' operation ('and_ln94_389', ../src/matmul.cpp:94) [5864]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 794>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_388', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5870]  (1.35 ns)
	'fcmp' operation ('tmp_780', ../src/matmul.cpp:94) [5877]  (3.35 ns)

 <State 795>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_780', ../src/matmul.cpp:94) [5877]  (3.35 ns)
	'and' operation ('and_ln94_390', ../src/matmul.cpp:94) [5878]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 796>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_389', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5884]  (1.35 ns)
	'fcmp' operation ('tmp_782', ../src/matmul.cpp:94) [5891]  (3.35 ns)

 <State 797>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_782', ../src/matmul.cpp:94) [5891]  (3.35 ns)
	'and' operation ('and_ln94_391', ../src/matmul.cpp:94) [5892]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 798>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_390', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5898]  (1.35 ns)
	'fcmp' operation ('tmp_784', ../src/matmul.cpp:94) [5905]  (3.35 ns)

 <State 799>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_784', ../src/matmul.cpp:94) [5905]  (3.35 ns)
	'and' operation ('and_ln94_392', ../src/matmul.cpp:94) [5906]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 800>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_391', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5912]  (1.35 ns)
	'fcmp' operation ('tmp_786', ../src/matmul.cpp:94) [5919]  (3.35 ns)

 <State 801>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_786', ../src/matmul.cpp:94) [5919]  (3.35 ns)
	'and' operation ('and_ln94_393', ../src/matmul.cpp:94) [5920]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 802>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_392', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5926]  (1.35 ns)
	'fcmp' operation ('tmp_788', ../src/matmul.cpp:94) [5933]  (3.35 ns)

 <State 803>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_788', ../src/matmul.cpp:94) [5933]  (3.35 ns)
	'and' operation ('and_ln94_394', ../src/matmul.cpp:94) [5934]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 804>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_393', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5940]  (1.35 ns)
	'fcmp' operation ('tmp_790', ../src/matmul.cpp:94) [5947]  (3.35 ns)

 <State 805>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_790', ../src/matmul.cpp:94) [5947]  (3.35 ns)
	'and' operation ('and_ln94_395', ../src/matmul.cpp:94) [5948]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 806>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_394', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5954]  (1.35 ns)
	'fcmp' operation ('tmp_792', ../src/matmul.cpp:94) [5961]  (3.35 ns)

 <State 807>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_792', ../src/matmul.cpp:94) [5961]  (3.35 ns)
	'and' operation ('and_ln94_396', ../src/matmul.cpp:94) [5962]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 808>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_395', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5968]  (1.35 ns)
	'fcmp' operation ('tmp_794', ../src/matmul.cpp:94) [5975]  (3.35 ns)

 <State 809>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_794', ../src/matmul.cpp:94) [5975]  (3.35 ns)
	'and' operation ('and_ln94_397', ../src/matmul.cpp:94) [5976]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 810>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_396', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5982]  (1.35 ns)
	'fcmp' operation ('tmp_796', ../src/matmul.cpp:94) [5989]  (3.35 ns)

 <State 811>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_796', ../src/matmul.cpp:94) [5989]  (3.35 ns)
	'and' operation ('and_ln94_398', ../src/matmul.cpp:94) [5990]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 812>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_397', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [5996]  (1.35 ns)
	'fcmp' operation ('tmp_798', ../src/matmul.cpp:94) [6003]  (3.35 ns)

 <State 813>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_798', ../src/matmul.cpp:94) [6003]  (3.35 ns)
	'and' operation ('and_ln94_399', ../src/matmul.cpp:94) [6004]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 814>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_398', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6010]  (1.35 ns)
	'fcmp' operation ('tmp_800', ../src/matmul.cpp:94) [6017]  (3.35 ns)

 <State 815>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_800', ../src/matmul.cpp:94) [6017]  (3.35 ns)
	'and' operation ('and_ln94_400', ../src/matmul.cpp:94) [6018]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 816>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_399', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6024]  (1.35 ns)
	'fcmp' operation ('tmp_802', ../src/matmul.cpp:94) [6031]  (3.35 ns)

 <State 817>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_802', ../src/matmul.cpp:94) [6031]  (3.35 ns)
	'and' operation ('and_ln94_401', ../src/matmul.cpp:94) [6032]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 818>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_400', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6038]  (1.35 ns)
	'fcmp' operation ('tmp_804', ../src/matmul.cpp:94) [6045]  (3.35 ns)

 <State 819>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_804', ../src/matmul.cpp:94) [6045]  (3.35 ns)
	'and' operation ('and_ln94_402', ../src/matmul.cpp:94) [6046]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 820>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_401', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6052]  (1.35 ns)
	'fcmp' operation ('tmp_806', ../src/matmul.cpp:94) [6059]  (3.35 ns)

 <State 821>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_806', ../src/matmul.cpp:94) [6059]  (3.35 ns)
	'and' operation ('and_ln94_403', ../src/matmul.cpp:94) [6060]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 822>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_402', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6066]  (1.35 ns)
	'fcmp' operation ('tmp_808', ../src/matmul.cpp:94) [6073]  (3.35 ns)

 <State 823>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_808', ../src/matmul.cpp:94) [6073]  (3.35 ns)
	'and' operation ('and_ln94_404', ../src/matmul.cpp:94) [6074]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 824>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_403', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6080]  (1.35 ns)
	'fcmp' operation ('tmp_810', ../src/matmul.cpp:94) [6087]  (3.35 ns)

 <State 825>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_810', ../src/matmul.cpp:94) [6087]  (3.35 ns)
	'and' operation ('and_ln94_405', ../src/matmul.cpp:94) [6088]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 826>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_404', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6094]  (1.35 ns)
	'fcmp' operation ('tmp_812', ../src/matmul.cpp:94) [6101]  (3.35 ns)

 <State 827>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_812', ../src/matmul.cpp:94) [6101]  (3.35 ns)
	'and' operation ('and_ln94_406', ../src/matmul.cpp:94) [6102]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 828>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_405', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6108]  (1.35 ns)
	'fcmp' operation ('tmp_814', ../src/matmul.cpp:94) [6115]  (3.35 ns)

 <State 829>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_814', ../src/matmul.cpp:94) [6115]  (3.35 ns)
	'and' operation ('and_ln94_407', ../src/matmul.cpp:94) [6116]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 830>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_406', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6122]  (1.35 ns)
	'fcmp' operation ('tmp_816', ../src/matmul.cpp:94) [6129]  (3.35 ns)

 <State 831>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_816', ../src/matmul.cpp:94) [6129]  (3.35 ns)
	'and' operation ('and_ln94_408', ../src/matmul.cpp:94) [6130]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 832>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_407', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6136]  (1.35 ns)
	'fcmp' operation ('tmp_818', ../src/matmul.cpp:94) [6143]  (3.35 ns)

 <State 833>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_818', ../src/matmul.cpp:94) [6143]  (3.35 ns)
	'and' operation ('and_ln94_409', ../src/matmul.cpp:94) [6144]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 834>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_408', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6150]  (1.35 ns)
	'fcmp' operation ('tmp_820', ../src/matmul.cpp:94) [6157]  (3.35 ns)

 <State 835>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_820', ../src/matmul.cpp:94) [6157]  (3.35 ns)
	'and' operation ('and_ln94_410', ../src/matmul.cpp:94) [6158]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 836>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_409', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6164]  (1.35 ns)
	'fcmp' operation ('tmp_822', ../src/matmul.cpp:94) [6171]  (3.35 ns)

 <State 837>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_822', ../src/matmul.cpp:94) [6171]  (3.35 ns)
	'and' operation ('and_ln94_411', ../src/matmul.cpp:94) [6172]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 838>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_410', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6178]  (1.35 ns)
	'fcmp' operation ('tmp_824', ../src/matmul.cpp:94) [6185]  (3.35 ns)

 <State 839>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_824', ../src/matmul.cpp:94) [6185]  (3.35 ns)
	'and' operation ('and_ln94_412', ../src/matmul.cpp:94) [6186]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 840>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_411', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6192]  (1.35 ns)
	'fcmp' operation ('tmp_826', ../src/matmul.cpp:94) [6199]  (3.35 ns)

 <State 841>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_826', ../src/matmul.cpp:94) [6199]  (3.35 ns)
	'and' operation ('and_ln94_413', ../src/matmul.cpp:94) [6200]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 842>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_412', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6206]  (1.35 ns)
	'fcmp' operation ('tmp_828', ../src/matmul.cpp:94) [6213]  (3.35 ns)

 <State 843>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_828', ../src/matmul.cpp:94) [6213]  (3.35 ns)
	'and' operation ('and_ln94_414', ../src/matmul.cpp:94) [6214]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 844>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_413', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6220]  (1.35 ns)
	'fcmp' operation ('tmp_830', ../src/matmul.cpp:94) [6227]  (3.35 ns)

 <State 845>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_830', ../src/matmul.cpp:94) [6227]  (3.35 ns)
	'and' operation ('and_ln94_415', ../src/matmul.cpp:94) [6228]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 846>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_414', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6234]  (1.35 ns)
	'fcmp' operation ('tmp_832', ../src/matmul.cpp:94) [6241]  (3.35 ns)

 <State 847>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_832', ../src/matmul.cpp:94) [6241]  (3.35 ns)
	'and' operation ('and_ln94_416', ../src/matmul.cpp:94) [6242]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 848>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_415', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6248]  (1.35 ns)
	'fcmp' operation ('tmp_834', ../src/matmul.cpp:94) [6255]  (3.35 ns)

 <State 849>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_834', ../src/matmul.cpp:94) [6255]  (3.35 ns)
	'and' operation ('and_ln94_417', ../src/matmul.cpp:94) [6256]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 850>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_416', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6262]  (1.35 ns)
	'fcmp' operation ('tmp_836', ../src/matmul.cpp:94) [6269]  (3.35 ns)

 <State 851>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_836', ../src/matmul.cpp:94) [6269]  (3.35 ns)
	'and' operation ('and_ln94_418', ../src/matmul.cpp:94) [6270]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 852>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_417', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6276]  (1.35 ns)
	'fcmp' operation ('tmp_838', ../src/matmul.cpp:94) [6283]  (3.35 ns)

 <State 853>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_838', ../src/matmul.cpp:94) [6283]  (3.35 ns)
	'and' operation ('and_ln94_419', ../src/matmul.cpp:94) [6284]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 854>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_418', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6290]  (1.35 ns)
	'fcmp' operation ('tmp_840', ../src/matmul.cpp:94) [6297]  (3.35 ns)

 <State 855>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_840', ../src/matmul.cpp:94) [6297]  (3.35 ns)
	'and' operation ('and_ln94_420', ../src/matmul.cpp:94) [6298]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 856>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_419', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6304]  (1.35 ns)
	'fcmp' operation ('tmp_842', ../src/matmul.cpp:94) [6311]  (3.35 ns)

 <State 857>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_842', ../src/matmul.cpp:94) [6311]  (3.35 ns)
	'and' operation ('and_ln94_421', ../src/matmul.cpp:94) [6312]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 858>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_420', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6318]  (1.35 ns)
	'fcmp' operation ('tmp_844', ../src/matmul.cpp:94) [6325]  (3.35 ns)

 <State 859>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_844', ../src/matmul.cpp:94) [6325]  (3.35 ns)
	'and' operation ('and_ln94_422', ../src/matmul.cpp:94) [6326]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 860>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_421', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6332]  (1.35 ns)
	'fcmp' operation ('tmp_846', ../src/matmul.cpp:94) [6339]  (3.35 ns)

 <State 861>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_846', ../src/matmul.cpp:94) [6339]  (3.35 ns)
	'and' operation ('and_ln94_423', ../src/matmul.cpp:94) [6340]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 862>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_422', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6346]  (1.35 ns)
	'fcmp' operation ('tmp_848', ../src/matmul.cpp:94) [6353]  (3.35 ns)

 <State 863>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_848', ../src/matmul.cpp:94) [6353]  (3.35 ns)
	'and' operation ('and_ln94_424', ../src/matmul.cpp:94) [6354]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 864>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_423', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6360]  (1.35 ns)
	'fcmp' operation ('tmp_850', ../src/matmul.cpp:94) [6367]  (3.35 ns)

 <State 865>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_850', ../src/matmul.cpp:94) [6367]  (3.35 ns)
	'and' operation ('and_ln94_425', ../src/matmul.cpp:94) [6368]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 866>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_424', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6374]  (1.35 ns)
	'fcmp' operation ('tmp_852', ../src/matmul.cpp:94) [6381]  (3.35 ns)

 <State 867>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_852', ../src/matmul.cpp:94) [6381]  (3.35 ns)
	'and' operation ('and_ln94_426', ../src/matmul.cpp:94) [6382]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 868>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_425', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6388]  (1.35 ns)
	'fcmp' operation ('tmp_854', ../src/matmul.cpp:94) [6395]  (3.35 ns)

 <State 869>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_854', ../src/matmul.cpp:94) [6395]  (3.35 ns)
	'and' operation ('and_ln94_427', ../src/matmul.cpp:94) [6396]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 870>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_426', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6402]  (1.35 ns)
	'fcmp' operation ('tmp_856', ../src/matmul.cpp:94) [6409]  (3.35 ns)

 <State 871>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_856', ../src/matmul.cpp:94) [6409]  (3.35 ns)
	'and' operation ('and_ln94_428', ../src/matmul.cpp:94) [6410]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 872>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_427', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6416]  (1.35 ns)
	'fcmp' operation ('tmp_858', ../src/matmul.cpp:94) [6423]  (3.35 ns)

 <State 873>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_858', ../src/matmul.cpp:94) [6423]  (3.35 ns)
	'and' operation ('and_ln94_429', ../src/matmul.cpp:94) [6424]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 874>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_428', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6430]  (1.35 ns)
	'fcmp' operation ('tmp_860', ../src/matmul.cpp:94) [6437]  (3.35 ns)

 <State 875>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_860', ../src/matmul.cpp:94) [6437]  (3.35 ns)
	'and' operation ('and_ln94_430', ../src/matmul.cpp:94) [6438]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 876>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_429', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6444]  (1.35 ns)
	'fcmp' operation ('tmp_862', ../src/matmul.cpp:94) [6451]  (3.35 ns)

 <State 877>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_862', ../src/matmul.cpp:94) [6451]  (3.35 ns)
	'and' operation ('and_ln94_431', ../src/matmul.cpp:94) [6452]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 878>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_430', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6458]  (1.35 ns)
	'fcmp' operation ('tmp_864', ../src/matmul.cpp:94) [6465]  (3.35 ns)

 <State 879>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_864', ../src/matmul.cpp:94) [6465]  (3.35 ns)
	'and' operation ('and_ln94_432', ../src/matmul.cpp:94) [6466]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 880>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_431', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6472]  (1.35 ns)
	'fcmp' operation ('tmp_866', ../src/matmul.cpp:94) [6479]  (3.35 ns)

 <State 881>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_866', ../src/matmul.cpp:94) [6479]  (3.35 ns)
	'and' operation ('and_ln94_433', ../src/matmul.cpp:94) [6480]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 882>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_432', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6486]  (1.35 ns)
	'fcmp' operation ('tmp_868', ../src/matmul.cpp:94) [6493]  (3.35 ns)

 <State 883>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_868', ../src/matmul.cpp:94) [6493]  (3.35 ns)
	'and' operation ('and_ln94_434', ../src/matmul.cpp:94) [6494]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 884>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_433', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6500]  (1.35 ns)
	'fcmp' operation ('tmp_870', ../src/matmul.cpp:94) [6507]  (3.35 ns)

 <State 885>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_870', ../src/matmul.cpp:94) [6507]  (3.35 ns)
	'and' operation ('and_ln94_435', ../src/matmul.cpp:94) [6508]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 886>: 1.43ns
The critical path consists of the following:
	'call' operation ('call_ln137', ../src/matmul.cpp:137) to 'applySingleKernel' [6514]  (1.43 ns)

 <State 887>: 0ns
The critical path consists of the following:

 <State 888>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln138', ../src/matmul.cpp:138) to 'maxPooling' [6515]  (4.05 ns)

 <State 889>: 0ns
The critical path consists of the following:

 <State 890>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_477', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6516]  (1.35 ns)

 <State 891>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_477', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6516]  (1.35 ns)
	'fcmp' operation ('tmp_872', ../src/matmul.cpp:94) [6523]  (3.35 ns)

 <State 892>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_872', ../src/matmul.cpp:94) [6523]  (3.35 ns)
	'and' operation ('and_ln94_436', ../src/matmul.cpp:94) [6524]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_26', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_477', ../src/matmul.cpp:94) [6530]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 893>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_434', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6531]  (1.35 ns)
	'fcmp' operation ('tmp_874', ../src/matmul.cpp:94) [6538]  (3.35 ns)

 <State 894>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_874', ../src/matmul.cpp:94) [6538]  (3.35 ns)
	'and' operation ('and_ln94_437', ../src/matmul.cpp:94) [6539]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_27', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_434', ../src/matmul.cpp:94) [6545]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 895>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_435', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6546]  (1.35 ns)
	'fcmp' operation ('tmp_876', ../src/matmul.cpp:94) [6553]  (3.35 ns)

 <State 896>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_876', ../src/matmul.cpp:94) [6553]  (3.35 ns)
	'and' operation ('and_ln94_438', ../src/matmul.cpp:94) [6554]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_28', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_435', ../src/matmul.cpp:94) [6560]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 897>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_436', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6561]  (1.35 ns)
	'fcmp' operation ('tmp_878', ../src/matmul.cpp:94) [6568]  (3.35 ns)

 <State 898>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_878', ../src/matmul.cpp:94) [6568]  (3.35 ns)
	'and' operation ('and_ln94_439', ../src/matmul.cpp:94) [6569]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_29', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_436', ../src/matmul.cpp:94) [6575]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 899>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_437', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6576]  (1.35 ns)
	'fcmp' operation ('tmp_880', ../src/matmul.cpp:94) [6583]  (3.35 ns)

 <State 900>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_880', ../src/matmul.cpp:94) [6583]  (3.35 ns)
	'and' operation ('and_ln94_440', ../src/matmul.cpp:94) [6584]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_30', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_437', ../src/matmul.cpp:94) [6590]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 901>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_438', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6591]  (1.35 ns)
	'fcmp' operation ('tmp_882', ../src/matmul.cpp:94) [6598]  (3.35 ns)

 <State 902>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_882', ../src/matmul.cpp:94) [6598]  (3.35 ns)
	'and' operation ('and_ln94_441', ../src/matmul.cpp:94) [6599]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_31', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_438', ../src/matmul.cpp:94) [6605]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 903>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_439', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6606]  (1.35 ns)
	'fcmp' operation ('tmp_884', ../src/matmul.cpp:94) [6613]  (3.35 ns)

 <State 904>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_884', ../src/matmul.cpp:94) [6613]  (3.35 ns)
	'and' operation ('and_ln94_442', ../src/matmul.cpp:94) [6614]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_32', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_439', ../src/matmul.cpp:94) [6620]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 905>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_440', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6621]  (1.35 ns)
	'fcmp' operation ('tmp_886', ../src/matmul.cpp:94) [6628]  (3.35 ns)

 <State 906>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_886', ../src/matmul.cpp:94) [6628]  (3.35 ns)
	'and' operation ('and_ln94_443', ../src/matmul.cpp:94) [6629]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_33', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_440', ../src/matmul.cpp:94) [6635]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 907>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_441', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6636]  (1.35 ns)
	'fcmp' operation ('tmp_888', ../src/matmul.cpp:94) [6643]  (3.35 ns)

 <State 908>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_888', ../src/matmul.cpp:94) [6643]  (3.35 ns)
	'and' operation ('and_ln94_444', ../src/matmul.cpp:94) [6644]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_34', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_441', ../src/matmul.cpp:94) [6650]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 909>: 4.7ns
The critical path consists of the following:
	'load' operation ('out_pool_load_442', ../src/matmul.cpp:94) on array 'out_pool', ../src/matmul.cpp:120 [6651]  (1.35 ns)
	'fcmp' operation ('tmp_890', ../src/matmul.cpp:94) [6658]  (3.35 ns)

 <State 910>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_890', ../src/matmul.cpp:94) [6658]  (3.35 ns)
	'and' operation ('and_ln94_445', ../src/matmul.cpp:94) [6659]  (0.331 ns)
	multiplexor before 'phi' operation ('empty_35', ../src/matmul.cpp:94) with incoming values : ('out_pool_load_442', ../src/matmul.cpp:94) [6665]  (0.489 ns)
	blocking operation 0.863 ns on control path)

 <State 911>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('fully_connected_in_addr_2', ../src/matmul.cpp:145) [6670]  (0 ns)
	'store' operation ('store_ln145', ../src/matmul.cpp:145) of variable 'empty_28', ../src/matmul.cpp:94 on array 'fully_connected_in', ../src/matmul.cpp:140 [6671]  (0.79 ns)

 <State 912>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('fully_connected_in_addr_4', ../src/matmul.cpp:145) [6674]  (0 ns)
	'store' operation ('store_ln145', ../src/matmul.cpp:145) of variable 'empty_30', ../src/matmul.cpp:94 on array 'fully_connected_in', ../src/matmul.cpp:140 [6675]  (0.79 ns)

 <State 913>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('fully_connected_in_addr_6', ../src/matmul.cpp:145) [6678]  (0 ns)
	'store' operation ('store_ln145', ../src/matmul.cpp:145) of variable 'empty_32', ../src/matmul.cpp:94 on array 'fully_connected_in', ../src/matmul.cpp:140 [6679]  (0.79 ns)

 <State 914>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('fully_connected_in_addr_8', ../src/matmul.cpp:145) [6682]  (0 ns)
	'store' operation ('store_ln145', ../src/matmul.cpp:145) of variable 'empty_34', ../src/matmul.cpp:94 on array 'fully_connected_in', ../src/matmul.cpp:140 [6683]  (0.79 ns)

 <State 915>: 0ns
The critical path consists of the following:

 <State 916>: 0ns
The critical path consists of the following:

 <State 917>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_38', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [6687]  (1.35 ns)

 <State 918>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_38', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [6687]  (1.35 ns)

 <State 919>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [6691]  (1.35 ns)

 <State 920>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_2', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [6699]  (1.35 ns)

 <State 921>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_4', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [6707]  (1.35 ns)

 <State 922>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_6', ../src/matmul.cpp:83) [6712]  (6.02 ns)

 <State 923>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_6', ../src/matmul.cpp:83) [6712]  (6.02 ns)

 <State 924>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_6', ../src/matmul.cpp:83) [6712]  (6.02 ns)

 <State 925>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_6', ../src/matmul.cpp:83) [6712]  (6.02 ns)

 <State 926>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_6', ../src/matmul.cpp:83) [6712]  (6.02 ns)

 <State 927>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/matmul.cpp:83) [6688]  (6.02 ns)

 <State 928>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/matmul.cpp:83) [6688]  (6.02 ns)

 <State 929>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/matmul.cpp:83) [6688]  (6.02 ns)

 <State 930>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/matmul.cpp:83) [6688]  (6.02 ns)

 <State 931>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/matmul.cpp:83) [6688]  (6.02 ns)

 <State 932>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_1', ../src/matmul.cpp:83) [6692]  (6.02 ns)

 <State 933>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_1', ../src/matmul.cpp:83) [6692]  (6.02 ns)

 <State 934>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_3', ../src/matmul.cpp:83) [6700]  (6.02 ns)

 <State 935>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_5', ../src/matmul.cpp:83) [6708]  (6.02 ns)

 <State 936>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_7', ../src/matmul.cpp:83) [6716]  (6.02 ns)

 <State 937>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_9', ../src/matmul.cpp:83) [6724]  (6.02 ns)

 <State 938>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_11', ../src/matmul.cpp:83) [6736]  (6.02 ns)

 <State 939>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_12', ../src/matmul.cpp:83) [6740]  (6.02 ns)

 <State 940>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_14', ../src/matmul.cpp:83) [6748]  (6.02 ns)

 <State 941>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_22', ../src/matmul.cpp:83) [6780]  (6.02 ns)

 <State 942>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_22', ../src/matmul.cpp:83) [6780]  (6.02 ns)

 <State 943>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_22', ../src/matmul.cpp:83) [6780]  (6.02 ns)

 <State 944>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i_22', ../src/matmul.cpp:83) [6780]  (6.02 ns)

 <State 945>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln83', ../src/matmul.cpp:83) of variable 'add_i_22', ../src/matmul.cpp:83 on array 'out_conv', ../src/matmul.cpp:119 [6781]  (1.35 ns)

 <State 946>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln83', ../src/matmul.cpp:83) of variable 'add_i_24', ../src/matmul.cpp:83 on array 'out_conv', ../src/matmul.cpp:119 [6789]  (1.35 ns)

 <State 947>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln83', ../src/matmul.cpp:83) of variable 'add_i_26', ../src/matmul.cpp:83 on array 'out_conv', ../src/matmul.cpp:119 [6797]  (1.35 ns)

 <State 948>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln83', ../src/matmul.cpp:83) of variable 'add_i_28', ../src/matmul.cpp:83 on array 'out_conv', ../src/matmul.cpp:119 [6805]  (1.35 ns)

 <State 949>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_894', ../src/matmul.cpp:94) [6833]  (3.35 ns)

 <State 950>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_894', ../src/matmul.cpp:94) [6833]  (3.35 ns)
	'and' operation ('and_ln94_447', ../src/matmul.cpp:94) [6834]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 951>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_896', ../src/matmul.cpp:94) [6846]  (3.35 ns)
	'and' operation ('and_ln94_448', ../src/matmul.cpp:94) [6847]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 952>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_898', ../src/matmul.cpp:94) [6859]  (3.35 ns)
	'and' operation ('and_ln94_449', ../src/matmul.cpp:94) [6860]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 953>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_900', ../src/matmul.cpp:94) [6872]  (3.35 ns)
	'and' operation ('and_ln94_450', ../src/matmul.cpp:94) [6873]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 954>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_902', ../src/matmul.cpp:94) [6885]  (3.35 ns)
	'and' operation ('and_ln94_451', ../src/matmul.cpp:94) [6886]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 955>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_904', ../src/matmul.cpp:94) [6898]  (3.35 ns)
	'and' operation ('and_ln94_452', ../src/matmul.cpp:94) [6899]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 956>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_906', ../src/matmul.cpp:94) [6911]  (3.35 ns)
	'and' operation ('and_ln94_453', ../src/matmul.cpp:94) [6912]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 957>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_908', ../src/matmul.cpp:94) [6924]  (3.35 ns)
	'and' operation ('and_ln94_454', ../src/matmul.cpp:94) [6925]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 958>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_910', ../src/matmul.cpp:94) [6937]  (3.35 ns)
	'and' operation ('and_ln94_455', ../src/matmul.cpp:94) [6938]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 959>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_912', ../src/matmul.cpp:94) [6950]  (3.35 ns)
	'and' operation ('and_ln94_456', ../src/matmul.cpp:94) [6951]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 960>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_914', ../src/matmul.cpp:94) [6963]  (3.35 ns)
	'and' operation ('and_ln94_457', ../src/matmul.cpp:94) [6964]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 961>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_916', ../src/matmul.cpp:94) [6976]  (3.35 ns)
	'and' operation ('and_ln94_458', ../src/matmul.cpp:94) [6977]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 962>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_918', ../src/matmul.cpp:94) [6989]  (3.35 ns)
	'and' operation ('and_ln94_459', ../src/matmul.cpp:94) [6990]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 963>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_920', ../src/matmul.cpp:94) [7002]  (3.35 ns)
	'and' operation ('and_ln94_460', ../src/matmul.cpp:94) [7003]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 964>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_922', ../src/matmul.cpp:94) [7015]  (3.35 ns)
	'and' operation ('and_ln94_461', ../src/matmul.cpp:94) [7016]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 965>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_924', ../src/matmul.cpp:94) [7028]  (3.35 ns)
	'and' operation ('and_ln94_462', ../src/matmul.cpp:94) [7029]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 966>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_926', ../src/matmul.cpp:94) [7041]  (3.35 ns)
	'and' operation ('and_ln94_463', ../src/matmul.cpp:94) [7042]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 967>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_928', ../src/matmul.cpp:94) [7054]  (3.35 ns)
	'and' operation ('and_ln94_464', ../src/matmul.cpp:94) [7055]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 968>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_930', ../src/matmul.cpp:94) [7067]  (3.35 ns)
	'and' operation ('and_ln94_465', ../src/matmul.cpp:94) [7068]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 969>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_932', ../src/matmul.cpp:94) [7080]  (3.35 ns)
	'and' operation ('and_ln94_466', ../src/matmul.cpp:94) [7081]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 970>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_934', ../src/matmul.cpp:94) [7093]  (3.35 ns)
	'and' operation ('and_ln94_467', ../src/matmul.cpp:94) [7094]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 971>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_936', ../src/matmul.cpp:94) [7106]  (3.35 ns)
	'and' operation ('and_ln94_468', ../src/matmul.cpp:94) [7107]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 972>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_938', ../src/matmul.cpp:94) [7119]  (3.35 ns)
	'and' operation ('and_ln94_469', ../src/matmul.cpp:94) [7120]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 973>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_940', ../src/matmul.cpp:94) [7132]  (3.35 ns)
	'and' operation ('and_ln94_470', ../src/matmul.cpp:94) [7133]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 974>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_942', ../src/matmul.cpp:94) [7145]  (3.35 ns)
	'and' operation ('and_ln94_471', ../src/matmul.cpp:94) [7146]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 975>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_944', ../src/matmul.cpp:94) [7158]  (3.35 ns)
	'and' operation ('and_ln94_472', ../src/matmul.cpp:94) [7159]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 976>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_946', ../src/matmul.cpp:94) [7171]  (3.35 ns)
	'and' operation ('and_ln94_473', ../src/matmul.cpp:94) [7172]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 977>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_948', ../src/matmul.cpp:94) [7184]  (3.35 ns)
	'and' operation ('and_ln94_474', ../src/matmul.cpp:94) [7185]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 978>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_950', ../src/matmul.cpp:94) [7197]  (3.35 ns)
	'and' operation ('and_ln94_475', ../src/matmul.cpp:94) [7198]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 979>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_952', ../src/matmul.cpp:94) [7210]  (3.35 ns)
	'and' operation ('and_ln94_476', ../src/matmul.cpp:94) [7211]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 980>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_954', ../src/matmul.cpp:94) [7223]  (3.35 ns)
	'and' operation ('and_ln94_477', ../src/matmul.cpp:94) [7224]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 981>: 0ns
The critical path consists of the following:

 <State 982>: 0ns
The critical path consists of the following:

 <State 983>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_478', ../src/matmul.cpp:83) on array 'out_pool', ../src/matmul.cpp:120 [7231]  (1.35 ns)

 <State 984>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_478', ../src/matmul.cpp:83) on array 'out_pool', ../src/matmul.cpp:120 [7231]  (1.35 ns)

 <State 985>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_443', ../src/matmul.cpp:83) on array 'out_pool', ../src/matmul.cpp:120 [7234]  (1.35 ns)

 <State 986>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_2', ../src/matmul.cpp:83) [7238]  (6.02 ns)

 <State 987>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_2', ../src/matmul.cpp:83) [7238]  (6.02 ns)

 <State 988>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_2', ../src/matmul.cpp:83) [7238]  (6.02 ns)

 <State 989>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_2', ../src/matmul.cpp:83) [7238]  (6.02 ns)

 <State 990>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_2', ../src/matmul.cpp:83) [7238]  (6.02 ns)

 <State 991>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_4', ../src/matmul.cpp:83) [7244]  (6.02 ns)

 <State 992>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_s', ../src/matmul.cpp:83) [7262]  (6.02 ns)

 <State 993>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/matmul.cpp:83) [7232]  (6.02 ns)

 <State 994>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/matmul.cpp:83) [7232]  (6.02 ns)

 <State 995>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/matmul.cpp:83) [7232]  (6.02 ns)

 <State 996>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/matmul.cpp:83) [7232]  (6.02 ns)

 <State 997>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/matmul.cpp:83) [7232]  (6.02 ns)

 <State 998>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_1', ../src/matmul.cpp:83) [7235]  (6.02 ns)

 <State 999>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_1', ../src/matmul.cpp:83) [7235]  (6.02 ns)

 <State 1000>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_3', ../src/matmul.cpp:83) [7241]  (6.02 ns)

 <State 1001>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_5', ../src/matmul.cpp:83) [7247]  (6.02 ns)

 <State 1002>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_7', ../src/matmul.cpp:83) [7253]  (6.02 ns)

 <State 1003>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_9', ../src/matmul.cpp:83) [7259]  (6.02 ns)

 <State 1004>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_11', ../src/matmul.cpp:83) [7268]  (6.02 ns)

 <State 1005>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_12', ../src/matmul.cpp:83) [7271]  (6.02 ns)

 <State 1006>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_14', ../src/matmul.cpp:83) [7277]  (6.02 ns)

 <State 1007>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_17', ../src/matmul.cpp:83) [7286]  (6.02 ns)

 <State 1008>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_21', ../src/matmul.cpp:83) [7298]  (6.02 ns)

 <State 1009>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_21', ../src/matmul.cpp:83) [7298]  (6.02 ns)

 <State 1010>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_23', ../src/matmul.cpp:83) [7304]  (6.02 ns)

 <State 1011>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_25', ../src/matmul.cpp:83) [7310]  (6.02 ns)

 <State 1012>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_27', ../src/matmul.cpp:83) [7316]  (6.02 ns)

 <State 1013>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i36_28', ../src/matmul.cpp:83) [7319]  (6.02 ns)

 <State 1014>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln83', ../src/matmul.cpp:83) of variable 'add_i36_28', ../src/matmul.cpp:83 on array 'out_pool', ../src/matmul.cpp:120 [7320]  (1.35 ns)

 <State 1015>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_958', ../src/matmul.cpp:94) [7346]  (3.35 ns)

 <State 1016>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_958', ../src/matmul.cpp:94) [7346]  (3.35 ns)
	'and' operation ('and_ln94_479', ../src/matmul.cpp:94) [7347]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1017>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_960', ../src/matmul.cpp:94) [7359]  (3.35 ns)
	'and' operation ('and_ln94_480', ../src/matmul.cpp:94) [7360]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1018>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_962', ../src/matmul.cpp:94) [7372]  (3.35 ns)
	'and' operation ('and_ln94_481', ../src/matmul.cpp:94) [7373]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1019>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_964', ../src/matmul.cpp:94) [7385]  (3.35 ns)
	'and' operation ('and_ln94_482', ../src/matmul.cpp:94) [7386]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1020>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_966', ../src/matmul.cpp:94) [7398]  (3.35 ns)
	'and' operation ('and_ln94_483', ../src/matmul.cpp:94) [7399]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1021>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_968', ../src/matmul.cpp:94) [7411]  (3.35 ns)
	'and' operation ('and_ln94_484', ../src/matmul.cpp:94) [7412]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1022>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_970', ../src/matmul.cpp:94) [7424]  (3.35 ns)
	'and' operation ('and_ln94_485', ../src/matmul.cpp:94) [7425]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1023>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_972', ../src/matmul.cpp:94) [7437]  (3.35 ns)
	'and' operation ('and_ln94_486', ../src/matmul.cpp:94) [7438]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1024>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_974', ../src/matmul.cpp:94) [7450]  (3.35 ns)
	'and' operation ('and_ln94_487', ../src/matmul.cpp:94) [7451]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1025>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_976', ../src/matmul.cpp:94) [7463]  (3.35 ns)
	'and' operation ('and_ln94_488', ../src/matmul.cpp:94) [7464]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1026>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_978', ../src/matmul.cpp:94) [7476]  (3.35 ns)
	'and' operation ('and_ln94_489', ../src/matmul.cpp:94) [7477]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1027>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_980', ../src/matmul.cpp:94) [7489]  (3.35 ns)
	'and' operation ('and_ln94_490', ../src/matmul.cpp:94) [7490]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1028>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_982', ../src/matmul.cpp:94) [7502]  (3.35 ns)
	'and' operation ('and_ln94_491', ../src/matmul.cpp:94) [7503]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1029>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_984', ../src/matmul.cpp:94) [7515]  (3.35 ns)
	'and' operation ('and_ln94_492', ../src/matmul.cpp:94) [7516]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1030>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_986', ../src/matmul.cpp:94) [7528]  (3.35 ns)
	'and' operation ('and_ln94_493', ../src/matmul.cpp:94) [7529]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1031>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_988', ../src/matmul.cpp:94) [7541]  (3.35 ns)
	'and' operation ('and_ln94_494', ../src/matmul.cpp:94) [7542]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1032>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_990', ../src/matmul.cpp:94) [7554]  (3.35 ns)
	'and' operation ('and_ln94_495', ../src/matmul.cpp:94) [7555]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1033>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_992', ../src/matmul.cpp:94) [7567]  (3.35 ns)
	'and' operation ('and_ln94_496', ../src/matmul.cpp:94) [7568]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1034>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_994', ../src/matmul.cpp:94) [7580]  (3.35 ns)
	'and' operation ('and_ln94_497', ../src/matmul.cpp:94) [7581]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1035>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_996', ../src/matmul.cpp:94) [7593]  (3.35 ns)
	'and' operation ('and_ln94_498', ../src/matmul.cpp:94) [7594]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1036>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_998', ../src/matmul.cpp:94) [7606]  (3.35 ns)
	'and' operation ('and_ln94_499', ../src/matmul.cpp:94) [7607]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1037>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1000', ../src/matmul.cpp:94) [7619]  (3.35 ns)
	'and' operation ('and_ln94_500', ../src/matmul.cpp:94) [7620]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1038>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1002', ../src/matmul.cpp:94) [7632]  (3.35 ns)
	'and' operation ('and_ln94_501', ../src/matmul.cpp:94) [7633]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1039>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1004', ../src/matmul.cpp:94) [7645]  (3.35 ns)
	'and' operation ('and_ln94_502', ../src/matmul.cpp:94) [7646]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1040>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1006', ../src/matmul.cpp:94) [7658]  (3.35 ns)
	'and' operation ('and_ln94_503', ../src/matmul.cpp:94) [7659]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1041>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1008', ../src/matmul.cpp:94) [7671]  (3.35 ns)
	'and' operation ('and_ln94_504', ../src/matmul.cpp:94) [7672]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1042>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1010', ../src/matmul.cpp:94) [7684]  (3.35 ns)
	'and' operation ('and_ln94_505', ../src/matmul.cpp:94) [7685]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1043>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1012', ../src/matmul.cpp:94) [7697]  (3.35 ns)
	'and' operation ('and_ln94_506', ../src/matmul.cpp:94) [7698]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1044>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1014', ../src/matmul.cpp:94) [7710]  (3.35 ns)
	'and' operation ('and_ln94_507', ../src/matmul.cpp:94) [7711]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1045>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1016', ../src/matmul.cpp:94) [7723]  (3.35 ns)
	'and' operation ('and_ln94_508', ../src/matmul.cpp:94) [7724]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1046>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1018', ../src/matmul.cpp:94) [7736]  (3.35 ns)
	'and' operation ('and_ln94_509', ../src/matmul.cpp:94) [7737]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1047>: 0ns
The critical path consists of the following:

 <State 1048>: 0ns
The critical path consists of the following:

 <State 1049>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_39', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [7744]  (1.35 ns)

 <State 1050>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_conv_load_39', ../src/matmul.cpp:83) on array 'out_conv', ../src/matmul.cpp:119 [7744]  (1.35 ns)

 <State 1051>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/matmul.cpp:83) [7745]  (6.02 ns)

 <State 1052>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/matmul.cpp:83) [7745]  (6.02 ns)

 <State 1053>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/matmul.cpp:83) [7745]  (6.02 ns)

 <State 1054>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/matmul.cpp:83) [7745]  (6.02 ns)

 <State 1055>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/matmul.cpp:83) [7745]  (6.02 ns)

 <State 1056>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i52_1', ../src/matmul.cpp:83) [7748]  (6.02 ns)

 <State 1057>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i52_3', ../src/matmul.cpp:83) [7754]  (6.02 ns)

 <State 1058>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i52_5', ../src/matmul.cpp:83) [7760]  (6.02 ns)

 <State 1059>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i52_7', ../src/matmul.cpp:83) [7766]  (6.02 ns)

 <State 1060>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1022', ../src/matmul.cpp:94) [7787]  (3.35 ns)

 <State 1061>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1022', ../src/matmul.cpp:94) [7787]  (3.35 ns)
	'and' operation ('and_ln94_511', ../src/matmul.cpp:94) [7788]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1062>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1024', ../src/matmul.cpp:94) [7800]  (3.35 ns)
	'and' operation ('and_ln94_512', ../src/matmul.cpp:94) [7801]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1063>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1026', ../src/matmul.cpp:94) [7813]  (3.35 ns)
	'and' operation ('and_ln94_513', ../src/matmul.cpp:94) [7814]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1064>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1028', ../src/matmul.cpp:94) [7826]  (3.35 ns)
	'and' operation ('and_ln94_514', ../src/matmul.cpp:94) [7827]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1065>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1030', ../src/matmul.cpp:94) [7839]  (3.35 ns)
	'and' operation ('and_ln94_515', ../src/matmul.cpp:94) [7840]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1066>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1032', ../src/matmul.cpp:94) [7852]  (3.35 ns)
	'and' operation ('and_ln94_516', ../src/matmul.cpp:94) [7853]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1067>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1034', ../src/matmul.cpp:94) [7865]  (3.35 ns)
	'and' operation ('and_ln94_517', ../src/matmul.cpp:94) [7866]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 1068>: 0ns
The critical path consists of the following:

 <State 1069>: 0ns
The critical path consists of the following:

 <State 1070>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_479', ../src/matmul.cpp:83) on array 'out_pool', ../src/matmul.cpp:120 [7873]  (1.35 ns)

 <State 1071>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_pool_load_479', ../src/matmul.cpp:83) on array 'out_pool', ../src/matmul.cpp:120 [7873]  (1.35 ns)

 <State 1072>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i3', ../src/matmul.cpp:83) [7874]  (6.02 ns)

 <State 1073>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i3', ../src/matmul.cpp:83) [7874]  (6.02 ns)

 <State 1074>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i3', ../src/matmul.cpp:83) [7874]  (6.02 ns)

 <State 1075>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add_i3', ../src/matmul.cpp:83) [7874]  (6.02 ns)

 <State 1076>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add_i3', ../src/matmul.cpp:83) [7874]  (6.02 ns)
	'store' operation ('store_ln163', ../src/matmul.cpp:163) of variable 'bitcast_ln163', ../src/matmul.cpp:163 on array 'output_r' [7880]  (0.79 ns)

 <State 1077>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add_i68_1', ../src/matmul.cpp:83) [7877]  (6.02 ns)
	'store' operation ('store_ln164', ../src/matmul.cpp:164) of variable 'bitcast_ln164', ../src/matmul.cpp:164 on array 'output_r' [7883]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
