{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543983221027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543983221043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:13:40 2018 " "Processing started: Tue Dec 04 22:13:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543983221043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983221043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TGCo -c TGCo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TGCo -c TGCo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983221043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543983222065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543983222065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_combiner_tgco.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_combiner_tgco.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_combiner_TGCo " "Found entity 1: switch_combiner_TGCo" {  } { { "switch_combiner_TGCo.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/switch_combiner_TGCo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983229975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983229975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tgco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TGCo " "Found entity 1: TGCo" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983230038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983230038 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Output_Logic ACL_Mk2_this.v " "Can't analyze file -- file Output_Logic ACL_Mk2_this.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543983230053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "Output_Logic_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/Output_Logic_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983230116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983230116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TGCo " "Elaborating entity \"TGCo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543983231545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF TLCF:inst2 " "Elaborating entity \"TLCF\" for hierarchy \"TLCF:inst2\"" {  } { { "TGCo.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 416 928 1208 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231654 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Priority_Encoder_4to2_TLCF sadfgsa " "Block or symbol \"Priority_Encoder_4to2_TLCF\" of instance \"sadfgsa\" overlaps another block or symbol" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1543983231670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\"" {  } { { "tlcf.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 424 688 928 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231764 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF DFF2 " "Primitive \"DFF\" of instance \"DFF2\" not used" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1543983231779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capacity_check_tcl_mk3.v 1 1 " "Using design file capacity_check_tcl_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TCL_Mk3 " "Found entity 1: Capacity_Check_TCL_Mk3" {  } { { "capacity_check_tcl_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/capacity_check_tcl_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TCL_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5 " "Elaborating entity \"Capacity_Check_TCL_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5\"" {  } { { "tlc_mk3.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 488 440 664 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4_tclf.v 1 1 " "Using design file decoder_2to4_tclf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_TCLF " "Found entity 1: decoder_2to4_TCLF" {  } { { "decoder_2to4_tclf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/decoder_2to4_tclf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_TCLF TLCF:inst2\|decoder_2to4_TCLF:inst4 " "Elaborating entity \"decoder_2to4_TCLF\" for hierarchy \"TLCF:inst2\|decoder_2to4_TCLF:inst4\"" {  } { { "tlcf.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 472 192 376 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_tlcf.v 1 1 " "Using design file priority_encoder_4to2_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLCF " "Found entity 1: Priority_Encoder_4to2_TLCF" {  } { { "priority_encoder_4to2_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/priority_encoder_4to2_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLCF TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa " "Elaborating entity \"Priority_Encoder_4to2_TLCF\" for hierarchy \"TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa\"" {  } { { "tlcf.bdf" "sadfgsa" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control0_maker_tlcf.v 1 1 " "Using design file counter_control0_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control0_Maker_TLCF " "Found entity 1: Counter_Control0_Maker_TLCF" {  } { { "counter_control0_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control0_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control0_Maker_TLCF TLCF:inst2\|Counter_Control0_Maker_TLCF:inst5 " "Elaborating entity \"Counter_Control0_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control0_Maker_TLCF:inst5\"" {  } { { "tlcf.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 512 416 624 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control1_maker_tlcf.v 1 1 " "Using design file counter_control1_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control1_Maker_TLCF " "Found entity 1: Counter_Control1_Maker_TLCF" {  } { { "counter_control1_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control1_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control1_Maker_TLCF TLCF:inst2\|Counter_Control1_Maker_TLCF:inst6 " "Elaborating entity \"Counter_Control1_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control1_Maker_TLCF:inst6\"" {  } { { "tlcf.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 344 408 616 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control3_maker_tlcf.v 1 1 " "Using design file counter_control3_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control3_Maker_TLCF " "Found entity 1: Counter_Control3_Maker_TLCF" {  } { { "counter_control3_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control3_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control3_Maker_TLCF TLCF:inst2\|Counter_Control3_Maker_TLCF:inst8 " "Elaborating entity \"Counter_Control3_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control3_Maker_TLCF:inst8\"" {  } { { "tlcf.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 216 408 616 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control2_maker_tlcf.v 1 1 " "Using design file counter_control2_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control2_Maker_TLCF " "Found entity 1: Counter_Control2_Maker_TLCF" {  } { { "counter_control2_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control2_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control2_Maker_TLCF TLCF:inst2\|Counter_Control2_Maker_TLCF:inst7 " "Elaborating entity \"Counter_Control2_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control2_Maker_TLCF:inst7\"" {  } { { "tlcf.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 88 408 616 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msm.v 1 1 " "Using design file msm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MSM " "Found entity 1: MSM" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSM MSM:inst " "Elaborating entity \"MSM\" for hierarchy \"MSM:inst\"" {  } { { "TGCo.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 176 360 624 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232741 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_selected msm.v(44) " "Verilog HDL Always Construct warning at msm.v(44): variable \"acl_selected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543983232757 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "msm.v(16) " "Verilog HDL Case Statement warning at msm.v(16): incomplete case statement has no default case item" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543983232757 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Capacity msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Capacity\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Control msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Control\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_In msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_In\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"ACL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACL_Clock msm.v(13) " "Inferred latch for \"ACL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[0\] msm.v(13) " "Inferred latch for \"RF_In\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[1\] msm.v(13) " "Inferred latch for \"RF_In\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[2\] msm.v(13) " "Inferred latch for \"RF_In\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[3\] msm.v(13) " "Inferred latch for \"RF_In\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[0\] msm.v(13) " "Inferred latch for \"RF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[1\] msm.v(13) " "Inferred latch for \"RF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[2\] msm.v(13) " "Inferred latch for \"RF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[3\] msm.v(13) " "Inferred latch for \"RF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Clock msm.v(13) " "Inferred latch for \"RF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Enable msm.v(13) " "Inferred latch for \"RF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Enable msm.v(13) " "Inferred latch for \"TLCF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[0\] msm.v(13) " "Inferred latch for \"TLCF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[1\] msm.v(13) " "Inferred latch for \"TLCF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[2\] msm.v(13) " "Inferred latch for \"TLCF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[3\] msm.v(13) " "Inferred latch for \"TLCF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Control msm.v(13) " "Inferred latch for \"TLCF_Control\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Clock msm.v(13) " "Inferred latch for \"TLCF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Clock msm.v(13) " "Inferred latch for \"IRL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Select msm.v(13) " "Inferred latch for \"IRL_Select\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[0\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[1\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[2\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[3\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst9 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst9\"" {  } { { "TGCo.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 296 0 152 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst9\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst9\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983233085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983233085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 ACL_Machine_Mk2:inst16 " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\"" {  } { { "TGCo.bdf" "inst16" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 416 640 880 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983233085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983233194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983233194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine_Mk2:inst16\|ACL_Machine:inst1 " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\"" {  } { { "acl_machine_mk2.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { { 288 1144 1384 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983233194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9 " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9\"" {  } { { "acl_machine.bdf" "ints9" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 360 1128 1280 440 "ints9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_acl_mk2.v 1 1 " "Using design file input_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\"" {  } { { "acl_machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 392 512 720 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Using design file lane_has_1_car_acl_machine_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "lane_has_1_car_acl_machine_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lane_has_1_car_acl_machine_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { { 264 912 1104 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_combiner_TGCo switch_combiner_TGCo:inst12 " "Elaborating entity \"switch_combiner_TGCo\" for hierarchy \"switch_combiner_TGCo:inst12\"" {  } { { "TGCo.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 336 528 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer switch_debouncer:inst7 " "Elaborating entity \"switch_debouncer\" for hierarchy \"switch_debouncer:inst7\"" {  } { { "TGCo.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 336 152 312 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine IRL_Machine:inst3 " "Elaborating entity \"IRL_Machine\" for hierarchy \"IRL_Machine:inst3\"" {  } { { "TGCo.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 104 936 1200 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_3bit.v 1 1 " "Using design file bus_split_3bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_split_3bit " "Found entity 1: bus_split_3bit" {  } { { "bus_split_3bit.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/bus_split_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_3bit IRL_Machine:inst3\|bus_split_3bit:inst2 " "Elaborating entity \"bus_split_3bit\" for hierarchy \"IRL_Machine:inst3\|bus_split_3bit:inst2\"" {  } { { "irl_machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 328 840 992 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL IRL_Machine:inst3\|Output_Logic_IRL:inst " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"IRL_Machine:inst3\|Output_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 328 688 840 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL IRL_Machine:inst3\|Input_Logic_IRL:inst13 " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"IRL_Machine:inst3\|Input_Logic_IRL:inst13\"" {  } { { "irl_machine.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 376 528 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "w_irl.v 1 1 " "Using design file w_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 w_IRL " "Found entity 1: w_IRL" {  } { { "w_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/w_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_IRL IRL_Machine:inst3\|w_IRL:inst12 " "Elaborating entity \"w_IRL\" for hierarchy \"IRL_Machine:inst3\|w_IRL:inst12\"" {  } { { "irl_machine.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 216 352 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine IRL_Machine:inst3\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"IRL_Machine:inst3\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 -8 184 392 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgc_machine.bdf 1 1 " "Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Machine " "Found entity 1: TGC_Machine" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_Machine TGC_Machine:inst6 " "Elaborating entity \"TGC_Machine\" for hierarchy \"TGC_Machine:inst6\"" {  } { { "TGCo.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 176 48 296 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tgc.v 1 1 " "Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TGC " "Found entity 1: Output_Logic_TGC" {  } { { "output_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TGC TGC_Machine:inst6\|Output_Logic_TGC:inst7 " "Elaborating entity \"Output_Logic_TGC\" for hierarchy \"TGC_Machine:inst6\|Output_Logic_TGC:inst7\"" {  } { { "tgc_machine.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { { 280 624 776 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tgc.v 1 1 " "Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TGC " "Found entity 1: Input_Logic_TGC" {  } { { "input_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TGC TGC_Machine:inst6\|Input_Logic_TGC:inst " "Elaborating entity \"Input_Logic_TGC\" for hierarchy \"TGC_Machine:inst6\|Input_Logic_TGC:inst\"" {  } { { "tgc_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { { 240 360 512 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File 4_4bit_Register_File:inst5 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"4_4bit_Register_File:inst5\"" {  } { { "TGCo.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 256 936 1264 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 4_4bit_Register_File:inst5\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"4_4bit_Register_File:inst5\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_4brl.v 1 1 " "Using design file priority_encoder_4to2_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_4bRL " "Found entity 1: Priority_Encoder_4to2_4bRL" {  } { { "priority_encoder_4to2_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/priority_encoder_4to2_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_4bRL 4_4bit_Register_File:inst5\|Priority_Encoder_4to2_4bRL:inst2 " "Elaborating entity \"Priority_Encoder_4to2_4bRL\" for hierarchy \"4_4bit_Register_File:inst5\|Priority_Encoder_4to2_4bRL:inst2\"" {  } { { "4_4bit_register_file.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 696 240 392 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register 4_4bit_Register_File:inst5\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543983238379 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543983238379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983238535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 4_4bit_Register_File:inst5\|Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"4_4bit_Register_File:inst5\|Decoder_2to4:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|TLCF_Control " "LATCH primitive \"MSM:inst\|TLCF_Control\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[0\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[0\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[1\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[2\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[3\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[0\] " "LATCH primitive \"MSM:inst\|RF_In\[0\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[1\] " "LATCH primitive \"MSM:inst\|RF_In\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[2\] " "LATCH primitive \"MSM:inst\|RF_In\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[3\] " "LATCH primitive \"MSM:inst\|RF_In\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[1\] " "LATCH primitive \"MSM:inst\|RF_Select\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[2\] " "LATCH primitive \"MSM:inst\|RF_Select\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[3\] " "LATCH primitive \"MSM:inst\|RF_Select\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Clock " "LATCH primitive \"MSM:inst\|RF_Clock\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[3\] GND " "Pin \"Counter0\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[2\] GND " "Pin \"Counter0\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[1\] GND " "Pin \"Counter0\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[0\] GND " "Pin \"Counter0\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[3\] GND " "Pin \"Counter1\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[2\] GND " "Pin \"Counter1\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[1\] GND " "Pin \"Counter1\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[0\] GND " "Pin \"Counter1\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[3\] GND " "Pin \"Counter2\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[2\] GND " "Pin \"Counter2\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[1\] GND " "Pin \"Counter2\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[0\] GND " "Pin \"Counter2\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[3\] GND " "Pin \"Counter3\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[2\] GND " "Pin \"Counter3\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[1\] GND " "Pin \"Counter3\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[0\] GND " "Pin \"Counter3\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543983241125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543983241234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543983243208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983243208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 320 -192 -24 336 "Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_button " "No output dependent on input pin \"control_button\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 288 -184 -16 304 "control_button" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[3\] " "No output dependent on input pin \"control_switches\[3\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[2\] " "No output dependent on input pin \"control_switches\[2\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[1\] " "No output dependent on input pin \"control_switches\[1\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[0\] " "No output dependent on input pin \"control_switches\[0\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543983244471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543983244487 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543983244487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543983244487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:14:04 2018 " "Processing ended: Tue Dec 04 22:14:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983244928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543983247712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543983247728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:14:07 2018 " "Processing started: Tue Dec 04 22:14:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543983247728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543983247728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TGCo -c TGCo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TGCo -c TGCo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543983247728 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543983247821 ""}
{ "Info" "0" "" "Project  = TGCo" {  } {  } 0 0 "Project  = TGCo" 0 0 "Fitter" 0 0 1543983247821 ""}
{ "Info" "0" "" "Revision = TGCo" {  } {  } 0 0 "Revision = TGCo" 0 0 "Fitter" 0 0 1543983247821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543983248822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543983248838 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TGCo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TGCo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543983248949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543983248995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543983248995 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543983249386 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543983249558 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543983249558 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543983249558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543983249558 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543983249558 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543983249574 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543983250152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TGCo.sdc " "Synopsys Design Constraints File file not found: 'TGCo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543983250277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543983250277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543983250292 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 6 16 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 6 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543983250292 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543983250292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543983250292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543983250292 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543983250292 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543983250324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543983250433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543983252701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543983252779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543983252811 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543983253318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543983253318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543983253695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543983256015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543983256015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543983256186 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543983256186 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543983256186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543983256186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543983256562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543983256562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543983256765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543983256765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543983257124 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543983257390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_files/TGCo.fit.smsg " "Generated suppressed messages file U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_files/TGCo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543983257812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1610 " "Peak virtual memory: 1610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543983261251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:14:21 2018 " "Processing ended: Tue Dec 04 22:14:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543983261251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543983261251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543983261251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543983261251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543983264012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543983264060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:14:23 2018 " "Processing started: Tue Dec 04 22:14:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543983264060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543983264060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TGCo -c TGCo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TGCo -c TGCo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543983264060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543983265178 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543983267288 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543983267459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543983269235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:14:29 2018 " "Processing ended: Tue Dec 04 22:14:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543983269235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543983269235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543983269235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543983269235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543983271289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543983272118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543983272133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:14:31 2018 " "Processing started: Tue Dec 04 22:14:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543983272133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543983272133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TGCo -c TGCo " "Command: quartus_sta TGCo -c TGCo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543983272133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543983272227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543983272837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543983272837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543983272884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543983272884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TGCo.sdc " "Synopsys Design Constraints File file not found: 'TGCo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543983274103 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543983274119 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1543983274213 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543983274572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983274572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983274947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983275072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983275213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983275353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983275463 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543983275588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543983275604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543983276119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543983276498 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543983276498 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543983276498 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543983276498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983276498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983276764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983276889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983277019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983277222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983277347 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543983277456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543983277644 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543983277659 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1543983277659 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1543983277659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983277800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983277941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983279033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983279158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543983279299 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543983281037 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543983281037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543983282597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:14:42 2018 " "Processing ended: Tue Dec 04 22:14:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543983282597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543983282597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543983282597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543983282597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543983284175 ""}
