m255
K3
13
cModel Technology
Z0 dC:\Users\microsoft\Documents\UT\FPGA\FIR-Filter
vAdder
Z1 !s100 O>e`BF9TjnLc6RK[ZJ`aS1
Z2 II<<Z5Pgn9TN1:g^A8J@KW2
Z3 VBA;hcA6m7ggzBd>6<jTUJ0
Z4 dC:\Users\microsoft\Documents\UT\FPGA\Lab1
Z5 w1539930582
Z6 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v
Z7 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v|
Z10 o-work work -O0
Z11 n@adder
Z12 !s108 1541333804.632000
Z13 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v|
!i10b 1
!s85 0
!s101 -O0
vBaud_Rate_Generator
Z14 !s100 D?A;I]6fe96aIhm]bcXHA2
Z15 Ii1=;3DbCA_I:77E^N^2H43
Z16 VdUDBb=ZQ@5Raah1EKdSS61
R4
Z17 w1540741791
Z18 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v
Z19 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v
L0 2
R8
r1
31
Z20 !s108 1541333802.618000
Z21 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v|
Z22 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v|
R10
Z23 n@baud_@rate_@generator
!i10b 1
!s85 0
!s101 -O0
vBound_Rate_Generator
Z24 Ia5JFG2Z^8Y4DYkZWFGdfL2
Z25 VCgbh2_neI7j01NFQlkgVN0
R4
Z26 w1539526958
Z27 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Bound_Rate_Generator.v
Z28 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Bound_Rate_Generator.v
L0 1
R8
r1
31
R10
Z29 n@bound_@rate_@generator
Z30 !s100 ze9?bDS;S5<P8`EkTIQ8<0
Z31 !s108 1539526963.891000
Z32 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Bound_Rate_Generator.v|
Z33 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Bound_Rate_Generator.v|
!i10b 1
!s85 0
!s101 -O0
vBRG_TB
Z34 !s100 jC@B[okQ=RkNJcn9HShXM0
Z35 IBKGfcnbbPFQQ?Yd:iKV3M3
Z36 VIoP8WM=ke:`9Wzm]_8?6;3
R4
R17
R18
R19
L0 38
R8
r1
31
R20
R21
R22
R10
Z37 n@b@r@g_@t@b
!i10b 1
!s85 0
!s101 -O0
vCoeffRam
Z38 !s100 fQ1Z<9I2dY0nmXW6oVF7N0
Z39 I^mYnbJNM;UIfo>27XKN_k2
Z40 Vb2zkkWi[U1RQ^S1aXL]<n3
R4
Z41 w1540009113
Z42 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v
Z43 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v
L0 1
R8
r1
31
Z44 !s108 1541333804.192000
Z45 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v|
Z46 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/CoeffRam.v|
R10
Z47 n@coeff@ram
!i10b 1
!s85 0
!s101 -O0
vCoeffRam_TB
Z48 !s100 okElIcSUH@z<ML6Y9?iSS1
Z49 IT;C_l7H;Ek1Q?bLXbUhD<0
Z50 VQ7;aEP5Yo794H[30AD[S41
R4
R41
R42
R43
L0 22
R8
r1
31
R44
R45
R46
R10
Z51 n@coeff@ram_@t@b
!i10b 1
!s85 0
!s101 -O0
vcontroller
Z52 !s100 4]CEzcNUED2e48E3noj0O2
Z53 I@;1GgT91AB:UK<zZ?Q?KT1
Z54 VV]BPkW875izi>PID?AnFz3
R4
Z55 w1541330240
Z56 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v
Z57 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v
L0 1
R8
r1
31
Z58 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v|
R10
Z59 !s108 1541333803.194000
Z60 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v|
!i10b 1
!s85 0
!s101 -O0
vCounter
Z61 !s100 Lh@ho5AcZEzgz^aCmd6]h1
Z62 I=@ekW9U2F@giM;dlz@1;A2
Z63 V6=_G<i>V[RVYL[a=0PQ`e1
R4
Z64 w1540009096
Z65 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v
Z66 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v
L0 1
R8
r1
31
Z67 !s108 1541333804.341000
Z68 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v|
Z69 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v|
R10
Z70 n@counter
!i10b 1
!s85 0
!s101 -O0
vCounter_TB
Z71 !s100 3l_LON;C`BQABed5bNmC72
Z72 I<Kl2;210AN^zABmJA6ZVa2
Z73 V5ZAbh9^iYU;9RKG9Wa3H90
R4
R64
R65
R66
L0 22
R8
r1
31
R67
R68
R69
R10
Z74 n@counter_@t@b
!i10b 1
!s85 0
!s101 -O0
vFF_recive
Z75 !s100 ?AZo:lbN7[Q4n[lPH5_9d0
Z76 IIOW4W27Cc@H?n@KI`idne3
Z77 VhzbO]NfQ=BP=LeE5na;@=3
R4
Z78 w1541333435
Z79 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v
Z80 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v
L0 1
R8
r1
31
Z81 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v|
R10
Z82 n@f@f_recive
!i10b 1
!s85 0
Z83 !s108 1541333804.746000
Z84 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v|
!s101 -O0
vFF_send
!i10b 1
!s100 jDc^LKUDa>TP4_5iWk3N]3
Iae^mGTQZ>3gMYN<]QnL@71
V2UMo37VndAjo?TATdO6X61
R4
w1541333788
8C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v
FC:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v
L0 1
R8
r1
!s85 0
31
!s108 1541333804.856000
!s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v|
!s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v|
!s101 -O0
R10
n@f@f_send
vFIR
Z85 !s100 ie9cHZ@Dlz=Fj2nf;=a?@2
Z86 IWV82PKV2D;KinA^`D3Kz>2
Z87 V6IM@zznke4cno<DP3Anz51
R4
Z88 w1540739734
Z89 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v
Z90 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v
L0 1
R8
r1
31
Z91 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v|
R10
Z92 n@f@i@r
Z93 !s108 1541333803.712000
Z94 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v|
!i10b 1
!s85 0
!s101 -O0
vMult
Z95 !s100 OiW`]=1fle^Rbe4[OBQb=0
Z96 InfQD>c1;Z_543@e[:jQ^b0
Z97 VDHmXMFJZj37>`6G=ZX1Ta1
R4
Z98 w1539930677
Z99 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v
Z100 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v
L0 1
R8
r1
31
Z101 !s108 1541333804.491000
Z102 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v|
Z103 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v|
R10
Z104 n@mult
!i10b 1
!s85 0
!s101 -O0
vMult_TB
Z105 !s100 iMEmMPzZB]37Q04RX>78=0
Z106 IEIch?jf9`W=n>jmP64cTm2
Z107 VAYAWS4zOSmdoi=iBOa5_B0
R4
R98
R99
R100
L0 15
R8
r1
31
R101
R102
R103
R10
Z108 n@mult_@t@b
!i10b 1
!s85 0
!s101 -O0
vRam
Z109 !s100 Q0eK1<l?zP]AGI7VOiUF73
Z110 IC;879z3F[]TFR>FDhd6Jb1
Z111 V9FW33O?6z2<nh2N^2YUdN0
R4
Z112 w1540741590
Z113 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v
Z114 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v
L0 1
R8
r1
31
Z115 !s108 1541333803.869000
Z116 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v|
Z117 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v|
R10
n@ram
!i10b 1
!s85 0
!s101 -O0
vRam_TB
Z118 !s100 RL9j^V=[[ez=A0cFSW;:b3
Z119 Ig;dWO:4@ZcnFTTF^oTT>o1
Z120 VjL1L9TIazTUUl6GVQH>EF3
R4
R112
R113
R114
L0 37
R8
r1
31
R115
R116
R117
R10
Z121 n@ram_@t@b
!i10b 1
!s85 0
!s101 -O0
vRegiste_TB
Z122 !s100 j4PiL77CR4CmX=ofN[NT21
Z123 Idia2gzl<LeSKMEKF^j6^H1
Z124 VBUPm;Rk<:V:z=d0nzVJ413
R4
Z125 w1540009131
Z126 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v
Z127 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v
L0 20
R8
r1
31
Z128 !s108 1541333804.051000
Z129 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v|
Z130 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v|
R10
Z131 n@registe_@t@b
!i10b 1
!s85 0
!s101 -O0
vRegister
Z132 !s100 ?3lo=3Nh6YK=c^8bWO5Ez2
Z133 I0EjZJ22K@hK4eFBQ6[fWU3
Z134 VEaoj`oSHSmT54^7Jh[6dT3
R4
R125
R126
R127
L0 1
R8
r1
31
R128
R129
R130
R10
Z135 n@register
!i10b 1
!s85 0
!s101 -O0
vRx
Z136 !s100 _@jBS3bJ8AWzo;M1B7I<T3
Z137 If]Bi>67VBVUdiH^ic24Bl3
Z138 VGR`In[XTdd[IaGVBYbWYS3
R4
Z139 w1540730534
Z140 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v
Z141 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v
L0 2
R8
r1
31
Z142 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v|
R10
n@rx
Z143 !s108 1541333802.838000
Z144 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v|
!i10b 1
!s85 0
!s101 -O0
vrx_tx_test
Z145 !s100 h:KG_JBK6o1hjd_l;bH0]2
Z146 IOzEYQRACVoaA?hRRiGTeZ1
Z147 VMg[jR:k`3CUOa5@7njGjj0
R4
Z148 w1540722502
Z149 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/rx_tx_test.v
Z150 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/rx_tx_test.v
L0 1
R8
r1
31
Z151 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/rx_tx_test.v|
R10
Z152 !s108 1541333803.445000
Z153 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/rx_tx_test.v|
!i10b 1
!s85 0
!s101 -O0
vtb_controller
Z154 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z155 !s100 fL_5TG5d<:0?z;kRD:[1z3
Z156 INi?;YbjmR_CVkkOQk4UX[3
Z157 VhPQ[::FQ;e_jl^C_B6ZRL0
Z158 !s105 tb_controller_sv_unit
S1
R4
Z159 w1541329694
Z160 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_controller.sv
Z161 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_controller.sv
L0 4
R8
r1
31
Z162 !s90 -reportprogress|300|-work|work|-sv|C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_controller.sv|
Z163 o-work work -sv -O0
Z164 !s108 1541333803.321000
Z165 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_controller.sv|
!i10b 1
!s85 0
!s101 -O0
vtb_Rx
R154
Z166 !s100 KSH[2L9@hDlTRJlS[G50B3
Z167 IGDmWGPNc9`^[CgoVc4Y>Z1
Z168 VMJU3l5e<lzZKfQ5@>fI;20
Z169 !s105 tb_Rx_sv_unit
S1
R4
Z170 w1540132002
Z171 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_Rx.sv
Z172 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_Rx.sv
L0 2
R8
r1
31
Z173 !s90 -reportprogress|300|-work|work|-sv|C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_Rx.sv|
R163
Z174 ntb_@rx
Z175 !s108 1541333803.017000
Z176 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/tb_Rx.sv|
!i10b 1
!s85 0
!s101 -O0
vTx
Z177 !s100 E:E;BRc6fmgDhffgMMLSo0
Z178 Ik]l8J>0RGJSf=W`@z:6H52
Z179 VT_9hiAY0Md9P]?KfLfTgm1
R4
Z180 w1541330601
Z181 8C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v
Z182 FC:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v
L0 1
R8
r1
31
Z183 !s108 1541333803.568000
Z184 !s107 C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v|
Z185 !s90 -reportprogress|300|-work|work|C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v|
R10
n@tx
!i10b 1
!s85 0
!s101 -O0
vTx_TB
Z186 !s100 G`o7@8]V4ic]__SkEE=Q]2
Z187 I]g4EAdfHlYV3JEn0h3c^B3
Z188 VBFT4K02]f]k0fMEL;WXz72
R4
R180
R181
R182
L0 81
R8
r1
31
R183
R184
R185
R10
Z189 n@tx_@t@b
!i10b 1
!s85 0
!s101 -O0
