// Seed: 1847045609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
endmodule
macromodule module_1 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3
);
  reg
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  assign id_19 = 1'd0;
  task id_23;
    id_14 <= 1;
    input id_24;
  endtask
  reg id_25;
  id_26(
      .id_0(0), .id_1(1)
  );
  supply1 id_27;
  wire id_28;
  wire id_29;
  assign id_25 = id_13;
  assign id_22 = 1;
  wire id_30;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_29,
      id_23,
      id_27,
      id_28,
      id_30,
      id_30
  );
  wire id_31;
  wire id_32;
  assign id_27 = 1;
  initial
    if (1) disable id_33;
    else id_17 = 1;
endmodule
