// Seed: 1474733578
module module_0 (
    input  tri   id_0,
    input  tri   id_1
    , id_5,
    output wire  id_2,
    output uwire id_3
);
  always_ff id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply1 id_12
);
  wire id_14;
  module_0(
      id_7, id_10, id_6, id_11
  );
  wire id_15;
endmodule
