INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec  1 03:31:44 2016
# Process ID: 19067
# Log file: /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/.autopilot/db/ip_tmp/vivado.log
# Journal file: /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/.autopilot/db/ip_tmp/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/littlefoot/vivado/Vivado/2015.2/data/ip'.
create_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 975.426 ; gain = 43.230 ; free physical = 130 ; free virtual = 3809
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fptrunc_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fptrunc_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_ddiv_29_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_ddiv_29_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dadd_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dadd_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fadd_3_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fadd_3_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fdiv_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fdiv_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fpext_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fpext_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_dexp_16_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dexp_16_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_dexp_16_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dexp_16_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fcmp_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fcmp_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 03:32:31 2016...
