Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/test_isim_beh.exe -prj /media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/one.v" into library work
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/six.v" into library work
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/four.v" into library work
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/five.v" into library work
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/final.v" into library work
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94628 KB
Fuse CPU Usage: 1340 ms
Compiling module one
Compiling module four
Compiling module five
Compiling module six
Compiling module final
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /media/ssinghal/480A-D8B5/CS220Labs/Lab3_3/third/test_isim_beh.exe
Fuse Memory Usage: 654892 KB
Fuse CPU Usage: 1360 ms
GCC CPU Usage: 510 ms
