{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1697052574581 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1697052574581 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1697052574581 ""}
{ "Info" "" "" "2023.10.11.15:29:45 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.10.11.15:29:45 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1697052585783 ""}
{ "Info" "" "" "2023.10.11.15:29:45 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.10.11.15:29:45 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1697052585799 ""}
{ "Info" "Computer_System_generation.rpt" "" "2023.10.11.15:29:56 Info: Saving generation log to C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Saving generation log to C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System" 0 0 "Shell" 0 -1 1697052596626 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1697052596626 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.10.11.15:29:56 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1697052596626 ""}
{ "Info" "Computer_System.qsys" "" "2023.10.11.15:29:56 Info: Loading verilog" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Loading verilog" 0 0 "Shell" 0 -1 1697052596657 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Reading input file" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Reading input file" 0 0 "Shell" 0 -1 1697052596720 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1697052596720 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Adding m10k_pll \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Adding m10k_pll \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Parameterizing module m10k_pll" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Parameterizing module m10k_pll" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Adding vga_pio \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Adding vga_pio \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Parameterizing module vga_pio" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Parameterizing module vga_pio" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Building connections" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Building connections" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:29:56 Info: Validating" {  } {  } 0 0 "2023.10.11.15:29:56 Info: Validating" 0 0 "Shell" 0 -1 1697052596735 ""}
{ "Info" "" "" "2023.10.11.15:30:00 Info: Done reading input file" {  } {  } 0 0 "2023.10.11.15:30:00 Info: Done reading input file" 0 0 "Shell" 0 -1 1697052600204 ""}
{ "Info" "" "" "2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Info" "" "" "2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Warning" "" "" "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Warning" "" "" "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Info" "" "" "2023.10.11.15:30:01 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.10.11.15:30:01 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Info" "" "" "2023.10.11.15:30:01 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:01 Info: Computer_System.m10k_pll: Able to implement PLL with user settings\n2023.10.11.15:30:01 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:01 Info: Computer_System.vga_pio: Able to implement PLL with user settings" {  } {  } 0 0 "2023.10.11.15:30:01 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:01 Info: Computer_System.m10k_pll: Able to implement PLL with user settings\n2023.10.11.15:30:01 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:01 Info: Computer_System.vga_pio: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1697052601626 ""}
{ "Info" "" "" "2023.10.11.15:30:02 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2023.10.11.15:30:02 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1697052602360 ""}
{ "Warning" "" "" "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1697052604832 ""}
{ "Warning" "" "" "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1697052604832 ""}
{ "Warning" "" "" "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1697052604832 ""}
{ "Warning" "" "" "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1697052604832 ""}
{ "Info" "" "" "2023.10.11.15:30:06 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.10.11.15:30:06 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1697052606959 ""}
{ "Info" "" "" "2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1697052607287 ""}
{ "Info" "" "" "2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1697052607474 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.10.11.15:30:07 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.10.11.15:30:07 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1697052607490 ""}
{ "Warning" "" "" "2023.10.11.15:30:07 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:07 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1697052607490 ""}
{ "Warning" "" "" "2023.10.11.15:30:07 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.10.11.15:30:07 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1697052607490 ""}
{ "Info" "" "" "2023.10.11.15:30:08 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.10.11.15:30:08 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1697052608396 ""}
{ "Info" "" "" "2023.10.11.15:30:08 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.10.11.15:30:08 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1697052608784 ""}
{ "Info" "" "" "2023.10.11.15:30:08 Info: m10k_pll: Generating simgen model" {  } {  } 0 0 "2023.10.11.15:30:08 Info: m10k_pll: Generating simgen model" 0 0 "Shell" 0 -1 1697052608815 ""}
{ "Info" "Computer_System_m10k_pll.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4777 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:16 2023\n    Info: Elapsed time: 00:00:06\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4648 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:16 2023\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01" "" "2023.10.11.15:30:18 Info: m10k_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:09 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:10 2023\nInfo: Command: quartus_map Computer_System_m10k_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_m10k_pll.v\n    Info (12023): Found entity 1: Computer_System_m10k_pll File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_m10k_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen" {  } {  } 0 0 "2023.10.11.15:30:18 Info: m10k_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:09 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:10 2023\nInfo: Command: quartus_map Computer_System_m10k_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_m10k_pll.v\n    Info (12023): Found entity 1: Computer_System_m10k_pll File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_m10k_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen/Computer_System_m10k_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0002_m10k_pll_gen" 0 0 "Shell" 0 -1 1697052618347 ""}
{ "Info" "" "" "2023.10.11.15:30:18 Info: m10k_pll: Simgen was successful" {  } {  } 0 0 "2023.10.11.15:30:18 Info: m10k_pll: Simgen was successful" 0 0 "Shell" 0 -1 1697052618347 ""}
{ "Info" "" "" "2023.10.11.15:30:18 Info: m10k_pll: \"Computer_System\" instantiated altera_pll \"m10k_pll\"" {  } {  } 0 0 "2023.10.11.15:30:18 Info: m10k_pll: \"Computer_System\" instantiated altera_pll \"m10k_pll\"" 0 0 "Shell" 0 -1 1697052618362 ""}
{ "Info" "" "" "2023.10.11.15:30:18 Info: vga_pio: Generating simgen model" {  } {  } 0 0 "2023.10.11.15:30:18 Info: vga_pio: Generating simgen model" 0 0 "Shell" 0 -1 1697052618378 ""}
{ "Info" "Computer_System_vga_pio.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4777 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:26 2023\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4648 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:26 2023\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01" "" "2023.10.11.15:30:27 Info: vga_pio: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:19 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:19 2023\nInfo: Command: quartus_map Computer_System_vga_pio.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_pio.v\n    Info (12023): Found entity 1: Computer_System_vga_pio File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_vga_pio\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen" {  } {  } 0 0 "2023.10.11.15:30:27 Info: vga_pio: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:19 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:19 2023\nInfo: Command: quartus_map Computer_System_vga_pio.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_pio.v\n    Info (12023): Found entity 1: Computer_System_vga_pio File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_vga_pio\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen/Computer_System_vga_pio.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0003_vga_pio_gen" 0 0 "Shell" 0 -1 1697052627986 ""}
{ "Info" "" "" "2023.10.11.15:30:27 Info: vga_pio: Simgen was successful" {  } {  } 0 0 "2023.10.11.15:30:27 Info: vga_pio: Simgen was successful" 0 0 "Shell" 0 -1 1697052627986 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: vga_pio: \"Computer_System\" instantiated altera_pll \"vga_pio\"" {  } {  } 0 0 "2023.10.11.15:30:28 Info: vga_pio: \"Computer_System\" instantiated altera_pll \"vga_pio\"" 0 0 "Shell" 0 -1 1697052628002 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.10.11.15:30:28 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1697052628002 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.10.11.15:30:28 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1697052628002 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.10.11.15:30:28 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1697052628064 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.10.11.15:30:28 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1697052628260 ""}
{ "Info" "" "" "2023.10.11.15:30:28 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2023.10.11.15:30:28 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1697052628291 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"" "" "2023.10.11.15:30:37 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:29 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:29 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen" {  } {  } 0 0 "2023.10.11.15:30:37 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:29 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Oct 11 15:30:29 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/rat83/AppData/Local/Temp/alt9641_1501452187689448905.dir/0007_sys_pll_gen" 0 0 "Shell" 0 -1 1697052637790 ""}
{ "Info" "" "" "    Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift10\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle10\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift11\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle11\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift12\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle12\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift13\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle13\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift14\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle14\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift15\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle15\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift16\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle16\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift17\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle17\" = \"50\"\n    Info (12134): Parameter \"pll_type\" = \"General\"\n    Info (12134): Parameter \"pll_subtype\" = \"General\"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4777 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:35 2023\n    Info: Elapsed time: 00:00:06\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4648 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:35 2023\n    Info: Elapsed time: 00:00:06\n    Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "    Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift10\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle10\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift11\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle11\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift12\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle12\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift13\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle13\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift14\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle14\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift15\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle15\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift16\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle16\" = \"50\"\n    Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"\n    Info (12134): Parameter \"phase_shift17\" = \"0 ps\"\n    Info (12134): Parameter \"duty_cycle17\" = \"50\"\n    Info (12134): Parameter \"pll_type\" = \"General\"\n    Info (12134): Parameter \"pll_subtype\" = \"General\"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4777 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:35 2023\n    Info: Elapsed time: 00:00:06\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4648 megabytes\n    Info: Processing ended: Wed Oct 11 15:30:35 2023\n    Info: Elapsed time: 00:00:06\n    Info: Total CPU time (on all processors): 00:00:01" 0 0 "Shell" 0 -1 1697052637790 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2023.10.11.15:30:37 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1697052637790 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.10.11.15:30:37 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1697052637806 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.10.11.15:30:37 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1697052637806 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.10.11.15:30:37 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "verbosity_pkg.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: Computer_System: Done \"Computer_System\" with 12 modules, 27 files" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Computer_System: Done \"Computer_System\" with 12 modules, 27 files" 0 0 "Shell" 0 -1 1697052637853 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.10.11.15:30:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1697052637868 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1697052637868 ""}
{ "Info" "" "" "2023.10.11.15:30:37 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.10.11.15:30:37 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1697052637868 ""}
{ "Info" " --use-relative-paths=true" "" "2023.10.11.15:30:37 Info: sim-script-gen --spd=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:37 Info: sim-script-gen --spd=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052637868 ""}
{ "Info" " --use-relative-paths=true" "" "2023.10.11.15:30:37 Info: Doing: ip-make-simscript --spd=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:37 Info: Doing: ip-make-simscript --spd=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052637868 ""}
{ "Info" " directory:" "" "2023.10.11.15:30:38 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638446 ""}
{ "Info" "msim_setup.tcl" "" "2023.10.11.15:30:38 Info:     mentor" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     mentor" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" " directory:" "" "2023.10.11.15:30:38 Info: Generating the following file(s) for VCS simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Generating the following file(s) for VCS simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" "vcs_setup.sh" "" "2023.10.11.15:30:38 Info:     synopsys/vcs" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" " directory:" "" "2023.10.11.15:30:38 Info: Generating the following file(s) for VCSMX simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Generating the following file(s) for VCSMX simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" "synopsys_sim.setup" "" "2023.10.11.15:30:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.10.11.15:30:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1697052638462 ""}
{ "Info" " directory:" "" "2023.10.11.15:30:38 Info: Generating the following file(s) for NCSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Generating the following file(s) for NCSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638477 ""}
{ "Info" "cds.lib" "" "2023.10.11.15:30:38 Info:     cadence" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     cadence" 0 0 "Shell" 0 -1 1697052638477 ""}
{ "Info" "hdl.var" "" "2023.10.11.15:30:38 Info:     cadence" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     cadence" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "ncsim_setup.sh" "" "2023.10.11.15:30:38 Info:     cadence" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     cadence" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" " directory" "" "2023.10.11.15:30:38 Info:     12 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     12 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" " directory:" "" "2023.10.11.15:30:38 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.10.11.15:30:38 Info:     aldec" {  } {  } 0 0 "2023.10.11.15:30:38 Info:     aldec" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "." "" "2023.10.11.15:30:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.10.11.15:30:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.10.11.15:30:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.10.11.15:30:38 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --block-symbol-file --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.10.11.15:30:38 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --block-symbol-file --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "Computer_System.qsys" "" "2023.10.11.15:30:38 Info: Loading verilog" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Loading verilog" 0 0 "Shell" 0 -1 1697052638493 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Reading input file" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Reading input file" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Adding m10k_pll \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Adding m10k_pll \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Parameterizing module m10k_pll" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Parameterizing module m10k_pll" 0 0 "Shell" 0 -1 1697052638556 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Adding vga_pio \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Adding vga_pio \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052638571 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Parameterizing module vga_pio" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Parameterizing module vga_pio" 0 0 "Shell" 0 -1 1697052638571 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Building connections" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Building connections" 0 0 "Shell" 0 -1 1697052638571 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1697052638571 ""}
{ "Info" "" "" "2023.10.11.15:30:38 Info: Validating" {  } {  } 0 0 "2023.10.11.15:30:38 Info: Validating" 0 0 "Shell" 0 -1 1697052638571 ""}
{ "Info" "" "" "2023.10.11.15:30:41 Info: Done reading input file" {  } {  } 0 0 "2023.10.11.15:30:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1697052641899 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Warning" "" "" "2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:43 Info: Computer_System.m10k_pll: Able to implement PLL with user settings" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:43 Info: Computer_System.m10k_pll: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Computer_System.vga_pio: Able to implement PLL with user settings" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Computer_System.vga_pio: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1697052643321 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.10.11.15:30:43 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info:" {  } {  } 0 0 "2023.10.11.15:30:43 Info:" 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.10.11.15:30:43 Info: qsys-generate C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\\Users\\rat83\\Documents\\GitHub\\FPGA-Project\\VGA_to_M10k\\verilog\\Computer_System\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "Computer_System.qsys" "" "2023.10.11.15:30:43 Info: Loading verilog" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Loading verilog" 0 0 "Shell" 0 -1 1697052643821 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Reading input file" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Reading input file" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Adding m10k_pll \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Adding m10k_pll \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Parameterizing module m10k_pll" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Parameterizing module m10k_pll" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Adding vga_pio \[altera_pll 18.1\]" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Adding vga_pio \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Parameterizing module vga_pio" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Parameterizing module vga_pio" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Building connections" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Building connections" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Parameterizing connections" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:43 Info: Validating" {  } {  } 0 0 "2023.10.11.15:30:43 Info: Validating" 0 0 "Shell" 0 -1 1697052643883 ""}
{ "Info" "" "" "2023.10.11.15:30:47 Info: Done reading input file" {  } {  } 0 0 "2023.10.11.15:30:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1697052647211 ""}
{ "Info" "" "" "2023.10.11.15:30:48 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.10.11.15:30:48 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.10.11.15:30:48 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.10.11.15:30:48 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Warning" "" "" "2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Warning" "" "" "2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Info" "" "" "2023.10.11.15:30:48 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.10.11.15:30:48 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Info" "" "" "2023.10.11.15:30:48 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:48 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Info" "" "" "2023.10.11.15:30:48 Info: Computer_System.m10k_pll: Able to implement PLL with user settings\n2023.10.11.15:30:48 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:48 Info: Computer_System.vga_pio: Able to implement PLL with user settings" {  } {  } 0 0 "2023.10.11.15:30:48 Info: Computer_System.m10k_pll: Able to implement PLL with user settings\n2023.10.11.15:30:48 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.10.11.15:30:48 Info: Computer_System.vga_pio: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1697052648633 ""}
{ "Info" "" "" "2023.10.11.15:30:49 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.10.11.15:30:49 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1697052649742 ""}
{ "Warning" "" "" "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1697052651509 ""}
{ "Warning" "" "" "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1697052651509 ""}
{ "Warning" "" "" "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1697052651509 ""}
{ "Warning" "" "" "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1697052651509 ""}
{ "Info" "" "" "2023.10.11.15:30:53 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.10.11.15:30:53 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1697052653344 ""}
{ "Info" "" "" "2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1697052653672 ""}
{ "Info" "" "" "2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1697052653875 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.10.11.15:30:53 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.10.11.15:30:53 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1697052653875 ""}
{ "Warning" "" "" "2023.10.11.15:30:53 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.10.11.15:30:53 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1697052653875 ""}
{ "Warning" "" "" "2023.10.11.15:30:53 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.10.11.15:30:53 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1697052653875 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1697052654386 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1697052654732 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: m10k_pll: \"Computer_System\" instantiated altera_pll \"m10k_pll\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: m10k_pll: \"Computer_System\" instantiated altera_pll \"m10k_pll\"" 0 0 "Shell" 0 -1 1697052654748 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: vga_pio: \"Computer_System\" instantiated altera_pll \"vga_pio\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: vga_pio: \"Computer_System\" instantiated altera_pll \"vga_pio\"" 0 0 "Shell" 0 -1 1697052654779 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1697052654779 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1697052654779 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1697052654810 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1697052654976 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1697052654991 ""}
{ "Info" "" "" "2023.10.11.15:30:54 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.10.11.15:30:54 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1697052654991 ""}
{ "Info" "" "" "2023.10.11.15:31:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.10.11.15:31:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1697052668035 ""}
{ "Info" "" "" "2023.10.11.15:31:08 Info: Computer_System: Done \"Computer_System\" with 12 modules, 60 files" {  } {  } 0 0 "2023.10.11.15:31:08 Info: Computer_System: Done \"Computer_System\" with 12 modules, 60 files" 0 0 "Shell" 0 -1 1697052668082 ""}
{ "Info" "" "" "2023.10.11.15:31:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.10.11.15:31:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1697052668535 ""}
{ "Info" "" "" "2023.10.11.15:31:08 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.10.11.15:31:08 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1697052668535 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1697052668629 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/programs/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/programs/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1697052673878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 22 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697052673878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 15:31:13 2023 " "Processing ended: Wed Oct 11 15:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697052673878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697052673878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697052673878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1697052673878 ""}
