// Seed: 1628789169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  assign module_1._id_3 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_3 = 32'd90
) (
    input  tri  id_0,
    output tri1 _id_1,
    input  tri0 id_2,
    input  tri  _id_3,
    input  wor  id_4,
    output wand id_5
);
  tri0 [-1 'd0 : id_3] id_7;
  timeunit 1ps;
  assign id_7 = -1'h0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_7 = id_0;
  assign id_5 = id_3;
  logic [id_1 : -1] id_8;
endmodule
