module module_0 (
    input [1 : id_1] id_2,
    input logic id_3,
    output [id_2 : id_2] id_4,
    input id_5,
    input logic [id_3 : id_5] id_6,
    output logic [id_1 : id_5] id_7,
    output id_8,
    output logic id_9,
    input logic [id_8 : id_6] id_10,
    output logic id_11,
    input logic id_12,
    input logic id_13,
    input logic id_14,
    input [1 : id_13] id_15,
    input id_16,
    input logic [id_3 : ~  id_6] id_17
);
  logic id_18;
endmodule
