\hypertarget{struct_core_debug___mem_map}{}\section{Core\+Debug\+\_\+\+Mem\+Map Struct Reference}
\label{struct_core_debug___mem_map}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_core_debug___mem_map_a397fcace305424956b7f8af27efa6562}\label{struct_core_debug___mem_map_a397fcace305424956b7f8af27efa6562}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{base\_DHCSR\_Read}\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{base\_DHCSR\_Write}\\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}{base\+\_\+\+D\+C\+R\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}{base\+\_\+\+D\+C\+R\+DR}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}{base\+\_\+\+D\+E\+M\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Core\+Debug -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}\label{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}} 
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+DR@{base\+\_\+\+D\+C\+R\+DR}}
\index{base\+\_\+\+D\+C\+R\+DR@{base\+\_\+\+D\+C\+R\+DR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{base\+\_\+\+D\+C\+R\+DR}{base\_DCRDR}}
{\footnotesize\ttfamily uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+DR}

Debug Core Register Data Register, offset\+: 0x8 \mbox{\Hypertarget{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}\label{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}} 
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+SR@{base\+\_\+\+D\+C\+R\+SR}}
\index{base\+\_\+\+D\+C\+R\+SR@{base\+\_\+\+D\+C\+R\+SR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{base\+\_\+\+D\+C\+R\+SR}{base\_DCRSR}}
{\footnotesize\ttfamily uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+SR}

Debug Core Register Selector Register, offset\+: 0x4 \mbox{\Hypertarget{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}\label{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}} 
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+E\+M\+CR@{base\+\_\+\+D\+E\+M\+CR}}
\index{base\+\_\+\+D\+E\+M\+CR@{base\+\_\+\+D\+E\+M\+CR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{base\+\_\+\+D\+E\+M\+CR}{base\_DEMCR}}
{\footnotesize\ttfamily uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+E\+M\+CR}

Debug Exception and Monitor Control Register, offset\+: 0xC \mbox{\Hypertarget{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}\label{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}} 
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}{base\_DHCSR\_Read}}
{\footnotesize\ttfamily uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}

Debug Halting Control and Status Register, offset\+: 0x0 \mbox{\Hypertarget{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}\label{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}} 
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}{base\_DHCSR\_Write}}
{\footnotesize\ttfamily uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}

Debug Halting Control and Status Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
