 + This project designed a FIFO and built a UVM testbench with functional coverage to track verification quality.
 + Created a Makefile to automate compilation, simulation, and generate an index.html for easy coverage visualization.
 + Tools: QuestaSim.
 + Languages: Verilog, SystemVerilog
![image](https://github.com/user-attachments/assets/c6db1d27-d228-48b1-91d8-e608b82babfb)
