#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Dec 21 11:26:22 2018
# Process ID: 3404
# Log file: C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/planAhead_run_2/planAhead.log
# Journal file: C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -508 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/pa.fromHdl.tcl
# create_project -name LaunchPad -dir "C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/planAhead_run_2" -part xc6slx45fgg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "LaunchPad.ucf" [current_fileset -constrset]
Adding file 'C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/LaunchPad.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_ZERO.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_XOR2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_NOT.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_DFF.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/PNU_CLK_DIV.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/MUX4bit_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/Mux12bit_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_9.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_7.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_11.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_10.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/event_1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_DFF_Ce.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/ToneConverter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/RGB_Handler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/MUX4bit_16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/LED_Handler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/Decoder4bits.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../../../Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/SRAM12bits.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/PriorityEncoder3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/PianoPlay.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/mod_converter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/EventHandler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/encoder_12_to_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/Accumulator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Flowrian/LaunchPad.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top LaunchPad $srcset
# add_files [list {LaunchPad.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45fgg484-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_ZERO.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_XOR2.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR2.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_NOT.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX8.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX4.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_MUX2.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_DFF.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND2.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/PNU_CLK_DIV.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/MUX4bit_4.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/Mux12bit_4.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_9.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_7.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_4.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_3.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_2.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_11.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_10.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/event_1.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR4.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR3.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_DFF_Ce.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND4.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_AND3.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/ToneConverter.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/RGB_Handler.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/register.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/MUX4bit_16.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/LED_Handler.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/Decoder4bits.v" into library work
Analyzing Verilog file "C:/Program Files/System Centroid/Flowrian R7/Library/PNULib/sources/PNU_OR8.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/SRAM12bits.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/PriorityEncoder3.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/PianoPlay.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/mod_converter.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/EventHandler.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/encoder_12_to_4.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/Accumulator.v" into library work
Analyzing Verilog file "C:/Users/cse/Desktop/LaunchPad-Term-Project-/Flowrian/LaunchPad.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/LaunchPad.ucf]
Finished Parsing UCF File [C:/Users/cse/Desktop/LaunchPad-Term-Project-/ISE/LaunchPad/LaunchPad.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 70ed0108
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 529.246 ; gain = 98.258
update_compile_order -fileset sim_1
startgroup
set_property package_pin AB16 [get_ports CLK]
endgroup
startgroup
set_property package_pin W14 [get_ports RST]
endgroup
startgroup
set_property package_pin W3 [get_ports Dip_6]
endgroup
startgroup
set_property package_pin W1 [get_ports Dip_7]
endgroup
startgroup
set_property package_pin T4 [get_ports Dip_8]
endgroup
startgroup
set_property package_pin K8 [get_ports led_1]
endgroup
set_property package_pin "" [get_ports [list  led_1_B]]
startgroup
set_property package_pin M4 [get_ports led_2]
endgroup
startgroup
set_property package_pin M6 [get_ports led_3]
endgroup
startgroup
set_property package_pin M8 [get_ports led_4]
endgroup
startgroup
set_property package_pin L6 [get_ports led_5]
endgroup
startgroup
set_property package_pin M5 [get_ports led_6]
endgroup
startgroup
set_property package_pin M7 [get_ports led_7]
endgroup
startgroup
set_property package_pin N4 [get_ports led_8]
endgroup
startgroup
set_property package_pin U3 [get_ports led_1_B]
endgroup
set_property package_pin "" [get_ports [list  led_1_R]]
startgroup
set_property package_pin T1 [get_ports led_1_G]
endgroup
startgroup
set_property package_pin T2 [get_ports led_1_R]
endgroup
startgroup
set_property package_pin V2 [get_ports led_2_B]
endgroup
startgroup
set_property package_pin V3 [get_ports led_2_G]
endgroup
startgroup
set_property package_pin U1 [get_ports led_2_R]
endgroup
startgroup
set_property package_pin M6 [get_ports led_3]
endgroup
startgroup
set_property package_pin P1 [get_ports led_3_B]
endgroup
startgroup
set_property package_pin P2 [get_ports led_3_G]
endgroup
startgroup
set_property package_pin P3 [get_ports led_3_R]
endgroup
startgroup
set_property package_pin T3 [get_ports led_4_B]
endgroup
startgroup
set_property package_pin R1 [get_ports led_4_G]
endgroup
save_constraints
