	component intro_qsys is
		port (
			altpll_0_c2_clk               : out   std_logic;                                        -- clk
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			gpio_0_conduit_end_export     : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			gpio_lcd_0_conduit_end_export : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			lcd_0_conduit_end_d_c_n       : out   std_logic;                                        -- d_c_n
			lcd_0_conduit_end_write_n     : out   std_logic;                                        -- write_n
			lcd_0_conduit_end_databus     : out   std_logic_vector(15 downto 0);                    -- databus
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_wire_addr    : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controller_wire_ba      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_wire_cas_n   : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke     : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n    : out   std_logic;                                        -- cs_n
			sdram_controller_wire_dq      : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm     : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_wire_ras_n   : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n    : out   std_logic                                         -- we_n
		);
	end component intro_qsys;

