vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf
design_name = RISCV
instance = comp, \clk~I\, clk, RISCV, 1
instance = comp, \reset_n~I\, reset_n, RISCV, 1
