{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587502721696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587502721712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 21:58:41 2020 " "Processing started: Tue Apr 21 21:58:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587502721712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587502721712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aulaPsdAlarme -c aulaPsdAlarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off aulaPsdAlarme -c aulaPsdAlarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587502721712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1587502723368 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement aulaPsdAlarme.vhd(16) " "VHDL syntax error at aulaPsdAlarme.vhd(16) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751287 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"(\", or \"'\", or \".\" aulaPsdAlarme.vhd(18) " "VHDL syntax error at aulaPsdAlarme.vhd(18) near text \"and\";  expecting \"(\", or \"'\", or \".\"" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement aulaPsdAlarme.vhd(20) " "VHDL syntax error at aulaPsdAlarme.vhd(20) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" aulaPsdAlarme.vhd(22) " "VHDL syntax error at aulaPsdAlarme.vhd(22) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aulapsdalarme.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aulapsdalarme.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751291 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement master_mind.vhd(12) " "VHDL syntax error at master_mind.vhd(12) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751295 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" master_mind.vhd(14) " "VHDL syntax error at master_mind.vhd(14) near text \"then\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751295 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(17) " "VHDL syntax error at master_mind.vhd(17) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement master_mind.vhd(20) " "VHDL syntax error at master_mind.vhd(20) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" master_mind.vhd(20) " "VHDL syntax error at master_mind.vhd(20) near text \"then\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(23) " "VHDL syntax error at master_mind.vhd(23) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement master_mind.vhd(26) " "VHDL syntax error at master_mind.vhd(26) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" master_mind.vhd(26) " "VHDL syntax error at master_mind.vhd(26) near text \"then\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(29) " "VHDL syntax error at master_mind.vhd(29) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement master_mind.vhd(32) " "VHDL syntax error at master_mind.vhd(32) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" master_mind.vhd(32) " "VHDL syntax error at master_mind.vhd(32) near text \"then\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751296 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(35) " "VHDL syntax error at master_mind.vhd(35) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751297 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement master_mind.vhd(38) " "VHDL syntax error at master_mind.vhd(38) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751297 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" master_mind.vhd(38) " "VHDL syntax error at master_mind.vhd(38) near text \"then\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751297 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(41) " "VHDL syntax error at master_mind.vhd(41) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751297 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" master_mind.vhd(44) " "VHDL syntax error at master_mind.vhd(44) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_mind.vhd 0 0 " "Found 0 design units, including 0 entities, in source file master_mind.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751298 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement Beep.vhd(10) " "VHDL syntax error at Beep.vhd(10) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751310 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" Beep.vhd(12) " "VHDL syntax error at Beep.vhd(12) near text \"and\";  expecting \"<=\"" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751311 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Beep.vhd(12) " "VHDL syntax error at Beep.vhd(12) near text \";\";  expecting \"<=\"" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751311 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Beep.vhd(14) " "VHDL syntax error at Beep.vhd(14) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751311 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Beep.vhd(16) " "VHDL syntax error at Beep.vhd(16) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 0 0 " "Found 0 design units, including 0 entities, in source file beep.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751311 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "Beep work beep_clock.vhd(4) " "VHDL Primary Unit Declaration error at beep_clock.vhd(4): primary unit \"Beep\" already exists in library \"work\"" {  } { { "beep_clock.vhd" "" { Text "C:/altera/15.0/PSD/beep_clock.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587502751325 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Beep Beep.vhd(4) " "HDL error at Beep.vhd(4): see declaration for object \"Beep\"" {  } { { "Beep.vhd" "" { Text "C:/altera/15.0/PSD/Beep.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587502751325 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" beep_clock.vhd(20) " "VHDL syntax error at beep_clock.vhd(20) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "beep_clock.vhd" "" { Text "C:/altera/15.0/PSD/beep_clock.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep_clock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file beep_clock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751326 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" jogogalo.vhd(5) " "VHDL syntax error at jogogalo.vhd(5) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "jogogalo.vhd" "" { Text "C:/altera/15.0/PSD/jogogalo.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751340 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement jogogalo.vhd(39) " "VHDL syntax error at jogogalo.vhd(39) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "jogogalo.vhd" "" { Text "C:/altera/15.0/PSD/jogogalo.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751341 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" jogogalo.vhd(61) " "VHDL syntax error at jogogalo.vhd(61) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "jogogalo.vhd" "" { Text "C:/altera/15.0/PSD/jogogalo.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogogalo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file jogogalo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751341 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" Tetris.vhd(5) " "VHDL syntax error at Tetris.vhd(5) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Tetris.vhd" "" { Text "C:/altera/15.0/PSD/Tetris.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751353 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Tetris.vhd(20) " "VHDL syntax error at Tetris.vhd(20) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Tetris.vhd" "" { Text "C:/altera/15.0/PSD/Tetris.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tetris.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751354 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muv.v " "Can't analyze file -- file muv.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1587502751364 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_example.v " "Can't analyze file -- file testbench_example.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1587502751372 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting an identifier ADN.vhd(5) " "VHDL syntax error at ADN.vhd(5) near text \"is\";  expecting an identifier" {  } { { "ADN.vhd" "" { Text "C:/altera/15.0/PSD/ADN.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ADN.vhd(17) " "VHDL syntax error at ADN.vhd(17) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "ADN.vhd" "" { Text "C:/altera/15.0/PSD/ADN.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1587502751376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587502751376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 35 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 35 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587502751733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 21:59:11 2020 " "Processing ended: Tue Apr 21 21:59:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587502751733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587502751733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587502751733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587502751733 ""}
