/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [13:0] _04_;
  wire [19:0] _05_;
  reg [3:0] _06_;
  reg [6:0] _07_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire [18:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [8:0] celloutsig_0_62z;
  wire [9:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_13z ? celloutsig_0_9z : celloutsig_0_14z;
  assign celloutsig_1_3z = in_data[190] ? in_data[100] : in_data[113];
  assign celloutsig_0_26z = celloutsig_0_20z[0] ? celloutsig_0_12z[0] : celloutsig_0_21z;
  assign celloutsig_0_47z = ~celloutsig_0_37z;
  assign celloutsig_1_4z = ~in_data[111];
  assign celloutsig_0_8z = ~celloutsig_0_3z;
  assign celloutsig_0_32z = ~((_00_ | celloutsig_0_0z[1]) & celloutsig_0_21z);
  assign celloutsig_0_4z = ~((in_data[54] | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_46z = ~((_01_ | celloutsig_0_19z) & celloutsig_0_19z);
  assign celloutsig_0_58z = ~((celloutsig_0_40z | celloutsig_0_24z[4]) & celloutsig_0_29z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[2] | celloutsig_0_4z) & celloutsig_0_0z[0]);
  assign celloutsig_1_18z = ~((celloutsig_1_14z[2] | celloutsig_1_5z) & celloutsig_1_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_10z[0] | celloutsig_1_5z) & celloutsig_1_0z[2]);
  assign celloutsig_0_11z = ~((celloutsig_0_3z | celloutsig_0_9z) & celloutsig_0_8z);
  assign celloutsig_0_40z = celloutsig_0_26z | ~(celloutsig_0_15z[1]);
  assign celloutsig_0_45z = celloutsig_0_21z | ~(celloutsig_0_44z[2]);
  assign celloutsig_0_42z = celloutsig_0_21z | celloutsig_0_13z;
  assign celloutsig_1_5z = _02_ | in_data[171];
  assign celloutsig_0_14z = celloutsig_0_4z | celloutsig_0_1z[3];
  assign celloutsig_0_16z = celloutsig_0_0z[2] | celloutsig_0_2z;
  assign celloutsig_0_30z = celloutsig_0_16z | celloutsig_0_4z;
  reg [13:0] _29_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 14'h0000;
    else _29_ <= { celloutsig_0_5z[15:3], celloutsig_0_11z };
  assign { _04_[13:6], _01_, _04_[4:0] } = _29_;
  reg [19:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 20'h00000;
    else _30_ <= in_data[146:127];
  assign { _05_[19:12], _02_, _05_[10:0] } = _30_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 4'h0;
    else _06_ <= in_data[39:36];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_24z[4:3], _06_, celloutsig_0_19z };
  reg [16:0] _33_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 17'h00000;
    else _33_ <= { celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_18z };
  assign { _03_[16:9], _00_, _03_[7:0] } = _33_;
  assign celloutsig_0_3z = { celloutsig_0_1z[1], celloutsig_0_1z } === { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_24z } === { celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_8z, _07_, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_11z = in_data[170:163] === { celloutsig_1_10z[8:2], celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z[2:1] } === { in_data[56:53], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_27z = { in_data[60:55], celloutsig_0_7z, celloutsig_0_17z } > { in_data[46], celloutsig_0_9z, celloutsig_0_19z, _06_, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_6z = ! { _05_[16:12], _02_, _05_[10:7], celloutsig_1_5z };
  assign celloutsig_0_13z = ! { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_28z = ! { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_39z = in_data[14:10] || { in_data[41:39], celloutsig_0_13z, celloutsig_0_32z };
  assign celloutsig_0_55z = { _03_[1:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_52z } || { celloutsig_0_52z[1], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_42z };
  assign celloutsig_0_59z = { _06_[3], celloutsig_0_38z, celloutsig_0_12z } || { celloutsig_0_12z[11:1], celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_7z, celloutsig_0_58z, celloutsig_0_40z, celloutsig_0_58z };
  assign celloutsig_0_60z = celloutsig_0_54z[12:4] || { celloutsig_0_47z, _07_, celloutsig_0_7z };
  assign celloutsig_1_8z = celloutsig_1_7z[7:1] || in_data[164:158];
  assign celloutsig_0_21z = { celloutsig_0_3z, celloutsig_0_17z } || { celloutsig_0_20z[5:4], _06_ };
  assign celloutsig_0_23z = { celloutsig_0_12z[10:7], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z, _06_ } || { celloutsig_0_12z[6:1], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_5z[9:8], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_18z } || { celloutsig_0_24z[3:0], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_38z = { _06_[2:0], celloutsig_0_11z, celloutsig_0_29z } * { celloutsig_0_5z[20:19], celloutsig_0_22z };
  assign celloutsig_0_20z = { celloutsig_0_5z[5:2], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z } * { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_20z[3:2], celloutsig_0_13z } * celloutsig_0_12z[10:8];
  assign celloutsig_0_35z = celloutsig_0_18z[5:0] != _03_[5:0];
  assign celloutsig_0_64z = { _03_[14:9], _00_, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_58z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_60z } != { celloutsig_0_62z[5], celloutsig_0_62z[8:1], 1'h1, celloutsig_0_41z };
  assign celloutsig_0_19z = { celloutsig_0_12z[11:5], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_13z } !== { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, _06_, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[52:31] !== in_data[93:72];
  assign celloutsig_0_41z = { celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_33z } | { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_44z = { celloutsig_0_5z[19:12], celloutsig_0_40z, celloutsig_0_2z, celloutsig_0_26z } | { in_data[8:4], celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_52z = { celloutsig_0_44z[10:8], celloutsig_0_7z } | { _04_[10:8], celloutsig_0_47z };
  assign celloutsig_0_57z = celloutsig_0_12z[2:0] | in_data[23:21];
  assign celloutsig_0_63z = { celloutsig_0_2z, _06_, celloutsig_0_46z, celloutsig_0_1z } | { celloutsig_0_55z, celloutsig_0_59z, celloutsig_0_46z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_40z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:3], celloutsig_1_5z, celloutsig_1_1z } | { _05_[19:14], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_1z[5:4], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } | { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = { celloutsig_0_0z[0], celloutsig_0_0z } | in_data[59:56];
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, _06_, celloutsig_0_0z } | { celloutsig_0_5z[7:0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z } | celloutsig_0_12z[7:3];
  assign celloutsig_1_9z = | celloutsig_1_7z[9:6];
  assign celloutsig_0_7z = | { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_12z = | { _05_[17], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[86:84] <<< in_data[90:88];
  assign celloutsig_0_5z = { in_data[70:58], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z } <<< { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_54z = { celloutsig_0_5z[21:13], celloutsig_0_30z, celloutsig_0_52z, celloutsig_0_24z } <<< { celloutsig_0_46z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_37z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[189:187], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_1z[2:1], celloutsig_0_7z } <<< celloutsig_0_5z[21:19];
  assign celloutsig_0_24z = { celloutsig_0_5z[7:6], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z } <<< { celloutsig_0_22z[2:1], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z } ~^ { celloutsig_0_1z[3:1], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[137:135] ^ in_data[163:161];
  assign celloutsig_1_10z = { in_data[180:163], celloutsig_1_4z } ^ { celloutsig_1_1z[5:2], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign { celloutsig_0_62z[3], celloutsig_0_62z[8], celloutsig_0_62z[2], celloutsig_0_62z[7], celloutsig_0_62z[1], celloutsig_0_62z[6:4] } = { celloutsig_0_57z[2], celloutsig_0_57z[2:1], celloutsig_0_57z[1:0], celloutsig_0_57z[0], celloutsig_0_14z, celloutsig_0_2z } ~^ { celloutsig_0_52z[2], celloutsig_0_33z, celloutsig_0_52z[1], celloutsig_0_15z[2], celloutsig_0_52z[0], celloutsig_0_15z[1:0], celloutsig_0_52z[3] };
  assign _03_[8] = _00_;
  assign _04_[5] = _01_;
  assign _05_[11] = _02_;
  assign celloutsig_0_62z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
