`timescale 1ns / 1ps
`default_nettype none

/*-------------------------------------------------------------------------------------------------------------------
-- 
-- 
-- #       #######                                                 #                                               
-- #                                                               #                                               
-- #                                                               #                                               
-- ############### ############### ############### ############### ############### ############### ############### 
-- #             #               # #                             # #             #               # #               
-- #             # ############### #               ############### #             # ############### ############### 
-- #             # #             # #               #             # #             # #             #               # 
-- #             # ############### #               ############### ############### ############### ############### 
--                                                                                                                 
--         ####### ####### ####### #######                                         ############### ############### 
--                                                                                 #               #             # 
--                                                                                 #   ########### #             # 
--                                                                                 #             # #             # 
-- https://github.com/andykarpov/karabas-go                                        ############### ############### 
--
-- FPGA Test core for Karabas-Go
--
-- @author Andy Karpov <andy.karpov@gmail.com>
-- Ukraine, 2023
------------------------------------------------------------------------------------------------------------------*/

module karabas_go_top (
   //---------------------------
   input wire CLK_50MHZ,

	//---------------------------
	inout wire UART_RX,
	inout wire UART_TX,
	inout wire UART_CTS,
	inout wire ESP_RESET_N,
	inout wire ESP_BOOT_N,
	
   //---------------------------
   output wire [20:0] MA,
   inout wire [15:0] MD,
   output wire [1:0] MWR_N,
   output wire [1:0] MRD_N,

   //---------------------------
	output wire [1:0] SDR_BA,
	output wire [12:0] SDR_A,
	output wire SDR_CLK,
	output wire [1:0] SDR_DQM,
	output wire SDR_WE_N,
	output wire SDR_CAS_N,
	output wire SDR_RAS_N,
	inout wire [15:0] SDR_DQ,

   //---------------------------
   output wire SD_CS_N,
   output wire SD_CLK,
   inout wire SD_DI,
   inout wire SD_DO,
	input wire SD_DET_N,

   //---------------------------
   output wire [7:0] VGA_R,
   output wire [7:0] VGA_G,
   output wire [7:0] VGA_B,
   output wire VGA_HS,
   output wire VGA_VS,
	output wire V_CLK,
	
	//---------------------------
	output wire FT_SPI_CS_N,
	output wire FT_SPI_SCK,
	input wire FT_SPI_MISO,
	output wire FT_SPI_MOSI,
	input wire FT_INT_N,
	input wire FT_CLK,
	output wire FT_OE_N,

	//---------------------------
	output wire [2:0] WA,
	output wire [1:0] WCS_N,
	output wire WRD_N,
	output wire WWR_N,
	output wire WRESET_N,
	inout wire [15:0] WD,
	
	//---------------------------
	input wire FDC_INDEX,
	output wire [1:0] FDC_DRIVE,
	output wire FDC_MOTOR,
	output wire FDC_DIR,
	output wire FDC_STEP,
	output wire FDC_WDATA,
	output wire FDC_WGATE,
	input wire FDC_TR00,
	input wire FDC_WPRT,
	input wire FDC_RDATA,
	output wire FDC_SIDE_N,

   //---------------------------	
	output wire TAPE_OUT,
	input wire TAPE_IN,
	output wire BEEPER,
	
	//---------------------------
	output wire DAC_LRCK,
   output wire DAC_DAT,
   output wire DAC_BCK,
   output wire DAC_MUTE,
	
	//---------------------------
	input wire MCU_CS_N,
	input wire MCU_SCK,
	inout wire MCU_MOSI,
	output wire MCU_MISO	
   );


   wire mode, vga;

   wire [5:0] r_to_vga, g_to_vga, b_to_vga;
   wire hsync_to_vga, vsync_to_vga, csync_to_vga;
	wire hsync_aux;
   
   wire memtest_init_fast, memtest_init_slow, memtest_progress, memtest_result;
   wire sdtest_init, sdtest_progress, sdtest_result;
   wire flashtest_init, flashtest_progress, flashtest_result;
   wire sdramtest_init, sdramtest_progress, sdramtest_result;
   wire hidetextwindow;
   
   wire [7:0] earcode;
   wire [2:0] mousebutton;  // M R L
   wire mousetest_init;
   
   wire [15:0] flash_vendor_id;
   
   wire master_reset;

	wire [11:0] joy_l; // -- MXYZ SACB RLDU
	wire [11:0] joy_r;  // -- MXYZ SACB RLDU
   
   wire clk100, clk14, clk7;
   wire clocks_ready;
   
   relojes los_relojes (
    .CLK_IN1(CLK_50MHZ),
    .CLK_OUT1(clk100),
    .CLK_OUT2(clk14),
    .CLK_OUT3(clk7),
    .locked(clocks_ready)
    );

   wire [56:0] dna;

   get_dna dna_fpga (
      .clk(clk7),
      .dna(dna)
   );

   switch_mode teclas (
      .clk(clk7),

      .kbd_status(hid_kb_status),
      .kbd_data(hid_kb_data),

      .mode(mode),
      .vga(vga),
      .memtestf(memtest_init_fast),
      .memtests(memtest_init_slow),
      .sdtest(sdtest_init),
      .flashtest(flashtest_init),
      .mousetest(mousetest_init),
      .sdramtests(sdramtest_init),
      .hidetextwindow(hidetextwindow),
      .master_reset()
   );

ramtest16b test_de_ram (
      .clk(clk100),
      .hold(~clocks_ready),
      .rstf(memtest_init_fast),
      .rsts(memtest_init_slow),
      .sram_a(MA),
      .sram_d(MD),
      .sram_we_n(MWR_N),
      .sram_rd_n(MRD_N),
      .test_in_progress(memtest_progress),
      .test_result(memtest_result)
   );

   sdtest test_slot_sd (
      .clk(clk7),
      .rst(sdtest_init),
      .spi_clk(SD_CLK),
      .spi_di(SD_DI),
      .spi_do(SD_DO),
      .spi_cs(SD_CS_N),
      .test_in_progress(sdtest_progress),
      .test_result(sdtest_result)
   );

   wire flash_clk, flash_mosi, flash_miso, flash_cs_n; // todo

   flashtest test_spi_flash (
      .clk(clk7),
      .rst(flashtest_init),
      .spi_clk(flash_clk),
      .spi_di(flash_mosi),
      .spi_do(flash_miso),
      .spi_cs(flash_cs_n),
      .test_in_progress(flashtest_progress),
      .test_result(flashtest_result),
      .vendor_code_hex(flash_vendor_id)
   );

   eartest test_ear (
      .clk(clk7),
      .ear(~TAPE_IN),
      .vs(vsync_to_vga),
      .code(earcode)
   );

   assign mousebutton = ms_b;

/*   mousetest test_raton (
      .clk(clk7),
      .rst(mousetest_init),
      .ps2clk(mouseclk),
      .ps2data(mousedata),
      .botones(mousebutton)
   );*/

  sdramtest test_sdram (
    .clk(clk100),
    .rst(sdramtest_init),
    .pll_locked(clocks_ready),
    .test_in_progress(sdramtest_progress),
    .test_result(sdramtest_result),
    .sdram_clk(SDR_CLK),          // seales validas en flanco de suida de CK
    .sdram_cke(),
    .sdram_dqmh_n(SDR_DQM[1]),      // mascara para byte alto o bajo
    .sdram_dqml_n(SDR_DQM[0]),      // durante operaciones de escritura
    .sdram_addr(SDR_A), // pag.14. row=[12:0], col=[8:0]. A10=1 significa precharge all.
    .sdram_ba(SDR_BA),    // banco al que se accede
    .sdram_cs_n(),
    .sdram_we_n(SDR_WE_N),
    .sdram_ras_n(SDR_RAS_N),
    .sdram_cas_n(SDR_CAS_N),
    .sdram_dq(SDR_DQ)    
   );

   updater mensajes (
     .clk(clk7),
     .mode(mode),
     .vga(vga),
     
     .dna(dna),
     .memtest_progress(memtest_progress),
     .memtest_result(memtest_result),
     .joystick1(8'b00000000),
     .joystick2(8'b00000000),
	  .joy1md(joy_l), // -- MXYZ SACB RLDU  Negative Logic
	  .joy2md(joy_r), // -- MXYZ SACB RLDU  Negative Logic
     .earcode(earcode),
     .sdtest_progress(sdtest_progress),
     .sdtest_result(sdtest_result),
     .flashtest_progress(flashtest_progress),
     .flashtest_result(flashtest_result),
     .flash_vendor_id(flash_vendor_id),
     .sdramtest_progress(sdramtest_progress),
     .sdramtest_result(sdramtest_result),
     .mousebutton(mousebutton),
     .hidetextwindow(hidetextwindow),
     
     .r(r_to_vga),
     .g(g_to_vga),
     .b(b_to_vga),
     .hsync(hsync_to_vga),
     .vsync(vsync_to_vga),
     .csync(csync_to_vga)
     );

   vga_scandoubler #(.CLKVIDEO(7000)) modo_vga (
      .clkvideo(clk7),
      .clkvga(clk14),
      .enable_scandoubling(vga),
      .disable_scaneffect(1'b0),
      .ri(r_to_vga),
      .gi(g_to_vga),
      .bi(b_to_vga),
      .hsync_ext_n(hsync_to_vga),
      .vsync_ext_n(vsync_to_vga),
      .csync_ext_n(csync_to_vga),
      .ro(VGA_R),
      .go(VGA_G),
      .bo(VGA_B),
      .hsync(VGA_HS),
      .vsync(VGA_VS)
   );
   
   audio_test audio (
      .clk(clk14),
      .left(audio_out_l),
      .right(audio_out_r),
      .led()
   );

//---------- MCU ------------

wire [2:0] ms_b;
wire [7:0] hid_kb_status, hid_kb_data;
wire [15:0] softsw_command;
wire mcu_busy;

mcu mcu(
	.CLK(clk14),
	.N_RESET(~clocks_ready),
	
	.MCU_MOSI(MCU_MOSI),
	.MCU_MISO(MCU_MISO),
	.MCU_SCK(MCU_SCK),
	.MCU_SS(MCU_CS_N),
	
	.MS_X(),
	.MS_Y(),
	.MS_Z(),
	.MS_B(ms_b),
	.MS_UPD(),
	
	.KB_STATUS(hid_kb_status),
	.KB_DAT0(hid_kb_data),
	.KB_DAT1(),
	.KB_DAT2(),
	.KB_DAT3(),
	.KB_DAT4(),
	.KB_DAT5(),
	
	.JOY_L(joy_l),
	.JOY_R(joy_r),
	.JOY_USB(),
	
	.RTC_A(),
	.RTC_DI(8'b00000000),
	.RTC_DO(),
	.RTC_CS(1'b1),
	.RTC_WR_N(1'b1),
	
	.ROMLOADER_ACTIVE(),
	.ROMLOAD_ADDR(),
	.ROMLOAD_DATA(),
	.ROMLOAD_WR(),
	
	.SOFTSW_COMMAND(softsw_command),	
	.OSD_COMMAND(),
	
	.BUSY(mcu_busy)
);

//---------- Soft switches ------------

wire kb_reset;

soft_switches soft_switches(
	.CLK(clk14),
	.SOFTSW_COMMAND(softsw_command),
	.RESET(kb_reset)
);

assign master_reset = kb_reset | mcu_busy;


//---------- DAC ------------

wire [15:0] audio_out_l, audio_out_r;

PCM5102 PCM5102(
	.clk(clk14),
	.left(audio_out_l),
	.right(audio_out_r),
	.din(DAC_DAT),
	.bck(DAC_BCK),
	.lrck(DAC_LRCK)
);
assign DAC_MUTE = 1'b1; // soft mute, 0 = mute, 1 = unmute

ODDR2 ODDR2_inst
(
	.Q(V_CLK),
	.C0(clk14),
	.C1(~clk14),
	.CE(1'b1),
	.D0(1'b1),
	.D1(1'b0),
	.R(1'b0),
	.S(1'b0)
);

    assign UART_CTS = 1'b1;
    assign ESP_RESET_N = 1'bZ;
    assign ESP_BOOT_N = 1'bZ;
//    assign V_CLK = clk14;

    assign FT_SPI_CS_N = 1'b1;
    assign FT_SPI_SCK = 1'b1;
    assign FT_SPI_MOSI = 1'b1;
    assign FT_OE_N = 1'b1;
    assign WA = 3'b0;
    assign WCS_N = 2'b1;
    assign WRD_N = 1'b1;
    assign WWR_N = 1'b1;
    assign WRESET_N = 1'b1;

    assign FDC_DRIVE = 2'b0;
    assign FDC_MOTOR = 1'b0;
    assign FDC_DIR = 1'b0;
    assign FDC_STEP = 1'b0;
    assign FDC_WDATA = 1'b0;
    assign FDC_WGATE = 1'b0;
    assign FDC_SIDE_N = 1'b1;
    
    assign TAPE_OUT = 1'b0;
    assign BEEPER = 1'b0;

endmodule
