<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_out_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_out_dp.v</a>
time_elapsed: 0.035s
ram usage: 10680 KB
</pre>
<pre class="log">

module fpu_out_dp (
	dest_rdy,
	req_thread,
	div_exc_out,
	d8stg_fdivd,
	d8stg_fdivs,
	div_sign_out,
	div_exp_out,
	div_frac_out,
	mul_exc_out,
	m6stg_fmul_dbl_dst,
	m6stg_fmuls,
	mul_sign_out,
	mul_exp_out,
	mul_frac_out,
	add_exc_out,
	a6stg_fcmpop,
	add_cc_out,
	add_fcc_out,
	a6stg_dbl_dst,
	a6stg_sng_dst,
	a6stg_long_dst,
	a6stg_int_dst,
	add_sign_out,
	add_exp_out,
	add_frac_out,
	rclk,
	fp_cpx_data_ca,
	se,
	si,
	so
);
	input [2:0] dest_rdy;
	input [1:0] req_thread;
	input [4:0] div_exc_out;
	input d8stg_fdivd;
	input d8stg_fdivs;
	input div_sign_out;
	input [10:0] div_exp_out;
	input [51:0] div_frac_out;
	input [4:0] mul_exc_out;
	input m6stg_fmul_dbl_dst;
	input m6stg_fmuls;
	input mul_sign_out;
	input [10:0] mul_exp_out;
	input [51:0] mul_frac_out;
	input [4:0] add_exc_out;
	input a6stg_fcmpop;
	input [1:0] add_cc_out;
	input [1:0] add_fcc_out;
	input a6stg_dbl_dst;
	input a6stg_sng_dst;
	input a6stg_long_dst;
	input a6stg_int_dst;
	input add_sign_out;
	input [10:0] add_exp_out;
	input [63:0] add_frac_out;
	input rclk;
	output [144:0] fp_cpx_data_ca;
	input se;
	input si;
	output so;
	wire [63:0] add_out;
	wire [63:0] mul_out;
	wire [63:0] div_out;
	wire [7:0] fp_cpx_data_ca_84_77_in;
	wire [76:0] fp_cpx_data_ca_76_0_in;
	wire [7:0] fp_cpx_data_ca_84_77;
	wire [76:0] fp_cpx_data_ca_76_0;
	wire [144:0] fp_cpx_data_ca;
	wire se_l;
	assign se_l = ~se;
	clken_buf ckbuf_out_dp(
		.clk(clk),
		.rclk(rclk),
		.enb_l(1&#39;b0),
		.tmb_l(se_l)
	);
	assign add_out[63:0] = (((({64 {a6stg_dbl_dst}} &amp; {add_sign_out, add_exp_out[10:0], add_frac_out[62:11]}) | ({64 {a6stg_sng_dst}} &amp; {add_sign_out, add_exp_out[7:0], add_frac_out[62:40], 32&#39;b0})) | ({64 {a6stg_long_dst}} &amp; add_frac_out[63:0])) | ({64 {a6stg_int_dst}} &amp; {add_frac_out[63:32], 32&#39;b0}));
	assign mul_out[63:0] = (({64 {m6stg_fmul_dbl_dst}} &amp; {mul_sign_out, mul_exp_out[10:0], mul_frac_out[51:0]}) | ({64 {m6stg_fmuls}} &amp; {mul_sign_out, mul_exp_out[7:0], mul_frac_out[51:29], 32&#39;b0}));
	assign div_out[63:0] = (({64 {d8stg_fdivd}} &amp; {div_sign_out, div_exp_out[10:0], div_frac_out[51:0]}) | ({64 {d8stg_fdivs}} &amp; {div_sign_out, div_exp_out[7:0], div_frac_out[51:29], 32&#39;b0}));
	assign fp_cpx_data_ca_84_77_in[7:0] = ({8 {|dest_rdy}} &amp; {1&#39;b1, 4&#39;b1000, 1&#39;b0, req_thread[1:0]});
	assign fp_cpx_data_ca_76_0_in[76:0] = ((({77 {dest_rdy[2]}} &amp; {div_exc_out[4:0], 8&#39;b0, div_out[63:0]}) | ({77 {dest_rdy[1]}} &amp; {mul_exc_out[4:0], 8&#39;b0, mul_out[63:0]})) | ({77 {dest_rdy[0]}} &amp; {add_exc_out[4:0], 2&#39;b0, a6stg_fcmpop, add_cc_out[1:0], add_fcc_out[1:0], 1&#39;b0, add_out[63:0]}));
	dff_s #(8) i_fp_cpx_data_ca_84_77(
		.din(fp_cpx_data_ca_84_77_in[7:0]),
		.clk(clk),
		.q(fp_cpx_data_ca_84_77[7:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(77) i_fp_cpx_data_ca_76_0(
		.din(fp_cpx_data_ca_76_0_in[76:0]),
		.clk(clk),
		.q(fp_cpx_data_ca_76_0[76:0]),
		.se(se),
		.si(),
		.so()
	);
	assign fp_cpx_data_ca[144:0] = {fp_cpx_data_ca_84_77[7:3], 3&#39;b0, fp_cpx_data_ca_84_77[2:0], 57&#39;b0, fp_cpx_data_ca_76_0[76:0]};
endmodule

</pre>
</body>