 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : multn_NBITS8
Version: G-2012.06-SP2
Date   : Tue Oct 30 13:31:26 2012
****************************************

Operating Conditions: nom_pvt   Library: c35_CORELIB
Wire Load Model Mode: enclosed

  Startpoint: b_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  multn_NBITS8       10k                   c35_CORELIB

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_reg_reg[1]/C (DFC1)                    0.00       0.00 r
  b_reg_reg[1]/Q (DFC1)                    0.71       0.71 f
  U189/Q (NOR20)                           0.50       1.21 r
  U85/Q (INV3)                             0.09       1.30 f
  U191/Q (NOR20)                           0.50       1.79 r
  U84/Q (INV3)                             0.09       1.88 f
  U193/Q (NOR20)                           0.35       2.24 r
  U120/Q (INV3)                            0.11       2.35 f
  U195/Q (NOR20)                           0.53       2.87 r
  U197/Q (NAND20)                          0.41       3.29 f
  U200/Q (NOR20)                           0.36       3.64 r
  U201/Q (XOR20)                           0.44       4.08 r
  U112/Q (AOI221)                          0.20       4.28 f
  U110/Q (NAND22)                          0.28       4.57 r
  U87/Q (NOR40)                            0.29       4.86 f
  U86/Q (INV3)                             0.16       5.01 r
  U92/Q (NOR40)                            0.40       5.41 f
  U23/Q (OAI212)                           0.33       5.74 r
  U135/Q (AOI211)                          0.17       5.91 f
  U134/Q (NOR21)                           0.16       6.08 r
  state_reg_reg[0]/D (DFC3)                0.00       6.08 r
  data arrival time                                   6.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  state_reg_reg[0]/C (DFC3)                0.00      10.00 r
  library setup time                       0.00      10.00
  data required time                                 10.00
  -----------------------------------------------------------
  data required time                                 10.00
  data arrival time                                  -6.08
  -----------------------------------------------------------
  slack (MET)                                         3.92


