Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 26 12:50:39 2024
| Host         : DESKTOP-K2CAF5A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/clk_10_1_0/inst/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.214        0.000                      0                   25        0.280        0.000                      0                   25        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in1_0                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       95.214        0.000                      0                   25        0.280        0.000                      0                   25       49.500        0.000                       0                    27  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.214ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.828ns (17.856%)  route 3.809ns (82.144%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.402     3.636    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.760 r  design_1_i/clk_10_1_0/inst/count[23]_i_1/O
                         net (fo=1, routed)           0.000     3.760    design_1_i/clk_10_1_0/inst/count_0[23]
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    98.516    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[23]/C
                         clock pessimism              0.577    99.093    
                         clock uncertainty           -0.149    98.943    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.031    98.974    design_1_i/clk_10_1_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         98.974    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                 95.214    

Slack (MET) :             95.386ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.543%)  route 3.637ns (81.457%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.230     3.464    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.588 r  design_1_i/clk_10_1_0/inst/count[21]_i_1/O
                         net (fo=1, routed)           0.000     3.588    design_1_i/clk_10_1_0/inst/count_0[21]
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    98.516    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[21]/C
                         clock pessimism              0.577    99.093    
                         clock uncertainty           -0.149    98.943    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.031    98.974    design_1_i/clk_10_1_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         98.974    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 95.386    

Slack (MET) :             95.402ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.856ns (19.050%)  route 3.637ns (80.950%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.230     3.464    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I1_O)        0.152     3.616 r  design_1_i/clk_10_1_0/inst/count[22]_i_1/O
                         net (fo=1, routed)           0.000     3.616    design_1_i/clk_10_1_0/inst/count_0[22]
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    98.516    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[22]/C
                         clock pessimism              0.577    99.093    
                         clock uncertainty           -0.149    98.943    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.075    99.018    design_1_i/clk_10_1_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 95.402    

Slack (MET) :             95.537ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.828ns (19.193%)  route 3.486ns (80.807%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.079     3.313    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.437 r  design_1_i/clk_10_1_0/inst/count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.437    design_1_i/clk_10_1_0/inst/count_0[17]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.498    98.518    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[17]/C
                         clock pessimism              0.577    99.095    
                         clock uncertainty           -0.149    98.945    
    SLICE_X62Y67         FDCE (Setup_fdce_C_D)        0.029    98.974    design_1_i/clk_10_1_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         98.974    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 95.537    

Slack (MET) :             95.544ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 2.181ns (50.024%)  route 2.179ns (49.976%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.613    -0.883    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          1.330     0.866    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X63Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     1.621 r  design_1_i/clk_10_1_0/inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    design_1_i/clk_10_1_0/inst/count0_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.735 r  design_1_i/clk_10_1_0/inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.735    design_1_i/clk_10_1_0/inst/count0_carry__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.849 r  design_1_i/clk_10_1_0/inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.849    design_1_i/clk_10_1_0/inst/count0_carry__1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.963 r  design_1_i/clk_10_1_0/inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.963    design_1_i/clk_10_1_0/inst/count0_carry__2_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.297 r  design_1_i/clk_10_1_0/inst/count0_carry__3/O[1]
                         net (fo=1, routed)           0.849     3.145    design_1_i/clk_10_1_0/inst/data0[18]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.331     3.476 r  design_1_i/clk_10_1_0/inst/count[18]_i_1/O
                         net (fo=1, routed)           0.000     3.476    design_1_i/clk_10_1_0/inst/count_0[18]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.498    98.518    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[18]/C
                         clock pessimism              0.577    99.095    
                         clock uncertainty           -0.149    98.945    
    SLICE_X62Y67         FDCE (Setup_fdce_C_D)        0.075    99.020    design_1_i/clk_10_1_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         99.020    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                 95.544    

Slack (MET) :             95.606ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.828ns (19.514%)  route 3.415ns (80.486%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.008     3.242    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.366 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     3.366    design_1_i/clk_10_1_0/inst/clk_1Hz_i_1_n_0
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    98.516    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
                         clock pessimism              0.577    99.093    
                         clock uncertainty           -0.149    98.943    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.029    98.972    design_1_i/clk_10_1_0/inst/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         98.972    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 95.606    

Slack (MET) :             95.638ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.828ns (19.522%)  route 3.413ns (80.478%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.007     3.240    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.364 r  design_1_i/clk_10_1_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.364    design_1_i/clk_10_1_0/inst/count_0[1]
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    98.521    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
                         clock pessimism              0.602    99.123    
                         clock uncertainty           -0.149    98.973    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.029    99.002    design_1_i/clk_10_1_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.002    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 95.638    

Slack (MET) :             95.651ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.828ns (19.574%)  route 3.402ns (80.426%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          0.995     3.229    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.353 r  design_1_i/clk_10_1_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/clk_10_1_0/inst/count_0[3]
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    98.521    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/C
                         clock pessimism              0.602    99.123    
                         clock uncertainty           -0.149    98.973    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.031    99.004    design_1_i/clk_10_1_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 95.651    

Slack (MET) :             95.658ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.854ns (20.012%)  route 3.413ns (79.988%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.007     3.240    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I1_O)        0.150     3.390 r  design_1_i/clk_10_1_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.390    design_1_i/clk_10_1_0/inst/count_0[2]
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    98.521    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[2]/C
                         clock pessimism              0.602    99.123    
                         clock uncertainty           -0.149    98.973    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.075    99.048    design_1_i/clk_10_1_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 95.658    

Slack (MET) :             95.658ns  (required time - arrival time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.822ns (19.400%)  route 3.415ns (80.600%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.619    -0.877    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  design_1_i/clk_10_1_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           1.112     0.691    design_1_i/clk_10_1_0/inst/count[1]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     0.815 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_4/O
                         net (fo=1, routed)           1.295     2.109    design_1_i/clk_10_1_0/inst/clk_1Hz_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.233 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_2/O
                         net (fo=25, routed)          1.008     3.242    design_1_i/clk_10_1_0/inst/clk_1Hz_i_2_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.118     3.360 r  design_1_i/clk_10_1_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.360    design_1_i/clk_10_1_0/inst/count_0[0]
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    F14                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    95.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    98.516    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
                         clock pessimism              0.577    99.093    
                         clock uncertainty           -0.149    98.943    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.075    99.018    design_1_i/clk_10_1_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 95.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/Q
                         net (fo=5, routed)           0.185    -0.268    design_1_i/clk_10_1_0/inst/clk_1Hz
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.223 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/clk_10_1_0/inst/clk_1Hz_i_1_n_0
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.832    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
                         clock pessimism              0.238    -0.593    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.091    -0.502    design_1_i/clk_10_1_0/inst/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.227ns (42.305%)  route 0.310ns (57.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          0.310    -0.156    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.057 r  design_1_i/clk_10_1_0/inst/count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/clk_10_1_0/inst/count_0[20]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[20]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.107    -0.471    design_1_i/clk_10_1_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.226ns (41.407%)  route 0.320ns (58.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          0.320    -0.145    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.098    -0.047 r  design_1_i/clk_10_1_0/inst/count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    design_1_i/clk_10_1_0/inst/count_0[18]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[18]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.107    -0.471    design_1_i/clk_10_1_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.227ns (42.305%)  route 0.310ns (57.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          0.310    -0.156    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.057 r  design_1_i/clk_10_1_0/inst/count[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/clk_10_1_0/inst/count_0[19]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[19]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.092    -0.486    design_1_i/clk_10_1_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.514%)  route 0.320ns (58.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          0.320    -0.145    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.099    -0.046 r  design_1_i/clk_10_1_0/inst/count[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    design_1_i/clk_10_1_0/inst/count_0[17]
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[17]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.091    -0.487    design_1_i/clk_10_1_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.303%)  route 0.382ns (62.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.593    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  design_1_i/clk_10_1_0/inst/count_reg[0]/Q
                         net (fo=26, routed)          0.382    -0.084    design_1_i/clk_10_1_0/inst/count[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.099     0.015 r  design_1_i/clk_10_1_0/inst/count[16]_i_1/O
                         net (fo=1, routed)           0.000     0.015    design_1_i/clk_10_1_0/inst/count_0[16]
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[16]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X62Y66         FDCE (Hold_fdce_C_D)         0.107    -0.470    design_1_i/clk_10_1_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.590    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y65         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  design_1_i/clk_10_1_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.387    design_1_i/clk_10_1_0/inst/count[11]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.276 r  design_1_i/clk_10_1_0/inst/count0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.115    design_1_i/clk_10_1_0/inst/data0[11]
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.108    -0.007 r  design_1_i/clk_10_1_0/inst/count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/clk_10_1_0/inst/count_0[11]
    SLICE_X62Y65         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.829    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y65         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[11]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X62Y65         FDCE (Hold_fdce_C_D)         0.092    -0.498    design_1_i/clk_10_1_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.591    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  design_1_i/clk_10_1_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    design_1_i/clk_10_1_0/inst/count[15]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.277 r  design_1_i/clk_10_1_0/inst/count0_carry__2/O[2]
                         net (fo=1, routed)           0.161    -0.116    design_1_i/clk_10_1_0/inst/data0[15]
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.108    -0.008 r  design_1_i/clk_10_1_0/inst/count[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/clk_10_1_0/inst/count_0[15]
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X62Y66         FDCE (Hold_fdce_C_D)         0.092    -0.499    design_1_i/clk_10_1_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.590    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  design_1_i/clk_10_1_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.387    design_1_i/clk_10_1_0/inst/count[3]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.276 r  design_1_i/clk_10_1_0/inst/count0_carry/O[2]
                         net (fo=1, routed)           0.161    -0.115    design_1_i/clk_10_1_0/inst/data0[3]
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.108    -0.007 r  design_1_i/clk_10_1_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/clk_10_1_0/inst/count_0[3]
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.828    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X62Y63         FDCE (Hold_fdce_C_D)         0.092    -0.498    design_1_i/clk_10_1_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_10_1_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.590    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y64         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  design_1_i/clk_10_1_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.387    design_1_i/clk_10_1_0/inst/count[7]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.276 r  design_1_i/clk_10_1_0/inst/count0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.115    design_1_i/clk_10_1_0/inst/data0[7]
    SLICE_X62Y64         LUT3 (Prop_lut3_I2_O)        0.108    -0.007 r  design_1_i/clk_10_1_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/clk_10_1_0/inst/count_0[7]
    SLICE_X62Y64         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.828    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y64         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[7]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X62Y64         FDCE (Hold_fdce_C_D)         0.092    -0.498    design_1_i/clk_10_1_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y66     design_1_i/clk_10_1_0/inst/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y66     design_1_i/clk_10_1_0/inst/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y66     design_1_i/clk_10_1_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y68     design_1_i/clk_10_1_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y65     design_1_i/clk_10_1_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 3.983ns (67.366%)  route 1.930ns (32.634%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.930     2.386    Q_0_OBUF[2]
    B4                   OBUF (Prop_obuf_I_O)         3.527     5.913 r  Q_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.913    Q_0[2]
    B4                                                                r  Q_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 3.998ns (67.655%)  route 1.912ns (32.345%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           1.912     2.368    Q_0_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.542     5.910 r  Q_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.910    Q_0[3]
    A4                                                                r  Q_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.982ns (68.023%)  route 1.872ns (31.977%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           1.872     2.328    Q_0_OBUF[0]
    B3                   OBUF (Prop_obuf_I_O)         3.526     5.855 r  Q_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.855    Q_0[0]
    B3                                                                r  Q_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 3.993ns (69.714%)  route 1.735ns (30.286%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           1.735     2.191    Q_0_OBUF[1]
    A3                   OBUF (Prop_obuf_I_O)         3.537     5.727 r  Q_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.727    Q_0[1]
    A3                                                                r  Q_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_0
                            (input port)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.470ns  (logic 2.227ns (40.704%)  route 3.244ns (59.296%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  UP_0 (IN)
                         net (fo=0)                   0.000     0.000    UP_0
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UP_0_IBUF_inst/O
                         net (fo=5, routed)           3.053     4.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/UP
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.638 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.190     4.828    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     5.470 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.470    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_0
                            (input port)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.426ns  (logic 2.183ns (40.223%)  route 3.244ns (59.777%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  UP_0 (IN)
                         net (fo=0)                   0.000     0.000    UP_0
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UP_0_IBUF_inst/O
                         net (fo=5, routed)           3.053     4.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/UP
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.638 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.190     4.828    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.426 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.426    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_0
                            (input port)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 2.169ns (40.069%)  route 3.244ns (59.931%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  UP_0 (IN)
                         net (fo=0)                   0.000     0.000    UP_0
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UP_0_IBUF_inst/O
                         net (fo=5, routed)           3.053     4.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/UP
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.638 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.190     4.828    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     5.412 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.412    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_0
                            (input port)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.310ns  (logic 2.067ns (38.917%)  route 3.244ns (61.083%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  UP_0 (IN)
                         net (fo=0)                   0.000     0.000    UP_0
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UP_0_IBUF_inst/O
                         net (fo=5, routed)           3.053     4.514    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/UP
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.638 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.190     4.828    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.310 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.310    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.268ns (76.710%)  route 0.081ns (23.290%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           0.081     0.222    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X65Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.349 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.349    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.287ns (77.911%)  route 0.081ns (22.089%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.081     0.222    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X65Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.368 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.368    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.170     0.311    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.426 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.426    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.280ns (62.157%)  route 0.170ns (37.843%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.170     0.311    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
    SLICE_X65Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.139     0.450 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.450    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X65Y77         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.379ns (78.498%)  route 0.378ns (21.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.378     0.519    Q_0_OBUF[1]
    A3                   OBUF (Prop_obuf_I_O)         1.238     1.756 r  Q_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.756    Q_0[1]
    A3                                                                r  Q_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.368ns (76.254%)  route 0.426ns (23.746%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.426     0.567    Q_0_OBUF[0]
    B3                   OBUF (Prop_obuf_I_O)         1.227     1.794 r  Q_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.794    Q_0[0]
    B3                                                                r  Q_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.384ns (76.485%)  route 0.426ns (23.515%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.426     0.567    Q_0_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.243     1.810 r  Q_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.810    Q_0[3]
    A4                                                                r  Q_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.369ns (74.908%)  route 0.459ns (25.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE                         0.000     0.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           0.459     0.600    Q_0_OBUF[2]
    B4                   OBUF (Prop_obuf_I_O)         1.228     1.828 r  Q_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.828    Q_0[2]
    B4                                                                r  Q_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    F14                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414    10.414 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     7.753 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.287    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.316 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     9.127    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.538    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.580ns (43.228%)  route 2.076ns (56.772%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_0_IBUF_inst/O
                         net (fo=27, routed)          2.076     3.532    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.656 r  design_1_i/clk_10_1_0/inst/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     3.656    design_1_i/clk_10_1_0/inst/clk_1Hz_i_1_n_0
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.456ns (44.330%)  route 1.829ns (55.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.829     3.286    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y63         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    -1.479    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.456ns (44.330%)  route 1.829ns (55.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.829     3.286    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y63         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    -1.479    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.456ns (44.330%)  route 1.829ns (55.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.829     3.286    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y63         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    -1.479    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 1.456ns (44.330%)  route 1.829ns (55.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.829     3.286    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y63         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.501    -1.479    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y63         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/clk_1Hz_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.456ns (44.570%)  route 1.811ns (55.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.811     3.268    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         FDCE                                         f  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/clk_1Hz_reg/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.456ns (44.570%)  route 1.811ns (55.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.811     3.268    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.456ns (44.570%)  route 1.811ns (55.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.811     3.268    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[21]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.456ns (44.570%)  route 1.811ns (55.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.811     3.268    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[22]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.456ns (44.570%)  route 1.811ns (55.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          1.811     3.268    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y68         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.658 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.496    -1.484    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y68         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.225ns (28.873%)  route 0.553ns (71.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.553     0.778    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y66         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[13]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.225ns (28.873%)  route 0.553ns (71.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.553     0.778    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y66         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[14]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.225ns (28.873%)  route 0.553ns (71.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.553     0.778    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y66         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[15]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.225ns (28.873%)  route 0.553ns (71.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.553     0.778    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y66         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.830    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y66         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[16]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.225ns (26.938%)  route 0.609ns (73.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.609     0.834    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y67         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[17]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.225ns (26.938%)  route 0.609ns (73.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.609     0.834    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y67         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[18]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.225ns (26.938%)  route 0.609ns (73.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.609     0.834    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y67         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[19]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.225ns (26.938%)  route 0.609ns (73.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.609     0.834    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y67         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.831    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y67         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[20]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.225ns (26.667%)  route 0.618ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.618     0.842    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y65         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.829    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y65         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/clk_10_1_0/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.225ns (26.667%)  route 0.618ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_0_IBUF_inst/O
                         net (fo=27, routed)          0.618     0.842    design_1_i/clk_10_1_0/inst/reset
    SLICE_X62Y65         FDCE                                         f  design_1_i/clk_10_1_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.829    design_1_i/clk_10_1_0/inst/clk_10MHz
    SLICE_X62Y65         FDCE                                         r  design_1_i/clk_10_1_0/inst/count_reg[11]/C





