// Seed: 1423638141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd85,
    parameter id_6 = 32'd97,
    parameter id_7 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  output wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire _id_3;
  inout uwire id_2;
  output wire id_1;
  always @(posedge id_4#(1, 1)) begin : LABEL_0
    $signed(40);
    ;
    assert (id_7);
  end
  assign id_2 = id_7 - "";
  logic [id_6 : (  id_7  ?  id_3 : -1  )] id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_2,
      id_2,
      id_4,
      id_5,
      id_8,
      id_8
  );
endmodule
