{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695320401661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 20:20:01 2023 " "Processing started: Thu Sep 21 20:20:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695320401662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=dream6800_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd dream6800_max2 " "Command: quartus_map --read_settings_files=on --source=dream6800_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd dream6800_max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695320401663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695320401836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dream6800_max2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dream6800_max2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dream6800_video-Behavioral " "Found design unit 1: dream6800_video-Behavioral" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402242 ""} { "Info" "ISGN_ENTITY_NAME" "1 dream6800_video " "Found entity 1: dream6800_video" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695320402242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD4014-LogicOperation " "Found design unit 1: CD4014-LogicOperation" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402243 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD4014 " "Found entity 1: CD4014" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695320402243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff1-LogicOperation " "Found design unit 1: dff1-LogicOperation" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402252 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Found entity 1: dff1" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695320402252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls165-ls165_body " "Found design unit 1: ls165-ls165_body" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402254 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls165 " "Found entity 1: ls165" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695320402254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695320402254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dream6800_video " "Elaborating entity \"dream6800_video\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695320402327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_int dream6800_max2.vhd(37) " "Verilog HDL or VHDL warning at dream6800_max2.vhd(37): object \"A_int\" assigned a value but never read" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695320402330 "|dream6800_video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4014 CD4014:SR " "Elaborating entity \"CD4014\" for hierarchy \"CD4014:SR\"" {  } { { "dream6800_max2.vhd" "SR" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695320402352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 CD4014:SR\|dff1:FF0 " "Elaborating entity \"dff1\" for hierarchy \"CD4014:SR\|dff1:FF0\"" {  } { { "../../../vhdl_components/CD4014.vhd" "FF0" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695320402358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1695320402633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1695320402743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50 " "No output dependent on input pin \"clk50\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|clk50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[0\] " "No output dependent on input pin \"D_in\[0\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[1\] " "No output dependent on input pin \"D_in\[1\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[2\] " "No output dependent on input pin \"D_in\[2\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[3\] " "No output dependent on input pin \"D_in\[3\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[4\] " "No output dependent on input pin \"D_in\[4\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[5\] " "No output dependent on input pin \"D_in\[5\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[6\] " "No output dependent on input pin \"D_in\[6\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_in\[7\] " "No output dependent on input pin \"D_in\[7\]\"" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695320402748 "|dream6800_video|D_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695320402748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695320402748 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695320402748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695320402748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695320402748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695320402839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 20:20:02 2023 " "Processing ended: Thu Sep 21 20:20:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695320402839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695320402839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695320402839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695320402839 ""}
