* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 17 2018 18:15:52

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : value_cnt_cry_21
T_6_7_wire_logic_cluster/lc_5/cout
T_6_7_wire_logic_cluster/lc_6/in_3

Net : value_cnt_cry_21_THRU_CO
T_6_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : value_cntZ0Z_0
T_5_6_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g2_3
T_6_5_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_3/in_3

End 

Net : value_cnt_cry_20_THRU_CO
T_6_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : value_cnt_cry_20
T_6_7_wire_logic_cluster/lc_4/cout
T_6_7_wire_logic_cluster/lc_5/in_3

Net : value_cntZ0Z_1
T_5_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_input_2_1
T_6_5_wire_logic_cluster/lc_1/in_2

T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_7/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g0_1
T_5_5_wire_logic_cluster/lc_1/in_0

End 

Net : value_cnt_cry_19
T_6_7_wire_logic_cluster/lc_3/cout
T_6_7_wire_logic_cluster/lc_4/in_3

Net : value_cnt_cry_19_THRU_CO
T_6_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : value_cntZ0Z_2
T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g0_6
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_5_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_1

End 

Net : value_cnt_cry_18
T_6_7_wire_logic_cluster/lc_2/cout
T_6_7_wire_logic_cluster/lc_3/in_3

Net : value_cnt_cry_18_THRU_CO
T_6_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g2_3
T_5_7_wire_logic_cluster/lc_2/in_3

End 

Net : value_cntZ0Z_3
T_5_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g0_5
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : value_cnt_cry_17_THRU_CO
T_6_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : value_cnt_cry_17
T_6_7_wire_logic_cluster/lc_1/cout
T_6_7_wire_logic_cluster/lc_2/in_3

Net : value_cntZ0Z_4
T_5_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : value_cnt_cry_16_THRU_CO
T_6_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_5/in_3

End 

Net : value_cnt_cry_16
T_6_7_wire_logic_cluster/lc_0/cout
T_6_7_wire_logic_cluster/lc_1/in_3

Net : value_cntZ0Z_5
T_5_5_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g0_7
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

T_5_5_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_6_7_0_
T_6_7_wire_logic_cluster/carry_in_mux/cout
T_6_7_wire_logic_cluster/lc_0/in_3

Net : value_cnt_cry_15_THRU_CO
T_6_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : value_cntZ0Z_6
T_5_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g0_2
T_6_5_input_2_6
T_6_5_wire_logic_cluster/lc_6/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : value_cnt_cry_22
T_6_7_wire_logic_cluster/lc_6/cout
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : value_cntZ0Z_7
T_5_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_3/in_0

End 

Net : value_cnt_cry_14
T_6_6_wire_logic_cluster/lc_6/cout
T_6_6_wire_logic_cluster/lc_7/in_3

Net : value_cnt_cry_14_THRU_CO
T_6_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : value_cnt_cry_13
T_6_6_wire_logic_cluster/lc_5/cout
T_6_6_wire_logic_cluster/lc_6/in_3

Net : value_cnt_cry_13_THRU_CO
T_6_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_0/in_3

End 

Net : value_cntZ0Z_8
T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_4/in_1

End 

Net : value_cnt_cry_12
T_6_6_wire_logic_cluster/lc_4/cout
T_6_6_wire_logic_cluster/lc_5/in_3

Net : value_cnt_cry_12_THRU_CO
T_6_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : value_cntZ0Z_9
T_7_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_2_6_sp12_h_l_0
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_1/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_2/in_3

End 

Net : value_cnt_cry_11
T_6_6_wire_logic_cluster/lc_3/cout
T_6_6_wire_logic_cluster/lc_4/in_3

Net : value_cnt_cry_11_THRU_CO
T_6_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : value_cntZ0Z_10
T_5_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_2/in_1

End 

Net : value_cnt_cry_10
T_6_6_wire_logic_cluster/lc_2/cout
T_6_6_wire_logic_cluster/lc_3/in_3

Net : value_cnt_cry_10_THRU_CO
T_6_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : value_cntZ0Z_11
T_7_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g3_0
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_4_6_sp12_h_l_0
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_1/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_1

End 

Net : value_cnt_cry_9_THRU_CO
T_6_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_2/in_3

End 

Net : value_cnt_cry_9
T_6_6_wire_logic_cluster/lc_1/cout
T_6_6_wire_logic_cluster/lc_2/in_3

Net : value_cntZ0Z_12
T_5_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g0_6
T_6_6_input_2_4
T_6_6_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : value_cnt_cry_8_THRU_CO
T_6_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g1_1
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : value_cnt_cry_8
T_6_6_wire_logic_cluster/lc_0/cout
T_6_6_wire_logic_cluster/lc_1/in_3

Net : value_cntZ0Z_13
T_5_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g0_5
T_6_6_input_2_5
T_6_6_wire_logic_cluster/lc_5/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g2_5
T_5_6_wire_logic_cluster/lc_5/in_0

End 

Net : UC.value_cnte_0_i
T_4_9_wire_logic_cluster/lc_2/out
T_2_9_sp4_h_l_1
T_0_9_span4_horz_36
T_0_9_lc_trk_g1_4
T_0_9_wire_gbuf/in

End 

Net : UC.epZ0Z_6
T_4_8_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : value_cnte_0_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_7_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_6_wire_logic_cluster/lc_3/cen

End 

Net : UC.epZ0Z_4
T_5_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_1/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : UC.epZ0Z_3
T_4_8_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_3/in_0

End 

Net : UC.epZ0Z_7
T_5_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_6_6_0_
T_6_6_wire_logic_cluster/carry_in_mux/cout
T_6_6_wire_logic_cluster/lc_0/in_3

Net : value_cntZ0Z_14
T_5_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_0/in_1

End 

Net : value_cnt_cry_7_THRU_CO
T_6_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_4/in_3

End 

Net : op_eq_un4_fin_cnt_21
T_4_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g1_7
T_4_8_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g1_7
T_4_8_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : op_eq_un4_fin_cnt_21_11
T_4_6_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : value_cntZ0Z_15
T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_7/in_0

End 

Net : value_cnt_cry_6
T_6_5_wire_logic_cluster/lc_6/cout
T_6_5_wire_logic_cluster/lc_7/in_3

Net : value_cnt_cry_6_THRU_CO
T_6_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : sl_reg
T_4_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_4/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_1/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_5_8_sp4_h_l_8
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_5_8_sp4_h_l_8
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_5_8_sp4_h_l_8
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : un1_sr_reg_0_i
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp12_h_l_0
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp12_h_l_0
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_2/cen

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp12_h_l_0
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_2/cen

End 

Net : UC.sr_reg
T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : value_cnt_cry_5
T_6_5_wire_logic_cluster/lc_5/cout
T_6_5_wire_logic_cluster/lc_6/in_3

Net : value_cnt_cry_5_THRU_CO
T_6_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : value_cntZ0Z_16
T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : op_eq_un4_fin_cnt_20
T_4_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

T_4_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_4_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : value_cntZ0Z_17
T_5_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g0_5
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_1

End 

Net : value_cntZ0Z_18
T_5_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_1

End 

Net : op_eq_un4_fin_cnt_21_9
T_4_6_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g0_7
T_4_7_wire_logic_cluster/lc_7/in_0

End 

Net : op_eq_un4_fin_cnt_21_10
T_4_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

End 

Net : value_cntZ0Z_19
T_5_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_2/in_1

End 

Net : op_eq_un4_fin_cnt_20_4
T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_4/in_3

End 

Net : op_eq_un4_fin_cnt_21_8
T_4_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : value_cnt_cry_4_THRU_CO
T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_7/in_3

End 

Net : value_cnt_cry_4
T_6_5_wire_logic_cluster/lc_4/cout
T_6_5_wire_logic_cluster/lc_5/in_3

Net : UC_un1_ld_cnt_0_i
T_5_8_wire_logic_cluster/lc_1/out
T_5_6_sp4_v_t_47
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_6_sp4_v_t_47
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_7/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_7/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_38
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_7/in_1

End 

Net : value_cnt_cry_3
T_6_5_wire_logic_cluster/lc_3/cout
T_6_5_wire_logic_cluster/lc_4/in_3

Net : value_cnt_cry_3_THRU_CO
T_6_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : value_cnt_cry_2
T_6_5_wire_logic_cluster/lc_2/cout
T_6_5_wire_logic_cluster/lc_3/in_3

Net : value_cnt_cry_2_THRU_CO
T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : value_cnt_cry_1_THRU_CO
T_6_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : value_cntZ0Z_20
T_5_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g0_4
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_4/in_1

End 

Net : value_cnt_cry_1
T_6_5_wire_logic_cluster/lc_1/cout
T_6_5_wire_logic_cluster/lc_2/in_3

Net : value_cntZ0Z_23
T_6_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_7/in_0

End 

Net : op_eq_un4_fin_cnt_20_3_cascade_
T_4_7_wire_logic_cluster/lc_3/ltout
T_4_7_wire_logic_cluster/lc_4/in_2

End 

Net : value_cntZ0Z_21
T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g0_7
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : value_cnt_cry_0
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

Net : value_cnt_cry_0_THRU_CO
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : value_cntZ0Z_22
T_5_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g0_1
T_6_7_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_1/in_0

End 

Net : UC.epZ0Z_0
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : leds_c_6
T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_13_13_lc_trk_g1_4
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_5
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_9_9_sp4_v_t_37
T_10_13_sp4_h_l_0
T_13_13_lc_trk_g1_5
T_13_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_0
T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_40
T_7_9_sp4_h_l_11
T_11_9_sp4_h_l_11
T_13_9_lc_trk_g0_3
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : register10Z0Z_9
T_6_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : leds_c_4
T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_6_0_span12_vert_22
T_7_12_sp12_h_l_1
T_13_12_lc_trk_g0_5
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_3
T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_sp4_h_l_9
T_10_9_sp4_h_l_0
T_13_9_span4_vert_t_14
T_13_12_lc_trk_g0_6
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_2
T_6_9_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_45
T_7_11_sp4_h_l_8
T_11_11_sp4_h_l_8
T_13_11_lc_trk_g1_0
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : UC.epZ0Z_8
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : leds_c_7
T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_5/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g2_6
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_1
T_9_9_sp4_v_t_43
T_10_13_sp4_h_l_6
T_12_17_span4_horz_r_3
T_13_14_lc_trk_g1_7
T_13_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : register10Z0Z_0
T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g0_5
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

T_6_8_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_4/in_3

End 

Net : UC.epZ0Z_1
T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : leds_c_1
T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g0_3
T_6_8_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_0_span12_vert_21
T_7_11_sp12_h_l_1
T_13_11_lc_trk_g1_5
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_36
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_36
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_36
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_6_7_lc_trk_g2_2
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

End 

Net : reset_c_g
T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/gbout
T_6_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

End 

