{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 08:36:27 2021 " "Info: Processing started: Fri Sep 10 08:36:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_complet -c projet_complet " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_complet -c projet_complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arch_bcd7seg " "Info: Found design unit 1: bcd7seg-arch_bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/bcd7seg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/bcd7seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch_compteur " "Info: Found design unit 1: compteur-arch_compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/compteur.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Info: Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/compteur.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\" divFreq.vhd(15) " "Error (10500): VHDL syntax error at divFreq.vhd(15) near text \"architecture\";  expecting \";\"" {  } { { "divFreq.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/divFreq.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "divFreq divFreq.vhd(37) " "Error (10396): VHDL syntax error at divFreq.vhd(37): name used in construct must match previously specified name \"divFreq\"" {  } { { "divFreq.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/divFreq.vhd" 37 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "divFreq divFreq.vhd(7) " "Error (10523): Ignored construct divFreq at divFreq.vhd(7) due to previous errors" {  } { { "divFreq.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/divFreq.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file divfreq.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  projet_complet.vhd(17) " "Error (10500): VHDL syntax error at projet_complet.vhd(17) near text \")\"; mismatched closing parenthesis " {  } { { "projet_complet.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/projet_complet.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword) projet_complet.vhd(28) " "Error (10500): VHDL syntax error at projet_complet.vhd(28) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword)" {  } { { "projet_complet.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/Projet_complet/projet_complet.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_complet.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file projet_complet.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Error: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 10 08:36:32 2021 " "Error: Processing ended: Fri Sep 10 08:36:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
