<html><head></head><style>td{border:1px solid black; padding: 5px;}
.content{width:70px; height:30px; font-size:10pt; overflow:hidden; user-select:none;}</style><body><table line="10px"><tr><td>-</td><td style="background-color:green; font-weight:bold; color:white;">0x_0</td><td style="background-color:green; font-weight:bold; color:white;">0x_1</td><td style="background-color:green; font-weight:bold; color:white;">0x_2</td><td style="background-color:green; font-weight:bold; color:white;">0x_3</td><td style="background-color:green; font-weight:bold; color:white;">0x_4</td><td style="background-color:green; font-weight:bold; color:white;">0x_5</td><td style="background-color:green; font-weight:bold; color:white;">0x_6</td><td style="background-color:green; font-weight:bold; color:white;">0x_7</td><td style="background-color:green; font-weight:bold; color:white;">0x_8</td><td style="background-color:green; font-weight:bold; color:white;">0x_9</td><td style="background-color:green; font-weight:bold; color:white;">0x_A</td><td style="background-color:green; font-weight:bold; color:white;">0x_B</td><td style="background-color:green; font-weight:bold; color:white;">0x_C</td><td style="background-color:green; font-weight:bold; color:white;">0x_D</td><td style="background-color:green; font-weight:bold; color:white;">0x_E</td><td style="background-color:green; font-weight:bold; color:white;">0x_F</td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x0_</td><td title="nop
"><div class="content">nop</div></td><td title="pnop
"><div class="content">pnop</div></td><td title="debug
"><div class="content">debug</div></td><td title=""><div class="content"></div></td><td title="jaes address:imm32
"><div class="content">jaes address:imm32</div></td><td title="jaes address:r32
"><div class="content">jaes address:r32</div></td><td title="jads address:imm32
"><div class="content">jads address:imm32</div></td><td title="jads address:r32
"><div class="content">jads address:r32</div></td><td title="jaep address:imm32
"><div class="content">jaep address:imm32</div></td><td title="jaep address:r32
"><div class="content">jaep address:r32</div></td><td title="jadp address:imm32
"><div class="content">jadp address:imm32</div></td><td title="jadp address:r32
"><div class="content">jadp address:r32</div></td><td title="jasp address:imm32
"><div class="content">jasp address:imm32</div></td><td title="jasp address:r32
"><div class="content">jasp address:r32</div></td><td title="seti
"><div class="content">seti</div></td><td title="clri
"><div class="content">clri</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x1_</td><td title="setc
"><div class="content">setc</div></td><td title="clrc
"><div class="content">clrc</div></td><td title="setb
"><div class="content">setb</div></td><td title="clrb
"><div class="content">clrb</div></td><td title="setv
"><div class="content">setv</div></td><td title="clrv
"><div class="content">clrv</div></td><td title="setn
"><div class="content">setn</div></td><td title="clrn
"><div class="content">clrn</div></td><td title="setz
"><div class="content">setz</div></td><td title="clrz
"><div class="content">clrz</div></td><td title="seto
"><div class="content">seto</div></td><td title="clro
"><div class="content">clro</div></td><td title="togc
"><div class="content">togc</div></td><td title="togn
"><div class="content">togn</div></td><td title="togz
"><div class="content">togz</div></td><td title="togo
"><div class="content">togo</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x2_</td><td title="jr offset:imm16
"><div class="content">jr offset:imm16</div></td><td title="jr.cf offset:imm16
"><div class="content">jr.cf offset:imm16</div></td><td title="jr.co comparator:r32 offset:imm16
"><div class="content">jr.co comparator:r32 offset:imm16</div></td><td title="ja offset:r32
"><div class="content">ja offset:r32</div></td><td title="ja offset:imm32
"><div class="content">ja offset:imm32</div></td><td title="ja.cf offset:imm32
"><div class="content">ja.cf offset:imm32</div></td><td title="ja.co comparator:r32 offset:imm32
"><div class="content">ja.co comparator:r32 offset:imm32</div></td><td title="xjmp operand:r32
"><div class="content">xjmp operand:r32</div></td><td title="br offset:imm16
"><div class="content">br offset:imm16</div></td><td title="br.cf offset:imm16
"><div class="content">br.cf offset:imm16</div></td><td title="br.co comparator:r32 offset:imm16
"><div class="content">br.co comparator:r32 offset:imm16</div></td><td title="ba offset:r32
"><div class="content">ba offset:r32</div></td><td title="ba offset:imm32
"><div class="content">ba offset:imm32</div></td><td title="ba.cf offset:imm32
"><div class="content">ba.cf offset:imm32</div></td><td title="ba.co comparator:r32 offset:imm32
"><div class="content">ba.co comparator:r32 offset:imm32</div></td><td title="xbch operand:r32
"><div class="content">xbch operand:r32</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x3_</td><td title="ret
"><div class="content">ret</div></td><td title="iret
"><div class="content">iret</div></td><td title="int
"><div class="content">int</div></td><td title=""><div class="content"></div></td><td title="enter
"><div class="content">enter</div></td><td title="enter size:imm16
"><div class="content">enter size:imm16</div></td><td title="enter size:r16
"><div class="content">enter size:r16</div></td><td title="leave
"><div class="content">leave</div></td><td title="mvtsr dest:sr source:r8
"><div class="content">mvtsr dest:sr source:r8</div></td><td title="mvtitd source:r32
mvtptd source:r32
mvtstd source:r32
"><div class="content">mvtitd source:r32</div></td><td title="mvfir dest:r32 source:ir
"><div class="content">mvfir dest:r32 source:ir</div></td><td title=""><div class="content"></div></td><td title="mvfisp dest:r32
"><div class="content">mvfisp dest:r32</div></td><td title="mvtisp source:r32
"><div class="content">mvtisp source:r32</div></td><td title="sett
"><div class="content">sett</div></td><td title="clrt
"><div class="content">clrt</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x4_</td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title="mvab dest:r8 data:imm8 reg1:r32 reg2:r32
mvae dest:r8 data:imm8 reg1:r32 reg2:r32
mvbe dest:r8 data:imm8 reg1:r32 reg2:r32
mvbl dest:r8 data:imm8 reg1:r32 reg2:r32
mveq dest:r8 data:imm8 reg1:r32 reg2:r32
mveqz dest:r8 data:imm8 reg1:r32
mvge dest:r8 data:imm8 reg1:r32 reg2:r32
mvgez dest:r8 data:imm8 reg1:r32
mvgt dest:r8 data:imm8 reg1:r32 reg2:r32
mvgtz dest:r8 data:imm8 reg1:r32
mvle dest:r8 data:imm8 reg1:r32 reg2:r32
mvlez dest:r8 data:imm8 reg1:r32
mvlt dest:r8 data:imm8 reg1:r32 reg2:r32
mvltz dest:r8 data:imm8 reg1:r32
mvne dest:r8 data:imm8 reg1:r32 reg2:r32
mvnez dest:r8 data:imm8 reg1:r32
"><div class="content">mvab dest:r8 data:imm8 reg1:r32 reg2:r32</div></td><td title="mvab dest:r16 data:imm16 reg1:r32 reg2:r32
mvae dest:r16 data:imm16 reg1:r32 reg2:r32
mvbe dest:r16 data:imm16 reg1:r32 reg2:r32
mvbl dest:r16 data:imm16 reg1:r32 reg2:r32
mveq dest:r16 data:imm16 reg1:r32 reg2:r32
mveqz dest:r16 data:imm16 reg1:r32
mvge dest:r16 data:imm16 reg1:r32 reg2:r32
mvgez dest:r16 data:imm16 reg1:r32
mvgt dest:r16 data:imm16 reg1:r32 reg2:r32
mvgtz dest:r16 data:imm16 reg1:r32
mvle dest:r16 data:imm16 reg1:r32 reg2:r32
mvlez dest:r16 data:imm16 reg1:r32
mvlt dest:r16 data:imm16 reg1:r32 reg2:r32
mvltz dest:r16 data:imm16 reg1:r32
mvne dest:r16 data:imm16 reg1:r32 reg2:r32
mvnez dest:r16 data:imm16 reg1:r32
"><div class="content">mvab dest:r16 data:imm16 reg1:r32 reg2:r32</div></td><td title="mvab dest:r32 data:imm32 reg1:r32 reg2:r32
mvae dest:r32 data:imm32 reg1:r32 reg2:r32
mvbe dest:r32 data:imm32 reg1:r32 reg2:r32
mvbl dest:r32 data:imm32 reg1:r32 reg2:r32
mveq dest:r32 data:imm32 reg1:r32 reg2:r32
mveqz dest:r32 data:imm32 reg1:r32
mvge dest:r32 data:imm32 reg1:r32 reg2:r32
mvgez dest:r32 data:imm32 reg1:r32
mvgt dest:r32 data:imm32 reg1:r32 reg2:r32
mvgtz dest:r32 data:imm32 reg1:r32
mvle dest:r32 data:imm32 reg1:r32 reg2:r32
mvlez dest:r32 data:imm32 reg1:r32
mvlt dest:r32 data:imm32 reg1:r32 reg2:r32
mvltz dest:r32 data:imm32 reg1:r32
mvne dest:r32 data:imm32 reg1:r32 reg2:r32
mvnez dest:r32 data:imm32 reg1:r32
"><div class="content">mvab dest:r32 data:imm32 reg1:r32 reg2:r32</div></td><td title=""><div class="content"></div></td><td title="cvbtw dest:r32 src:r8
"><div class="content">cvbtw dest:r32 src:r8</div></td><td title="cvbtw dest:r32 src:imm8
cvbtw dest:r32 src:mem8
"><div class="content">cvbtw dest:r32 src:imm8</div></td><td title="cvhtw dest:r32 src:r16
"><div class="content">cvhtw dest:r32 src:r16</div></td><td title="cvhtw dest:r32 src:imm16
cvhtw dest:r32 src:mem16
"><div class="content">cvhtw dest:r32 src:imm16</div></td><td title="cvbth dest:r16 src:r8
"><div class="content">cvbth dest:r16 src:r8</div></td><td title="cvbth dest:r16 src:imm8
cvbth dest:r16 src:mem8
"><div class="content">cvbth dest:r16 src:imm8</div></td><td title=""><div class="content"></div></td><td title="stab dest:r32 reg1:r32 reg2:r32
stae dest:r32 reg1:r32 reg2:r32
stbe dest:r32 reg1:r32 reg2:r32
stbl dest:r32 reg1:r32 reg2:r32
steq dest:r32 reg1:r32 reg2:r32
steqz dest:r32 reg1:r32
stge dest:r32 reg1:r32 reg2:r32
stgez dest:r32 reg1:r32
stgt dest:r32 reg1:r32 reg2:r32
stgtz dest:r32 reg1:r32
stle dest:r32 reg1:r32 reg2:r32
stlez dest:r32 reg1:r32
stlt dest:r32 reg1:r32 reg2:r32
stltz dest:r32 reg1:r32
stne dest:r32 reg1:r32 reg2:r32
stnez dest:r32 reg1:r32
"><div class="content">stab dest:r32 reg1:r32 reg2:r32</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x5_</td><td title="pop dest:r8
"><div class="content">pop dest:r8</div></td><td title="pop dest:r16
"><div class="content">pop dest:r16</div></td><td title="pop dest:r32
"><div class="content">pop dest:r32</div></td><td title="pop dest:mem8
pop dest:mem16
pop dest:mem32
"><div class="content">pop dest:mem8</div></td><td title="psh source:r8
"><div class="content">psh source:r8</div></td><td title="psh source:r16
"><div class="content">psh source:r16</div></td><td title="psh source:r32
"><div class="content">psh source:r32</div></td><td title="psh source:mem8
psh source:mem16
psh source:mem32
"><div class="content">psh source:mem8</div></td><td title="psh source:imm8
"><div class="content">psh source:imm8</div></td><td title="psh source:imm16
"><div class="content">psh source:imm16</div></td><td title="psh source:imm32
"><div class="content">psh source:imm32</div></td><td title="poplst
"><div class="content">poplst</div></td><td title="popst
"><div class="content">popst</div></td><td title="pshlst
"><div class="content">pshlst</div></td><td title="pshst
"><div class="content">pshst</div></td><td title="updfp
"><div class="content">updfp</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x6_</td><td title="lea dest:r8 base:r32
"><div class="content">lea dest:r8 base:r32</div></td><td title="lea dest:r16 base:r32
"><div class="content">lea dest:r16 base:r32</div></td><td title="lea dest:r32 base:r32
"><div class="content">lea dest:r32 base:r32</div></td><td title="lea dest:r8 base:mem8
lea dest:r16 base:mem16
lea dest:r32 base:mem32
"><div class="content">lea dest:r8 base:mem8</div></td><td title="lea dest:r8 base:r32 offset:imms16
"><div class="content">lea dest:r8 base:r32 offset:imms16</div></td><td title="lea dest:r16 base:r32 offset:imms16
"><div class="content">lea dest:r16 base:r32 offset:imms16</div></td><td title="lea dest:r32 base:r32 offset:imms16
"><div class="content">lea dest:r32 base:r32 offset:imms16</div></td><td title="lea dest:r32 base:r32 offset:imms32
sea base:r32 offset:imms32 dest:r32
"><div class="content">lea dest:r32 base:r32 offset:imms32</div></td><td title="sea base:r32 dest:r8
"><div class="content">sea base:r32 dest:r8</div></td><td title="sea base:r32 dest:r16
"><div class="content">sea base:r32 dest:r16</div></td><td title="sea base:r32 dest:r32
"><div class="content">sea base:r32 dest:r32</div></td><td title="sea base:mem8 dest:r8
sea base:mem16 dest:r16
sea base:mem32 dest:r32
"><div class="content">sea base:mem8 dest:r8</div></td><td title="sea base:r32 offset:imms16 dest:r8
"><div class="content">sea base:r32 offset:imms16 dest:r8</div></td><td title="sea base:r32 offset:imms16 dest:r16
"><div class="content">sea base:r32 offset:imms16 dest:r16</div></td><td title="sea base:r32 offset:imms16 dest:r32
"><div class="content">sea base:r32 offset:imms16 dest:r32</div></td><td title=""><div class="content"></div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x7_</td><td title="mov dest:r8 source:r8
"><div class="content">mov dest:r8 source:r8</div></td><td title="mov dest:r16 source:r16
"><div class="content">mov dest:r16 source:r16</div></td><td title="mov dest:r32 source:r32
"><div class="content">mov dest:r32 source:r32</div></td><td title="mov dest:r8 source:imm8
mov dest:r16 source:imm16
mov dest:r32 source:imm32
mov dest:r32 source:imms8
mov dest:r32 source:imms16
mov dest:r16 source:imms8
mov dest:r8 source:mem8
mov dest:r16 source:mem16
mov dest:r32 source:mem32
mov dest:r16 source:imm8
mov dest:r32 source:imm8
mov dest:r32 source:imm16
mov dest:r16 source:mem8
mov dest:r32 source:mem8
mov dest:r32 source:mem16
"><div class="content">mov dest:r8 source:imm8</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title="mov dest:mem8 source:r8
mov dest:mem16 source:r16
mov dest:mem32 source:r32
"><div class="content">mov dest:mem8 source:r8</div></td><td title="xchg opr1:r8 opr2:r8
"><div class="content">xchg opr1:r8 opr2:r8</div></td><td title="xchg opr1:r16 opr2:r16
"><div class="content">xchg opr1:r16 opr2:r16</div></td><td title="xchg opr1:r32 opr2:r32
"><div class="content">xchg opr1:r32 opr2:r32</div></td><td title="xchg opr1:mem8 opr2:r8
xchg opr1:mem16 opr2:r16
xchg opr1:mem32 opr2:r32
"><div class="content">xchg opr1:mem8 opr2:r8</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x8_</td><td title="adc dest:r8 src:r8
"><div class="content">adc dest:r8 src:r8</div></td><td title="adc dest:r16 src:r16
"><div class="content">adc dest:r16 src:r16</div></td><td title="adc dest:r32 src:r32
"><div class="content">adc dest:r32 src:r32</div></td><td title="adc dest:r8 src:imm8
adc dest:r16 src:imm16
adc dest:r32 src:imm32
adc dest:r8 src:mem8
adc dest:r16 src:mem16
adc dest:r32 src:mem32
adc dest:r16 src:imm8
adc dest:r32 src:imm8
adc dest:r32 src:imm16
adc dest:r16 src:mem8
adc dest:r32 src:mem8
adc dest:r32 src:mem16
adc dest:r32 src:imms8
adc dest:r32 src:imms16
adc dest:r32 src:mems8
adc dest:r32 src:mems16
"><div class="content">adc dest:r8 src:imm8</div></td><td title="add dest:r8 src:r8
"><div class="content">add dest:r8 src:r8</div></td><td title="add dest:r16 src:r16
"><div class="content">add dest:r16 src:r16</div></td><td title="add dest:r32 src:r32
"><div class="content">add dest:r32 src:r32</div></td><td title="add dest:r8 src:imm8
add dest:r16 src:imm16
add dest:r32 src:imm32
add dest:r8 src:mem8
add dest:r16 src:mem16
add dest:r32 src:mem32
add dest:r16 src:imm8
add dest:r32 src:imm8
add dest:r32 src:imm16
add dest:r16 src:mem8
add dest:r32 src:mem8
add dest:r32 src:mem16
add dest:r32 src:imms8
add dest:r32 src:imms16
add dest:r32 src:mems8
add dest:r32 src:mems16
"><div class="content">add dest:r8 src:imm8</div></td><td title="sbb dest:r8 src:r8
"><div class="content">sbb dest:r8 src:r8</div></td><td title="sbb dest:r16 src:r16
"><div class="content">sbb dest:r16 src:r16</div></td><td title="sbb dest:r32 src:r32
"><div class="content">sbb dest:r32 src:r32</div></td><td title="sbb dest:r8 src:imm8
sbb dest:r16 src:imm16
sbb dest:r32 src:imm32
sbb dest:r8 src:mem8
sbb dest:r16 src:mem16
sbb dest:r32 src:mem32
sbb dest:r16 src:imm8
sbb dest:r32 src:imm8
sbb dest:r32 src:imm16
sbb dest:r16 src:mem8
sbb dest:r32 src:mem8
sbb dest:r32 src:mem16
sbb dest:r32 src:imms8
sbb dest:r32 src:imms16
sbb dest:r32 src:mems8
sbb dest:r32 src:mems16
"><div class="content">sbb dest:r8 src:imm8</div></td><td title="sub dest:r8 src:r8
"><div class="content">sub dest:r8 src:r8</div></td><td title="sub dest:r16 src:r16
"><div class="content">sub dest:r16 src:r16</div></td><td title="sub dest:r32 src:r32
"><div class="content">sub dest:r32 src:r32</div></td><td title="sub dest:r8 src:imm8
sub dest:r16 src:imm16
sub dest:r32 src:imm32
sub dest:r8 src:mem8
sub dest:r16 src:mem16
sub dest:r32 src:mem32
sub dest:r16 src:imm8
sub dest:r32 src:imm8
sub dest:r32 src:imm16
sub dest:r16 src:mem8
sub dest:r32 src:mem8
sub dest:r32 src:mem16
sub dest:r32 src:imms8
sub dest:r32 src:imms16
sub dest:r32 src:mems8
sub dest:r32 src:mems16
"><div class="content">sub dest:r8 src:imm8</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0x9_</td><td title="mul dest:r8 src:r8
"><div class="content">mul dest:r8 src:r8</div></td><td title="mul dest:r16 src:r16
"><div class="content">mul dest:r16 src:r16</div></td><td title="mul dest:r32 src:r32
"><div class="content">mul dest:r32 src:r32</div></td><td title="mul dest:r8 src:imm8
mul dest:r16 src:imm16
mul dest:r32 src:imm32
mul dest:r8 src:mem8
mul dest:r16 src:mem16
mul dest:r32 src:mem32
mul dest:r16 src:imm8
mul dest:r32 src:imm8
mul dest:r32 src:imm16
mul dest:r16 src:mem8
mul dest:r32 src:mem8
mul dest:r32 src:mem16
mul dest:r32 src:imms8
mul dest:r32 src:imms16
mul dest:r32 src:mems8
mul dest:r32 src:mems16
"><div class="content">mul dest:r8 src:imm8</div></td><td title="hmul dest:r32 high:r32 src:r32
"><div class="content">hmul dest:r32 high:r32 src:r32</div></td><td title="hmul dest:r32 high:r32 src:mem32
"><div class="content">hmul dest:r32 high:r32 src:mem32</div></td><td title="hsmul dest:r32 high:r32 src:r32
"><div class="content">hsmul dest:r32 high:r32 src:r32</div></td><td title="hsmul dest:r32 high:r32 src:mem32
"><div class="content">hsmul dest:r32 high:r32 src:mem32</div></td><td title="div dest:r8 src:r8
"><div class="content">div dest:r8 src:r8</div></td><td title="div dest:r16 src:r16
"><div class="content">div dest:r16 src:r16</div></td><td title="div dest:r32 src:r32
"><div class="content">div dest:r32 src:r32</div></td><td title="div dest:r8 src:imm8
div dest:r16 src:imm16
div dest:r32 src:imm32
div dest:r8 src:mem8
div dest:r16 src:mem16
div dest:r32 src:mem32
div dest:r16 src:imm8
div dest:r32 src:imm8
div dest:r32 src:imm16
div dest:r16 src:mem8
div dest:r32 src:mem8
div dest:r32 src:mem16
div dest:r32 src:imms8
div dest:r32 src:imms16
div dest:r32 src:mems8
div dest:r32 src:mems16
"><div class="content">div dest:r8 src:imm8</div></td><td title="sdiv dest:r8 src:r8
"><div class="content">sdiv dest:r8 src:r8</div></td><td title="sdiv dest:r16 src:r16
"><div class="content">sdiv dest:r16 src:r16</div></td><td title="sdiv dest:r32 src:r32
"><div class="content">sdiv dest:r32 src:r32</div></td><td title="sdiv dest:r8 src:imm8
sdiv dest:r16 src:imm16
sdiv dest:r32 src:imm32
sdiv dest:r8 src:mem8
sdiv dest:r16 src:mem16
sdiv dest:r32 src:mem32
sdiv dest:r16 src:imm8
sdiv dest:r32 src:imm8
sdiv dest:r32 src:imm16
sdiv dest:r16 src:mem8
sdiv dest:r32 src:mem8
sdiv dest:r32 src:mem16
sdiv dest:r32 src:imms8
sdiv dest:r32 src:imms16
sdiv dest:r32 src:mems8
sdiv dest:r32 src:mems16
"><div class="content">sdiv dest:r8 src:imm8</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xA_</td><td title="mod dest:r8 src:r8
"><div class="content">mod dest:r8 src:r8</div></td><td title="mod dest:r16 src:r16
"><div class="content">mod dest:r16 src:r16</div></td><td title="mod dest:r32 src:r32
"><div class="content">mod dest:r32 src:r32</div></td><td title="mod dest:r8 src:imm8
mod dest:r16 src:imm16
mod dest:r32 src:imm32
mod dest:r8 src:mem8
mod dest:r16 src:mem16
mod dest:r32 src:mem32
mod dest:r16 src:imm8
mod dest:r32 src:imm8
mod dest:r32 src:imm16
mod dest:r16 src:mem8
mod dest:r32 src:mem8
mod dest:r32 src:mem16
mod dest:r32 src:imms8
mod dest:r32 src:imms16
mod dest:r32 src:mems8
mod dest:r32 src:mems16
"><div class="content">mod dest:r8 src:imm8</div></td><td title="smod dest:r8 src:r8
"><div class="content">smod dest:r8 src:r8</div></td><td title="smod dest:r16 src:r16
"><div class="content">smod dest:r16 src:r16</div></td><td title="smod dest:r32 src:r32
"><div class="content">smod dest:r32 src:r32</div></td><td title="smod dest:r8 src:imm8
smod dest:r16 src:imm16
smod dest:r32 src:imm32
smod dest:r8 src:mem8
smod dest:r16 src:mem16
smod dest:r32 src:mem32
smod dest:r16 src:imm8
smod dest:r32 src:imm8
smod dest:r32 src:imm16
smod dest:r16 src:mem8
smod dest:r32 src:mem8
smod dest:r32 src:mem16
smod dest:r32 src:imms8
smod dest:r32 src:imms16
smod dest:r32 src:mems8
smod dest:r32 src:mems16
"><div class="content">smod dest:r8 src:imm8</div></td><td title="cmp dest:r8 src:r8
"><div class="content">cmp dest:r8 src:r8</div></td><td title="cmp dest:r16 src:r16
"><div class="content">cmp dest:r16 src:r16</div></td><td title="cmp dest:r32 src:r32
"><div class="content">cmp dest:r32 src:r32</div></td><td title="cmp dest:r8 src:imm8
cmp dest:r16 src:imm16
cmp dest:r32 src:imm32
cmp dest:r8 src:mem8
cmp dest:r16 src:mem16
cmp dest:r32 src:mem32
cmp dest:r16 src:imm8
cmp dest:r32 src:imm8
cmp dest:r32 src:imm16
cmp dest:r16 src:mem8
cmp dest:r32 src:mem8
cmp dest:r32 src:mem16
cmp dest:r32 src:imms8
cmp dest:r32 src:imms16
cmp dest:r32 src:mems8
cmp dest:r32 src:mems16
"><div class="content">cmp dest:r8 src:imm8</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xB_</td><td title="and dest:r8 src:r8
"><div class="content">and dest:r8 src:r8</div></td><td title="and dest:r16 src:r16
"><div class="content">and dest:r16 src:r16</div></td><td title="and dest:r32 src:r32
"><div class="content">and dest:r32 src:r32</div></td><td title="and dest:r8 src:imm8
and dest:r16 src:imm16
and dest:r32 src:imm32
and dest:r8 src:mem8
and dest:r16 src:mem16
and dest:r32 src:mem32
and dest:r16 src:imm8
and dest:r32 src:imm8
and dest:r32 src:imm16
and dest:r16 src:mem8
and dest:r32 src:mem8
and dest:r32 src:mem16
and dest:r32 src:imms8
and dest:r32 src:imms16
and dest:r32 src:mems8
and dest:r32 src:mems16
"><div class="content">and dest:r8 src:imm8</div></td><td title="or dest:r8 src:r8
"><div class="content">or dest:r8 src:r8</div></td><td title="or dest:r16 src:r16
"><div class="content">or dest:r16 src:r16</div></td><td title="or dest:r32 src:r32
"><div class="content">or dest:r32 src:r32</div></td><td title="or dest:r8 src:imm8
or dest:r16 src:imm16
or dest:r32 src:imm32
or dest:r8 src:mem8
or dest:r16 src:mem16
or dest:r32 src:mem32
or dest:r16 src:imm8
or dest:r32 src:imm8
or dest:r32 src:imm16
or dest:r16 src:mem8
or dest:r32 src:mem8
or dest:r32 src:mem16
or dest:r32 src:imms8
or dest:r32 src:imms16
or dest:r32 src:mems8
or dest:r32 src:mems16
"><div class="content">or dest:r8 src:imm8</div></td><td title="xor dest:r8 src:r8
"><div class="content">xor dest:r8 src:r8</div></td><td title="xor dest:r16 src:r16
"><div class="content">xor dest:r16 src:r16</div></td><td title="xor dest:r32 src:r32
"><div class="content">xor dest:r32 src:r32</div></td><td title="xor dest:r8 src:imm8
xor dest:r16 src:imm16
xor dest:r32 src:imm32
xor dest:r8 src:mem8
xor dest:r16 src:mem16
xor dest:r32 src:mem32
xor dest:r16 src:imm8
xor dest:r32 src:imm8
xor dest:r32 src:imm16
xor dest:r16 src:mem8
xor dest:r32 src:mem8
xor dest:r32 src:mem16
xor dest:r32 src:imms8
xor dest:r32 src:imms16
xor dest:r32 src:mems8
xor dest:r32 src:mems16
"><div class="content">xor dest:r8 src:imm8</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title="bt operand:r8
bt operand:r16
bt operand:r32
bt operand:mem8
bt operand:mem16
bt operand:mem32
btc operand:r8 bit:imm8
bts operand:r8 bit:imm8
btt operand:r8 bit:imm8
"><div class="content">bt operand:r8</div></td><td title="bsb bits:r8 operand:r32
bsb bits:r16 operand:r32
bsb bits:r32 operand:r32
bsb bits:mem8 operand:r32
bsb bits:mem16 operand:r32
bsb bits:mem32 operand:r32
bsf bits:r8 operand:r32
bsf bits:r16 operand:r32
bsf bits:r32 operand:r32
bsf bits:mem8 operand:r32
bsf bits:mem16 operand:r32
bsf bits:mem32 operand:r32
"><div class="content">bsb bits:r8 operand:r32</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xC_</td><td title="lsh dest:r8 src:r8
"><div class="content">lsh dest:r8 src:r8</div></td><td title="lsh dest:r16 src:r16
"><div class="content">lsh dest:r16 src:r16</div></td><td title="lsh dest:r32 src:r32
"><div class="content">lsh dest:r32 src:r32</div></td><td title="lsh dest:r8 src:imm8
lsh dest:r16 src:imm8
lsh dest:r32 src:imm8
lsh dest:r8 src:mem8
lsh dest:r16 src:mem16
lsh dest:r32 src:mem32
lsh dest:r16 src:mem8
lsh dest:r32 src:mem8
lsh dest:r32 src:mem16
rrot dest:r16 src:mem8
"><div class="content">lsh dest:r8 src:imm8</div></td><td title="rsh dest:r8 src:r8
"><div class="content">rsh dest:r8 src:r8</div></td><td title="rsh dest:r16 src:r16
"><div class="content">rsh dest:r16 src:r16</div></td><td title="rsh dest:r32 src:r32
"><div class="content">rsh dest:r32 src:r32</div></td><td title="rsh dest:r8 src:imm8
rsh dest:r16 src:imm8
rsh dest:r32 src:imm8
rsh dest:r8 src:mem8
rsh dest:r16 src:mem16
rsh dest:r32 src:mem32
rsh dest:r16 src:mem8
rsh dest:r32 src:mem8
rsh dest:r32 src:mem16
"><div class="content">rsh dest:r8 src:imm8</div></td><td title="lrot dest:r8 src:r8
"><div class="content">lrot dest:r8 src:r8</div></td><td title="lrot dest:r16 src:r16
"><div class="content">lrot dest:r16 src:r16</div></td><td title="lrot dest:r32 src:r32
"><div class="content">lrot dest:r32 src:r32</div></td><td title="lrot dest:r8 src:imm8
lrot dest:r16 src:imm8
lrot dest:r32 src:imm8
lrot dest:r8 src:mem8
lrot dest:r16 src:mem16
lrot dest:r32 src:mem32
lrot dest:r16 src:mem8
lrot dest:r32 src:mem8
lrot dest:r32 src:mem16
"><div class="content">lrot dest:r8 src:imm8</div></td><td title="rrot dest:r8 src:r8
"><div class="content">rrot dest:r8 src:r8</div></td><td title="rrot dest:r16 src:r16
"><div class="content">rrot dest:r16 src:r16</div></td><td title="rrot dest:r32 src:r32
"><div class="content">rrot dest:r32 src:r32</div></td><td title="rrot dest:r8 src:imm8
rrot dest:r16 src:imm8
rrot dest:r32 src:imm8
rrot dest:r8 src:mem8
rrot dest:r16 src:mem16
rrot dest:r32 src:mem32
rrot dest:r32 src:mem8
rrot dest:r32 src:mem16
"><div class="content">rrot dest:r8 src:imm8</div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xD_</td><td title="fmvd desthi:r32 destlo:r32 source:fpr
fmvd dest:fpr sourcehi:r32 sourcelo:r32
fmvd dest:mem64 source:fpr
fmvd dest:fpr source:mem64
fmvs dest:r32 source:fpr
fmvs dest:fpr source:r32
fmvs dest:fpr source:imm32
fmvs dest:mem32 source:fpr
fmvs dest:fpr source:mem32
fpopd dest:fpr
fpops dest:fpr
fpshd source:fpr
fpshs source:fpr
xchg opr1:fpr opr2:fpr
"><div class="content">fmvd desthi:r32 destlo:r32 source:fpr</div></td><td title="fadc dest:fpr opr1:fpr opr2:fpr
fadd dest:fpr opr1:fpr opr2:fpr
faddi dest:fpr opr1:fpr opr2:r32
fdec operand:fpr
fdiv dest:fpr opr1:fpr opr2:fpr
fdsbb dest:fpr opr1:fpr opr2:fpr opr3:fpr
fdsub dest:fpr opr1:fpr opr2:fpr opr3:fpr
finc operand:fpr
fmadc dest:fpr opr1:fpr opr2:fpr opr3:fpr
fmadd dest:fpr opr1:fpr opr2:fpr opr3:fpr
fmod dest:fpr opr1:fpr opr2:fpr
fmul dest:fpr opr1:fpr opr2:fpr
fneg operand:fpr
fsbb dest:fpr opr1:fpr opr2:fpr
fsub dest:fpr opr1:fpr opr2:fpr
fsubi dest:fpr opr1:fpr opr2:r32
"><div class="content">fadc dest:fpr opr1:fpr opr2:fpr</div></td><td title="f2xm1 dest:fpr x:fpr
facos dest:fpr source:fpr
fasin dest:fpr source:fpr
fatan dest:fpr source:fpr
fatan2 dest:fpr y:fpr x:fpr
fcbrt dest:fpr source:fpr
fcmp dest:r32 opr1:fpr opr2:fpr
fcmpi dest:r32 opr1:fpr opr2:r32
fcos dest:fpr source:fpr
flog dest:fpr source:fpr
flog2 dest:fpr source:fpr
flog2x dest:fpr source:fpr x:fpr
fsin dest:fpr source:fpr
fsqrt dest:fpr source:fpr
ftan dest:fpr source:fpr
fxam dest:r32 operand:fpr
"><div class="content">f2xm1 dest:fpr x:fpr</div></td><td title="fceil dest:fpr source:fpr
fcvfb dest:fpr source:r8
fcvfh dest:fpr source:r16
fcvfsb dest:fpr source:r8
fcvfsh dest:fpr source:r16
fcvfsw dest:fpr source:r32
fcvfw dest:fpr source:r32
fcvtb dest:r8 source:fpr
fcvth dest:r16 source:fpr
fcvtsb dest:r8 source:fpr
fcvtsh dest:r16 source:fpr
fcvtsw dest:r32 source:fpr
fcvtw dest:r32 source:fpr
ffloor dest:fpr source:fpr
fround dest:fpr source:fpr
ftrunc dest:fpr source:fpr
"><div class="content">fceil dest:fpr source:fpr</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title="fsteq dest:r32 reg1:fpr reg2:fpr
fsteqz dest:r32 operand:fpr
fstreqz dest:r32 reg1:fpr reg2:fpr
fstes dest:r32 operand:fpr
fstge dest:r32 reg1:fpr reg2:fpr
fstgez dest:r32 operand:fpr
fstgt dest:r32 reg1:fpr reg2:fpr
fstgtz dest:r32 operand:fpr
fstle dest:r32 reg1:fpr reg2:fpr
fstlez dest:r32 operand:fpr
fstlt dest:r32 reg1:fpr reg2:fpr
fstltz dest:r32 operand:fpr
fstne dest:r32 reg1:fpr reg2:fpr
fstnez dest:r32 operand:fpr
fstns dest:r32 operand:fpr
fstrnez dest:r32 reg1:fpr reg2:fpr
"><div class="content">fsteq dest:r32 reg1:fpr reg2:fpr</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title="bswap operand:r16
"><div class="content">bswap operand:r16</div></td><td title="bswap operand:r32
"><div class="content">bswap operand:r32</div></td><td title=""><div class="content"></div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xE_</td><td title="inc operand:r8
"><div class="content">inc operand:r8</div></td><td title="inc operand:r16
"><div class="content">inc operand:r16</div></td><td title="inc operand:r32
"><div class="content">inc operand:r32</div></td><td title=""><div class="content"></div></td><td title="dec operand:r8
"><div class="content">dec operand:r8</div></td><td title="dec operand:r16
"><div class="content">dec operand:r16</div></td><td title="dec operand:r32
"><div class="content">dec operand:r32</div></td><td title=""><div class="content"></div></td><td title="neg operand:r8
"><div class="content">neg operand:r8</div></td><td title="neg operand:r16
"><div class="content">neg operand:r16</div></td><td title="neg operand:r32
"><div class="content">neg operand:r32</div></td><td title=""><div class="content"></div></td><td title="not operand:r8
"><div class="content">not operand:r8</div></td><td title="not operand:r16
"><div class="content">not operand:r16</div></td><td title="not operand:r32
"><div class="content">not operand:r32</div></td><td title=""><div class="content"></div></td></tr><tr><td style="background-color:green; font-weight:bold; color:white;">0xF_</td><td title="in dest:r8 port:r16
"><div class="content">in dest:r8 port:r16</div></td><td title="in dest:r16 port:r16
"><div class="content">in dest:r16 port:r16</div></td><td title="in dest:r32 port:r16
"><div class="content">in dest:r32 port:r16</div></td><td title="in dest:r8 port:imm8
in dest:r16 port:imm8
in dest:r32 port:imm8
in dest:r8 port:imm16
in dest:r16 port:imm16
in dest:r32 port:imm16
"><div class="content">in dest:r8 port:imm8</div></td><td title="out port:r16 source:r8
"><div class="content">out port:r16 source:r8</div></td><td title="out port:r16 source:r16
"><div class="content">out port:r16 source:r16</div></td><td title="out port:r16 source:r32
"><div class="content">out port:r16 source:r32</div></td><td title="out port:imm8 source:r8
out port:imm8 source:r16
out port:imm8 source:r32
out port:imm16 source:r8
out port:imm16 source:r16
out port:imm16 source:r32
"><div class="content">out port:imm8 source:r8</div></td><td title="halt
"><div class="content">halt</div></td><td title="wait
"><div class="content">wait</div></td><td title="stop
"><div class="content">stop</div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td><td title=""><div class="content"></div></td></tr></table><br/><br/><h1>adc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>80</td><td> dest:regm, src:rego</td><td>adc dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>81</td><td> dest:regm, src:rego</td><td>adc dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>82</td><td> dest:regm, src:rego</td><td>adc dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>83 0_</td><td> dest:regm, src:mv8</td><td>adc dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>83 1_</td><td> dest:regm, src:mv16</td><td>adc dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>83 2_</td><td> dest:regm, src:mv32</td><td>adc dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>83 3_</td><td> dest:regm, src:mem</td><td>adc dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>83 4_</td><td> dest:regm, src:mem</td><td>adc dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>83 5_</td><td> dest:regm, src:mem</td><td>adc dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>83 6_</td><td> dest:regm, src:mv8</td><td>adc dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>83 7_</td><td> dest:regm, src:mv8</td><td>adc dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>83 8_</td><td> dest:regm, src:mv16</td><td>adc dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>83 9_</td><td> dest:regm, src:mem</td><td>adc dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>83 A_</td><td> dest:regm, src:mem</td><td>adc dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>83 B_</td><td> dest:regm, src:mem</td><td>adc dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>83 C_</td><td> dest:regm, src:mv8</td><td>adc dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>83 D_</td><td> dest:regm, src:mv16</td><td>adc dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>83 E_</td><td> dest:regm, src:mv8</td><td>adc dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>83 F_</td><td> dest:regm, src:mv16</td><td>adc dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Adds src value with carry to dest<br/><h3>Flags Affected</h3>CF VF ZF NF OF <br/><br/><hr/><h1>add</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>84</td><td> dest:regm, src:rego</td><td>add dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>85</td><td> dest:regm, src:rego</td><td>add dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>86</td><td> dest:regm, src:rego</td><td>add dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>87 0_</td><td> dest:regm, src:mv8</td><td>add dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>87 1_</td><td> dest:regm, src:mv16</td><td>add dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>87 2_</td><td> dest:regm, src:mv32</td><td>add dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>87 3_</td><td> dest:regm, src:mem</td><td>add dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>87 4_</td><td> dest:regm, src:mem</td><td>add dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>87 5_</td><td> dest:regm, src:mem</td><td>add dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>87 6_</td><td> dest:regm, src:mv8</td><td>add dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>87 7_</td><td> dest:regm, src:mv8</td><td>add dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>87 8_</td><td> dest:regm, src:mv16</td><td>add dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>87 9_</td><td> dest:regm, src:mem</td><td>add dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>87 A_</td><td> dest:regm, src:mem</td><td>add dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>87 B_</td><td> dest:regm, src:mem</td><td>add dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>87 C_</td><td> dest:regm, src:mv8</td><td>add dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>87 D_</td><td> dest:regm, src:mv16</td><td>add dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>87 E_</td><td> dest:regm, src:mv8</td><td>add dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>87 F_</td><td> dest:regm, src:mv16</td><td>add dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Adds src value to dest<br/><h3>Flags Affected</h3>CF VF ZF NF OF <br/><br/><hr/><h1>and</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>B0</td><td> dest:regm, src:rego</td><td>and dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>B1</td><td> dest:regm, src:rego</td><td>and dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>B2</td><td> dest:regm, src:rego</td><td>and dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>B3 0_</td><td> dest:regm, src:mv8</td><td>and dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>B3 1_</td><td> dest:regm, src:mv16</td><td>and dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>B3 2_</td><td> dest:regm, src:mv32</td><td>and dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>B3 3_</td><td> dest:regm, src:mem</td><td>and dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>B3 4_</td><td> dest:regm, src:mem</td><td>and dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>B3 5_</td><td> dest:regm, src:mem</td><td>and dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>B3 6_</td><td> dest:regm, src:mv8</td><td>and dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>B3 7_</td><td> dest:regm, src:mv8</td><td>and dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>B3 8_</td><td> dest:regm, src:mv16</td><td>and dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>B3 9_</td><td> dest:regm, src:mem</td><td>and dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>B3 A_</td><td> dest:regm, src:mem</td><td>and dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>B3 B_</td><td> dest:regm, src:mem</td><td>and dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>B3 C_</td><td> dest:regm, src:mv8</td><td>and dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>B3 D_</td><td> dest:regm, src:mv16</td><td>and dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>B3 E_</td><td> dest:regm, src:mv8</td><td>and dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>B3 F_</td><td> dest:regm, src:mv16</td><td>and dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Do bitwise operation 'and' between src and dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>ba</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>2B</td><td> offset:regm</td><td>ba offset:r32</td><td>1</td><td></td></tr><tr><td>2C</td><td> offset:mv32</td><td>ba offset:imm32</td><td>1</td><td></td></tr><tr><td>2D /c</td><td> offset:mv32</td><td>ba offset:imm32</td><td>1</td><td></td></tr><tr><td>2E /co</td><td> comparator:regm, offset:mv32</td><td>ba comparator:r32, offset:imm32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>br</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>28</td><td> offset:mv16</td><td>br offset:imm16</td><td>1</td><td></td></tr><tr><td>29 /c</td><td> offset:mv16</td><td>br offset:imm16</td><td>1</td><td></td></tr><tr><td>2A /co</td><td> comparator:regm, offset:mv16</td><td>br comparator:r32, offset:imm16</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>bsb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BF 6_</td><td> bits:rego2, operand:regm1</td><td>bsb bits:r8, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 7_</td><td> bits:rego2, operand:regm1</td><td>bsb bits:r16, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 8_</td><td> bits:rego2, operand:regm1</td><td>bsb bits:r32, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 9_</td><td> bits:mem, operand:regm1</td><td>bsb bits:mem8, operand:r32</td><td>1</td><td></td></tr><tr><td>BF A_</td><td> bits:mem, operand:regm1</td><td>bsb bits:mem16, operand:r32</td><td>1</td><td></td></tr><tr><td>BF B_</td><td> bits:mem, operand:regm1</td><td>bsb bits:mem32, operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Scans from back for bit set in operand value and retrives the ammount of clear bits<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>bsf</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BF 0_</td><td> bits:rego2, operand:regm1</td><td>bsf bits:r8, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 1_</td><td> bits:rego2, operand:regm1</td><td>bsf bits:r16, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 2_</td><td> bits:rego2, operand:regm1</td><td>bsf bits:r32, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 3_</td><td> bits:mem, operand:regm1</td><td>bsf bits:mem8, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 4_</td><td> bits:mem, operand:regm1</td><td>bsf bits:mem16, operand:r32</td><td>1</td><td></td></tr><tr><td>BF 5_</td><td> bits:mem, operand:regm1</td><td>bsf bits:mem32, operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Scans from front for bit set in operand value and retrives the ammount of clear bits<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>bswap</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>DD</td><td> operand:regm</td><td>bswap operand:r16</td><td>1</td><td></td></tr><tr><td>DE</td><td> operand:regm</td><td>bswap operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Swap bytes order in operand<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>bt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BE 0_</td><td> operand:regm</td><td>bt operand:r8</td><td>1</td><td></td></tr><tr><td>BE 1_</td><td> operand:regm</td><td>bt operand:r16</td><td>1</td><td></td></tr><tr><td>BE 2_</td><td> operand:regm</td><td>bt operand:r32</td><td>1</td><td></td></tr><tr><td>BE 3_</td><td> operand:regm</td><td>bt operand:mem8</td><td>1</td><td></td></tr><tr><td>BE 4_</td><td> operand:regm</td><td>bt operand:mem16</td><td>1</td><td></td></tr><tr><td>BE 5_</td><td> operand:regm</td><td>bt operand:mem32</td><td>1</td><td></td></tr></table><h3>Description</h3>Do a bit test operation on operand<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>btc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BE 7_</td><td> operand:regm, bit:mv8</td><td>btc operand:r8, bit:imm8</td><td>1</td><td></td></tr></table><h3>Description</h3>Clears the bit of operand<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>bts</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BE 6_</td><td> operand:regm, bit:mv8</td><td>bts operand:r8, bit:imm8</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the bit of operand<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>btt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>BE 8_</td><td> operand:regm, bit:mv8</td><td>btt operand:r8, bit:imm8</td><td>1</td><td></td></tr></table><h3>Description</h3>Toggles the bit of operand<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>clrb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>13</td><td></td><td>clrb</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Borrow<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clrc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>11</td><td></td><td>clrc</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Carry<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clri</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>0F</td><td></td><td>clri</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables external interruptions<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clrn</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>17</td><td></td><td>clrn</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Negative<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clro</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1B</td><td></td><td>clro</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Odd<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clrt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>3F</td><td></td><td>clrt</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables timer interruption<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clrv</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>15</td><td></td><td>clrv</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Overflow<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>clrz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>19</td><td></td><td>clrz</td><td>1</td><td></td></tr></table><h3>Description</h3>Disables flag Zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>cmp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>A8</td><td> dest:regm, src:rego</td><td>cmp dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>A9</td><td> dest:regm, src:rego</td><td>cmp dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>AA</td><td> dest:regm, src:rego</td><td>cmp dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>AB 0_</td><td> dest:regm, src:mv8</td><td>cmp dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>AB 1_</td><td> dest:regm, src:mv16</td><td>cmp dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>AB 2_</td><td> dest:regm, src:mv32</td><td>cmp dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>AB 3_</td><td> dest:regm, src:mem</td><td>cmp dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>AB 4_</td><td> dest:regm, src:mem</td><td>cmp dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>AB 5_</td><td> dest:regm, src:mem</td><td>cmp dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>AB 6_</td><td> dest:regm, src:mv8</td><td>cmp dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>AB 7_</td><td> dest:regm, src:mv8</td><td>cmp dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>AB 8_</td><td> dest:regm, src:mv16</td><td>cmp dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>AB 9_</td><td> dest:regm, src:mem</td><td>cmp dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>AB A_</td><td> dest:regm, src:mem</td><td>cmp dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>AB B_</td><td> dest:regm, src:mem</td><td>cmp dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>AB C_</td><td> dest:regm, src:mv8</td><td>cmp dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>AB D_</td><td> dest:regm, src:mv16</td><td>cmp dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>AB E_</td><td> dest:regm, src:mv8</td><td>cmp dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>AB F_</td><td> dest:regm, src:mv16</td><td>cmp dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Compares src value to dest<br/><h3>Flags Affected</h3>BF VF ZF NF OF <br/><br/><hr/><h1>cvbth</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4C</td><td> dest:regm, src:rego</td><td>cvbth dest:r16, src:r8</td><td>1</td><td></td></tr><tr><td>4D 0_</td><td> dest:regm, src:mv8</td><td>cvbth dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>4D 1_</td><td> dest:regm, src:mem</td><td>cvbth dest:r16, src:mem8</td><td>1</td><td></td></tr></table><h3>Description</h3>Converts a byte value to half by signal extension<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>cvbtw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>48</td><td> dest:regm, src:rego</td><td>cvbtw dest:r32, src:r8</td><td>1</td><td></td></tr><tr><td>49 0_</td><td> dest:regm, src:mv8</td><td>cvbtw dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>49 1_</td><td> dest:regm, src:mem</td><td>cvbtw dest:r32, src:mem8</td><td>1</td><td></td></tr></table><h3>Description</h3>Converts a byte value to word by signal extension<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>cvhtw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4A</td><td> dest:regm, src:rego</td><td>cvhtw dest:r32, src:r16</td><td>1</td><td></td></tr><tr><td>4B 0_</td><td> dest:regm, src:mv16</td><td>cvhtw dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>4B 1_</td><td> dest:regm, src:mem</td><td>cvhtw dest:r32, src:mem16</td><td>1</td><td></td></tr></table><h3>Description</h3>Converts a half value to word by signal extension<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>debug</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>02</td><td></td><td>debug</td><td>1</td><td></td></tr></table><h3>Description</h3>Do a Debug Interruption<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>dec</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>E4</td><td> operand:regm</td><td>dec operand:r8</td><td>1</td><td></td></tr><tr><td>E5</td><td> operand:regm</td><td>dec operand:r16</td><td>1</td><td></td></tr><tr><td>E6</td><td> operand:regm</td><td>dec operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Decrements value in operand<br/><h3>Flags Affected</h3>VF ZF NF OF <br/><br/><hr/><h1>div</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>98</td><td> dest:regm, src:rego</td><td>div dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>99</td><td> dest:regm, src:rego</td><td>div dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>9A</td><td> dest:regm, src:rego</td><td>div dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>9B 0_</td><td> dest:regm, src:mv8</td><td>div dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>9B 1_</td><td> dest:regm, src:mv16</td><td>div dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>9B 2_</td><td> dest:regm, src:mv32</td><td>div dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>9B 3_</td><td> dest:regm, src:mem</td><td>div dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>9B 4_</td><td> dest:regm, src:mem</td><td>div dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>9B 5_</td><td> dest:regm, src:mem</td><td>div dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>9B 6_</td><td> dest:regm, src:mv8</td><td>div dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>9B 7_</td><td> dest:regm, src:mv8</td><td>div dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>9B 8_</td><td> dest:regm, src:mv16</td><td>div dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>9B 9_</td><td> dest:regm, src:mem</td><td>div dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>9B A_</td><td> dest:regm, src:mem</td><td>div dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>9B B_</td><td> dest:regm, src:mem</td><td>div dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>9B C_</td><td> dest:regm, src:mv8</td><td>div dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>9B D_</td><td> dest:regm, src:mv16</td><td>div dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>9B E_</td><td> dest:regm, src:mv8</td><td>div dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>9B F_</td><td> dest:regm, src:mv16</td><td>div dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Divides src value to dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>enter</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>34</td><td></td><td>enter</td><td>1</td><td></td></tr><tr><td>35</td><td> size:mv16</td><td>enter size:imm16</td><td>1</td><td></td></tr><tr><td>36</td><td> size:regm</td><td>enter size:r16</td><td>1</td><td></td></tr></table><h3>Description</h3>Creates and enters in a procedure frame<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>f2xm1</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 C_</td><td> dest:regm1, x:regm2</td><td>f2xm1 dest:fpr, x:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fadc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 0_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fadc dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>CF <br/><br/><hr/><h1>fadd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 1_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fadd dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>faddi</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 2_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>faddi dest:fpr, opr1:fpr, opr2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>facos</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 7_</td><td> dest:regm1, source:regm2</td><td>facos dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fasin</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 6_</td><td> dest:regm1, source:regm2</td><td>fasin dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fatan</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 8_</td><td> dest:regm1, source:regm2</td><td>fatan dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fatan2</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 8_</td><td> dest:regm1, y:regm2, x:rego2</td><td>fatan2 dest:fpr, y:fpr, x:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcbrt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 B_</td><td> dest:regm1, source:regm2</td><td>fcbrt dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fceil</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 1_</td><td> dest:regm1, source:regm2</td><td>fceil dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcmp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 0_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fcmp dest:r32, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcmpi</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 1_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fcmpi dest:r32, opr1:fpr, opr2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcos</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 4_</td><td> dest:regm1, source:regm2</td><td>fcos dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 9_</td><td> dest:regm1, source:regm2</td><td>fcvfb dest:fpr, source:r8</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 A_</td><td> dest:regm1, source:regm2</td><td>fcvfh dest:fpr, source:r16</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfsb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 C_</td><td> dest:regm1, source:regm2</td><td>fcvfsb dest:fpr, source:r8</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfsh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 D_</td><td> dest:regm1, source:regm2</td><td>fcvfsh dest:fpr, source:r16</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfsw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 E_</td><td> dest:regm1, source:regm2</td><td>fcvfsw dest:fpr, source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvfw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 B_</td><td> dest:regm1, source:regm2</td><td>fcvfw dest:fpr, source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvtb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 3_</td><td> dest:regm1, source:regm2</td><td>fcvtb dest:r8, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvth</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 4_</td><td> dest:regm1, source:regm2</td><td>fcvth dest:r16, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvtsb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 6_</td><td> dest:regm1, source:regm2</td><td>fcvtsb dest:r8, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvtsh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 7_</td><td> dest:regm1, source:regm2</td><td>fcvtsh dest:r16, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvtsw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 8_</td><td> dest:regm1, source:regm2</td><td>fcvtsw dest:r32, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fcvtw</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 5_</td><td> dest:regm1, source:regm2</td><td>fcvtw dest:r32, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fdec</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 E_</td><td> operand:regm</td><td>fdec operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fdiv</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 9_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fdiv dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fdsbb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 A_</td><td> dest:regm1, opr1:regm2, opr2:rego2, opr3:rego3</td><td>fdsbb dest:fpr, opr1:fpr, opr2:fpr, opr3:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>BF <br/><br/><hr/><h1>fdsub</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 B_</td><td> dest:regm1, opr1:regm2, opr2:rego2, opr3:rego3</td><td>fdsub dest:fpr, opr1:fpr, opr2:fpr, opr3:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>ffloor</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 0_</td><td> dest:regm1, source:regm2</td><td>ffloor dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>finc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 D_</td><td> operand:regm</td><td>finc operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>flog</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 D_</td><td> dest:regm1, source:regm2</td><td>flog dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>flog2</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 E_</td><td> dest:regm1, source:regm2</td><td>flog2 dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>flog2x</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 F_</td><td> dest:regm1, source:regm2, x:rego2</td><td>flog2x dest:fpr, source:fpr, x:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fmadc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 7_</td><td> dest:regm1, opr1:regm2, opr2:rego2, opr3:rego3</td><td>fmadc dest:fpr, opr1:fpr, opr2:fpr, opr3:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>CF <br/><br/><hr/><h1>fmadd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 8_</td><td> dest:regm1, opr1:regm2, opr2:rego2, opr3:rego3</td><td>fmadd dest:fpr, opr1:fpr, opr2:fpr, opr3:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fmod</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 C_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fmod dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fmul</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 6_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fmul dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fmvd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 5_</td><td> desthi:regm2, destlo:regm1, source:rego2</td><td>fmvd desthi:r32, destlo:r32, source:fpr</td><td>1</td><td></td></tr><tr><td>D0 6_</td><td> dest:regm1, sourcehi:rego2, sourcelo:regm2</td><td>fmvd dest:fpr, sourcehi:r32, sourcelo:r32</td><td>1</td><td></td></tr><tr><td>D0 7_</td><td> dest:mem, source:regm</td><td>fmvd dest:mem64, source:fpr</td><td>1</td><td></td></tr><tr><td>D0 8_</td><td> dest:regm, source:mem</td><td>fmvd dest:fpr, source:mem64</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fmvs</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 0_</td><td> dest:regm1, source:regm2</td><td>fmvs dest:r32, source:fpr</td><td>1</td><td></td></tr><tr><td>D0 1_</td><td> dest:regm1, source:regm2</td><td>fmvs dest:fpr, source:r32</td><td>1</td><td></td></tr><tr><td>D0 2_</td><td> dest:regm, source:mv32</td><td>fmvs dest:fpr, source:imm32</td><td>1</td><td></td></tr><tr><td>D0 3_</td><td> dest:mem, source:regm</td><td>fmvs dest:mem32, source:fpr</td><td>1</td><td></td></tr><tr><td>D0 4_</td><td> dest:regm, source:mem</td><td>fmvs dest:fpr, source:mem32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fneg</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 F_</td><td> operand:regm</td><td>fneg operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fpopd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 A_</td><td> dest:regm</td><td>fpopd dest:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fpops</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 9_</td><td> dest:regm</td><td>fpops dest:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fpshd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 C_</td><td> source:regm</td><td>fpshd source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fpshs</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D0 B_</td><td> source:regm</td><td>fpshs source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fround</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 2_</td><td> dest:regm1, source:regm2</td><td>fround dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsbb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 3_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fsbb dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>BF <br/><br/><hr/><h1>fsin</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 3_</td><td> dest:regm1, source:regm2</td><td>fsin dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsqrt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 A_</td><td> dest:regm1, source:regm2</td><td>fsqrt dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsub</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 4_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fsub dest:fpr, opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>ftan</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 5_</td><td> dest:regm1, source:regm2</td><td>ftan dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>ftrunc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D3 F_</td><td> dest:regm1, source:regm2</td><td>ftrunc dest:fpr, source:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fxam</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D2 2_</td><td> dest:regm1, operand:regm2</td><td>fxam dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsteq</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 0_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fsteq dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsteqz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 6_</td><td> dest:regm1, operand:regm2</td><td>fsteqz dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstreqz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 7_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstreqz dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is nearly rounded by reg2 equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstes</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 E_</td><td> dest:regm1, operand:regm2</td><td>fstes dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand signal is equivalent to negative flag, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstge</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 4_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstge dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is greater or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstgez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 C_</td><td> dest:regm1, operand:regm2</td><td>fstgez dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is greater or equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstgt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 2_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstgt dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is greater than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstgtz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 A_</td><td> dest:regm1, operand:regm2</td><td>fstgtz dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is greater than zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstle</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 5_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstle dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is lesser or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstlez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 D_</td><td> dest:regm1, operand:regm2</td><td>fstlez dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is lesser or equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstlt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 3_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstlt dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is lesser than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstltz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 B_</td><td> dest:regm1, operand:regm2</td><td>fstltz dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is greater than zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstne</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 1_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstne dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is not equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstnez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 8_</td><td> dest:regm1, operand:regm2</td><td>fstnez dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand is not equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstns</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 F_</td><td> dest:regm1, operand:regm2</td><td>fstns dest:r32, operand:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if operand signal is not equivalent to negative flag, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fstrnez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D7 9_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>fstrnez dest:r32, reg1:fpr, reg2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>Floating point, sets the register value to 1 if reg1 is nearly rounded by reg2 not equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>fsubi</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>D1 5_</td><td> dest:regm1, opr1:regm2, opr2:rego2</td><td>fsubi dest:fpr, opr1:fpr, opr2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>halt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>F8</td><td></td><td>halt</td><td>1</td><td></td></tr></table><h3>Description</h3>Stops the processor<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>hmul</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>94</td><td> dest:regm1, high:rego1, src:rego2</td><td>hmul dest:r32, high:r32, src:r32</td><td>1</td><td></td></tr><tr><td>95</td><td> dest:regm, high:rego, src:mem</td><td>hmul dest:r32, high:r32, src:mem32</td><td>1</td><td></td></tr></table><h3>Description</h3>Multiplies src value to dest and stores high product part<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>hsmul</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>96</td><td> dest:regm1, high:rego1, src:rego2</td><td>hsmul dest:r32, high:r32, src:r32</td><td>1</td><td></td></tr><tr><td>97</td><td> dest:regm, high:rego, src:mem</td><td>hsmul dest:r32, high:r32, src:mem32</td><td>1</td><td></td></tr></table><h3>Description</h3>Multiplies with sign extension to 64-bit src value to dest and stores high product part<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>in</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>F0</td><td> dest:regm, port:regm</td><td>in dest:r8, port:r16</td><td>1</td><td></td></tr><tr><td>F1</td><td> dest:regm, port:regm</td><td>in dest:r16, port:r16</td><td>1</td><td></td></tr><tr><td>F2</td><td> dest:regm, port:regm</td><td>in dest:r32, port:r16</td><td>1</td><td></td></tr><tr><td>F3 0_</td><td> dest:regm, port:mv8</td><td>in dest:r8, port:imm8</td><td>1</td><td></td></tr><tr><td>F3 1_</td><td> dest:regm, port:mv8</td><td>in dest:r16, port:imm8</td><td>1</td><td></td></tr><tr><td>F3 2_</td><td> dest:regm, port:mv8</td><td>in dest:r32, port:imm8</td><td>1</td><td></td></tr><tr><td>F3 3_</td><td> dest:regm, port:mv16</td><td>in dest:r8, port:imm16</td><td>1</td><td></td></tr><tr><td>F3 4_</td><td> dest:regm, port:mv16</td><td>in dest:r16, port:imm16</td><td>1</td><td></td></tr><tr><td>F3 5_</td><td> dest:regm, port:mv16</td><td>in dest:r32, port:imm16</td><td>1</td><td></td></tr></table><h3>Description</h3>Reads value from device port to register<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>inc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>E0</td><td> operand:regm</td><td>inc operand:r8</td><td>1</td><td></td></tr><tr><td>E1</td><td> operand:regm</td><td>inc operand:r16</td><td>1</td><td></td></tr><tr><td>E2</td><td> operand:regm</td><td>inc operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Increments value in operand<br/><h3>Flags Affected</h3>VF ZF NF OF <br/><br/><hr/><h1>int</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>32</td><td></td><td>int</td><td>1</td><td></td></tr></table><h3>Description</h3>Calls for a Software Interruption<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>iret</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>31</td><td></td><td>iret</td><td>1</td><td></td></tr></table><h3>Description</h3>Returns from a interruption call<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>ja</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>23</td><td> offset:regm</td><td>ja offset:r32</td><td>1</td><td></td></tr><tr><td>24</td><td> offset:mv32</td><td>ja offset:imm32</td><td>1</td><td></td></tr><tr><td>25 /c</td><td> offset:mv32</td><td>ja offset:imm32</td><td>1</td><td></td></tr><tr><td>26 /co</td><td> comparator:regm, offset:mv32</td><td>ja comparator:r32, offset:imm32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jr</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>20</td><td> offset:mv16</td><td>jr offset:imm16</td><td>1</td><td></td></tr><tr><td>21 /c</td><td> offset:mv16</td><td>jr offset:imm16</td><td>1</td><td></td></tr><tr><td>22 /co</td><td> comparator:regm, offset:mv16</td><td>jr comparator:r32, offset:imm16</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jadp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>0A</td><td> address:mv32</td><td>jadp address:imm32</td><td>1</td><td></td></tr><tr><td>0B</td><td> address:regm</td><td>jadp address:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Jumps to a absolute address and disable pagining<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jads</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>06</td><td> address:mv32</td><td>jads address:imm32</td><td>1</td><td></td></tr><tr><td>07</td><td> address:regm</td><td>jads address:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Jumps to a absolute address and disable segmentation<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jaep</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>08</td><td> address:mv32</td><td>jaep address:imm32</td><td>1</td><td></td></tr><tr><td>09</td><td> address:regm</td><td>jaep address:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Jumps to a absolute address and enable pagining<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jaes</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>04</td><td> address:mv32</td><td>jaes address:imm32</td><td>1</td><td></td></tr><tr><td>05</td><td> address:regm</td><td>jaes address:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Jumps to a absolute address and enable segmentation<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>jasp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>0C</td><td> address:mv32</td><td>jasp address:imm32</td><td>1</td><td></td></tr><tr><td>0D</td><td> address:regm</td><td>jasp address:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Jumps to a absolute address and enable security protection<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>lea</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>60</td><td> dest:regm, base:rego</td><td>lea dest:r8, base:r32</td><td>1</td><td></td></tr><tr><td>61</td><td> dest:regm, base:rego</td><td>lea dest:r16, base:r32</td><td>1</td><td></td></tr><tr><td>62</td><td> dest:regm, base:rego</td><td>lea dest:r32, base:r32</td><td>1</td><td></td></tr><tr><td>63 0_</td><td> dest:regm, base:mem</td><td>lea dest:r8, base:mem8</td><td>1</td><td></td></tr><tr><td>63 1_</td><td> dest:regm, base:mem</td><td>lea dest:r16, base:mem16</td><td>1</td><td></td></tr><tr><td>63 2_</td><td> dest:regm, base:mem</td><td>lea dest:r32, base:mem32</td><td>1</td><td></td></tr><tr><td>64</td><td> dest:regm, base:rego, offset:mv16</td><td>lea dest:r8, base:r32, offset:imms16</td><td>1</td><td></td></tr><tr><td>65</td><td> dest:regm, base:rego, offset:mv16</td><td>lea dest:r16, base:r32, offset:imms16</td><td>1</td><td></td></tr><tr><td>66</td><td> dest:regm, base:rego, offset:mv16</td><td>lea dest:r32, base:r32, offset:imms16</td><td>1</td><td></td></tr><tr><td>67</td><td> dest:regm, base:rego, offset:mv32</td><td>lea dest:r32, base:r32, offset:imms32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>leave</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>37</td><td></td><td>leave</td><td>1</td><td></td></tr></table><h3>Description</h3>Leaves the current procedure frame<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>lrot</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>C8</td><td> dest:regm, src:rego</td><td>lrot dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>C9</td><td> dest:regm, src:rego</td><td>lrot dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>CA</td><td> dest:regm, src:rego</td><td>lrot dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>CB 0_</td><td> dest:regm, src:mv8</td><td>lrot dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>CB 1_</td><td> dest:regm, src:mv8</td><td>lrot dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>CB 2_</td><td> dest:regm, src:mv8</td><td>lrot dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>CB 3_</td><td> dest:regm, src:mem</td><td>lrot dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>CB 4_</td><td> dest:regm, src:mem</td><td>lrot dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>CB 5_</td><td> dest:regm, src:mem</td><td>lrot dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>CB 9_</td><td> dest:regm, src:mem</td><td>lrot dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>CB A_</td><td> dest:regm, src:mem</td><td>lrot dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>CB B_</td><td> dest:regm, src:mem</td><td>lrot dest:r32, src:mem16</td><td>1</td><td></td></tr></table><h3>Description</h3>Left rotate dest operand by source<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>lsh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>C0</td><td> dest:regm, src:rego</td><td>lsh dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>C1</td><td> dest:regm, src:rego</td><td>lsh dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>C2</td><td> dest:regm, src:rego</td><td>lsh dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>C3 0_</td><td> dest:regm, src:mv8</td><td>lsh dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>C3 1_</td><td> dest:regm, src:mv8</td><td>lsh dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>C3 2_</td><td> dest:regm, src:mv8</td><td>lsh dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>C3 3_</td><td> dest:regm, src:mem</td><td>lsh dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>C3 4_</td><td> dest:regm, src:mem</td><td>lsh dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>C3 5_</td><td> dest:regm, src:mem</td><td>lsh dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>C3 9_</td><td> dest:regm, src:mem</td><td>lsh dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>C3 A_</td><td> dest:regm, src:mem</td><td>lsh dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>C3 B_</td><td> dest:regm, src:mem</td><td>lsh dest:r32, src:mem16</td><td>1</td><td></td></tr></table><h3>Description</h3>Left shift dest operand by source<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>mod</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>A0</td><td> dest:regm, src:rego</td><td>mod dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>A1</td><td> dest:regm, src:rego</td><td>mod dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>A2</td><td> dest:regm, src:rego</td><td>mod dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>A3 0_</td><td> dest:regm, src:mv8</td><td>mod dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>A3 1_</td><td> dest:regm, src:mv16</td><td>mod dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>A3 2_</td><td> dest:regm, src:mv32</td><td>mod dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>A3 3_</td><td> dest:regm, src:mem</td><td>mod dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>A3 4_</td><td> dest:regm, src:mem</td><td>mod dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>A3 5_</td><td> dest:regm, src:mem</td><td>mod dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>A3 6_</td><td> dest:regm, src:mv8</td><td>mod dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>A3 7_</td><td> dest:regm, src:mv8</td><td>mod dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>A3 8_</td><td> dest:regm, src:mv16</td><td>mod dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>A3 9_</td><td> dest:regm, src:mem</td><td>mod dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>A3 A_</td><td> dest:regm, src:mem</td><td>mod dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>A3 B_</td><td> dest:regm, src:mem</td><td>mod dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>A3 C_</td><td> dest:regm, src:mv8</td><td>mod dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>A3 D_</td><td> dest:regm, src:mv16</td><td>mod dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>A3 E_</td><td> dest:regm, src:mv8</td><td>mod dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>A3 F_</td><td> dest:regm, src:mv16</td><td>mod dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Gets the division remainder from src value to dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>mov</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>70</td><td> dest:regm, source:rego</td><td>mov dest:r8, source:r8</td><td>1</td><td></td></tr><tr><td>71</td><td> dest:regm, source:rego</td><td>mov dest:r16, source:r16</td><td>1</td><td></td></tr><tr><td>72</td><td> dest:regm, source:rego</td><td>mov dest:r32, source:r32</td><td>1</td><td></td></tr><tr><td>73 0_</td><td> dest:regm, source:mv8</td><td>mov dest:r8, source:imm8</td><td>1</td><td></td></tr><tr><td>73 1_</td><td> dest:regm, source:mv16</td><td>mov dest:r16, source:imm16</td><td>1</td><td></td></tr><tr><td>73 2_</td><td> dest:regm, source:mv32</td><td>mov dest:r32, source:imm32</td><td>1</td><td></td></tr><tr><td>73 3_</td><td> dest:regm, source:mv8</td><td>mov dest:r32, source:imms8</td><td>1</td><td></td></tr><tr><td>73 4_</td><td> dest:regm, source:mv16</td><td>mov dest:r32, source:imms16</td><td>1</td><td></td></tr><tr><td>73 5_</td><td> dest:regm, source:mv8</td><td>mov dest:r16, source:imms8</td><td>1</td><td></td></tr><tr><td>73 6_</td><td> dest:regm, source:mem</td><td>mov dest:r8, source:mem8</td><td>1</td><td></td></tr><tr><td>73 7_</td><td> dest:regm, source:mem</td><td>mov dest:r16, source:mem16</td><td>1</td><td></td></tr><tr><td>73 8_</td><td> dest:regm, source:mem</td><td>mov dest:r32, source:mem32</td><td>1</td><td></td></tr><tr><td>73 9_</td><td> dest:regm, source:mv8</td><td>mov dest:r16, source:imm8</td><td>1</td><td></td></tr><tr><td>73 A_</td><td> dest:regm, source:mv8</td><td>mov dest:r32, source:imm8</td><td>1</td><td></td></tr><tr><td>73 B_</td><td> dest:regm, source:mv16</td><td>mov dest:r32, source:imm16</td><td>1</td><td></td></tr><tr><td>73 C_</td><td> dest:regm, source:mem</td><td>mov dest:r16, source:mem8</td><td>1</td><td></td></tr><tr><td>73 D_</td><td> dest:regm, source:mem</td><td>mov dest:r32, source:mem8</td><td>1</td><td></td></tr><tr><td>73 E_</td><td> dest:regm, source:mem</td><td>mov dest:r32, source:mem16</td><td>1</td><td></td></tr><tr><td>77 0_</td><td> dest:mem, source:regm</td><td>mov dest:mem8, source:r8</td><td>1</td><td></td></tr><tr><td>77 1_</td><td> dest:mem, source:regm</td><td>mov dest:mem16, source:r16</td><td>1</td><td></td></tr><tr><td>77 2_</td><td> dest:mem, source:regm</td><td>mov dest:mem32, source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Moves a value from a operand to another<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mul</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>90</td><td> dest:regm, src:rego</td><td>mul dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>91</td><td> dest:regm, src:rego</td><td>mul dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>92</td><td> dest:regm, src:rego</td><td>mul dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>93 0_</td><td> dest:regm, src:mv8</td><td>mul dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>93 1_</td><td> dest:regm, src:mv16</td><td>mul dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>93 2_</td><td> dest:regm, src:mv32</td><td>mul dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>93 3_</td><td> dest:regm, src:mem</td><td>mul dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>93 4_</td><td> dest:regm, src:mem</td><td>mul dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>93 5_</td><td> dest:regm, src:mem</td><td>mul dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>93 6_</td><td> dest:regm, src:mv8</td><td>mul dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>93 7_</td><td> dest:regm, src:mv8</td><td>mul dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>93 8_</td><td> dest:regm, src:mv16</td><td>mul dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>93 9_</td><td> dest:regm, src:mem</td><td>mul dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>93 A_</td><td> dest:regm, src:mem</td><td>mul dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>93 B_</td><td> dest:regm, src:mem</td><td>mul dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>93 C_</td><td> dest:regm, src:mv8</td><td>mul dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>93 D_</td><td> dest:regm, src:mv16</td><td>mul dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>93 E_</td><td> dest:regm, src:mv8</td><td>mul dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>93 F_</td><td> dest:regm, src:mv16</td><td>mul dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Multiplies src value to dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>mvab</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 6_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvab dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 6_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvab dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 6_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvab dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is above than reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvae</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 8_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvae dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 8_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvae dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 8_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvae dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is above or equal to reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvbe</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 9_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvbe dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 9_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvbe dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 9_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvbe dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is below or equal to reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvbl</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 7_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvbl dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 7_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvbl dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 7_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvbl dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is below than reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mveq</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 0_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mveq dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 0_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mveq dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 0_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mveq dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 and reg2 are equal<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mveqz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 A_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mveqz dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 A_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mveqz dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 A_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mveqz dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is equal to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvfir</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>3A</td><td> dest:regm, source:rego</td><td>mvfir dest:r32, source:ir</td><td>1</td><td></td></tr></table><h3>Description</h3>Moves data from Interruption Register to General Purpose Registers<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvfisp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>3C</td><td> dest:regm</td><td>mvfisp dest:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move Interruption Stack Pointer register data to a General Purpose Register<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvge</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 4_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvge dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 4_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvge dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 4_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvge dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is greater or equal to reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvgez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 E_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mvgez dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 E_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvgez dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 E_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvgez dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is greater or equal to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvgt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 2_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvgt dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 2_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvgt dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 2_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvgt dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is greater than reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvgtz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 C_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mvgtz dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 C_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvgtz dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 C_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvgtz dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is greater than zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvle</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 5_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvle dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 5_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvle dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 5_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvle dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is lesser or equal to reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvlez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 F_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mvlez dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 F_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvlez dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 F_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvlez dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is lesser or equal to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvlt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 3_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvlt dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 3_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvlt dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 3_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvlt dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is lesser than reg2<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvltz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 D_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mvltz dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 D_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvltz dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 D_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvltz dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is lesser than zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvne</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 1_</td><td> dest:regm1, data:mv8, reg1:regm2, reg2:rego2</td><td>mvne dest:r8, data:imm8, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>45 1_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvne dest:r16, data:imm16, reg1:r32, reg2:r32</td><td>1</td><td></td></tr><tr><td>46 1_</td><td> dest:regm1, data:mv16, reg1:regm2, reg2:rego2</td><td>mvne dest:r32, data:imm32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 and reg2 are not equal<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvnez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>44 B_</td><td> dest:regm1, data:mv8, reg1:regm2</td><td>mvnez dest:r8, data:imm8, reg1:r32</td><td>1</td><td></td></tr><tr><td>45 B_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvnez dest:r16, data:imm16, reg1:r32</td><td>1</td><td></td></tr><tr><td>46 B_</td><td> dest:regm1, data:mv16, reg1:regm2</td><td>mvnez dest:r32, data:imm32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move immediate data to register if the reg1 is not equal to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvtisp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>3D</td><td> source:regm</td><td>mvtisp source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move General Purpose Register data to Interruption Stack Pointer register<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvtitd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>39 2_</td><td> source:regm</td><td>mvtitd source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move register data to register Interruption Table Descriptor<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvtptd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>39 1_</td><td> source:regm</td><td>mvtptd source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move register data to register Pagining Table Descriptor<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvtsr</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>38</td><td> dest:rego, source:regm</td><td>mvtsr dest:sr, source:r8</td><td>1</td><td></td></tr></table><h3>Description</h3>Move register data to register segment SS<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>mvtstd</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>39 0_</td><td> source:regm</td><td>mvtstd source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Move register data to register Segment Table Descriptor<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>neg</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>E8</td><td> operand:regm</td><td>neg operand:r8</td><td>1</td><td></td></tr><tr><td>E9</td><td> operand:regm</td><td>neg operand:r16</td><td>1</td><td></td></tr><tr><td>EA</td><td> operand:regm</td><td>neg operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Inverts value signal in operand<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>nop</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>00</td><td></td><td>nop</td><td>1</td><td></td></tr></table><h3>Description</h3>Don't do any operation<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>not</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>EC</td><td> operand:regm</td><td>not operand:r8</td><td>1</td><td></td></tr><tr><td>ED</td><td> operand:regm</td><td>not operand:r16</td><td>1</td><td></td></tr><tr><td>EE</td><td> operand:regm</td><td>not operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Inverts value bits in operand<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>out</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>F4</td><td> port:regm, source:regm</td><td>out port:r16, source:r8</td><td>1</td><td></td></tr><tr><td>F5</td><td> port:regm, source:regm</td><td>out port:r16, source:r16</td><td>1</td><td></td></tr><tr><td>F6</td><td> port:regm, source:regm</td><td>out port:r16, source:r32</td><td>1</td><td></td></tr><tr><td>F7 0_</td><td> port:mv8, source:regm</td><td>out port:imm8, source:r8</td><td>1</td><td></td></tr><tr><td>F7 1_</td><td> port:mv8, source:regm</td><td>out port:imm8, source:r16</td><td>1</td><td></td></tr><tr><td>F7 2_</td><td> port:mv8, source:regm</td><td>out port:imm8, source:r32</td><td>1</td><td></td></tr><tr><td>F7 3_</td><td> port:mv16, source:regm</td><td>out port:imm16, source:r8</td><td>1</td><td></td></tr><tr><td>F7 4_</td><td> port:mv16, source:regm</td><td>out port:imm16, source:r16</td><td>1</td><td></td></tr><tr><td>F7 5_</td><td> port:mv16, source:regm</td><td>out port:imm16, source:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Writes register value to device port<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>or</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>B4</td><td> dest:regm, src:rego</td><td>or dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>B5</td><td> dest:regm, src:rego</td><td>or dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>B6</td><td> dest:regm, src:rego</td><td>or dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>B7 0_</td><td> dest:regm, src:mv8</td><td>or dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>B7 1_</td><td> dest:regm, src:mv16</td><td>or dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>B7 2_</td><td> dest:regm, src:mv32</td><td>or dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>B7 3_</td><td> dest:regm, src:mem</td><td>or dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>B7 4_</td><td> dest:regm, src:mem</td><td>or dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>B7 5_</td><td> dest:regm, src:mem</td><td>or dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>B7 6_</td><td> dest:regm, src:mv8</td><td>or dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>B7 7_</td><td> dest:regm, src:mv8</td><td>or dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>B7 8_</td><td> dest:regm, src:mv16</td><td>or dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>B7 9_</td><td> dest:regm, src:mem</td><td>or dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>B7 A_</td><td> dest:regm, src:mem</td><td>or dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>B7 B_</td><td> dest:regm, src:mem</td><td>or dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>B7 C_</td><td> dest:regm, src:mv8</td><td>or dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>B7 D_</td><td> dest:regm, src:mv16</td><td>or dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>B7 E_</td><td> dest:regm, src:mv8</td><td>or dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>B7 F_</td><td> dest:regm, src:mv16</td><td>or dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Do bitwise operation 'or' between src and dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>pnop</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>01</td><td></td><td>pnop</td><td>1</td><td></td></tr></table><h3>Description</h3>Don't do any operation, but interrupt if program is in Protected Mode<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>pop</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>50</td><td> dest:regm</td><td>pop dest:r8</td><td>1</td><td></td></tr><tr><td>51</td><td> dest:regm</td><td>pop dest:r16</td><td>1</td><td></td></tr><tr><td>52</td><td> dest:regm</td><td>pop dest:r32</td><td>1</td><td></td></tr><tr><td>53 0_</td><td> dest:mem</td><td>pop dest:mem8</td><td>1</td><td></td></tr><tr><td>53 1_</td><td> dest:mem</td><td>pop dest:mem16</td><td>1</td><td></td></tr><tr><td>53 2_</td><td> dest:mem</td><td>pop dest:mem32</td><td>1</td><td></td></tr></table><h3>Description</h3>Pops a value from stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>poplst</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>5B</td><td></td><td>poplst</td><td>1</td><td></td></tr></table><h3>Description</h3>Pops the lesser half of Program Status Register from stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>popst</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>5C</td><td></td><td>popst</td><td>1</td><td></td></tr></table><h3>Description</h3>Pops the entire Program Status Register from stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>psh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>54</td><td> source:regm</td><td>psh source:r8</td><td>1</td><td></td></tr><tr><td>55</td><td> source:regm</td><td>psh source:r16</td><td>1</td><td></td></tr><tr><td>56</td><td> source:regm</td><td>psh source:r32</td><td>1</td><td></td></tr><tr><td>57 0_</td><td> source:mem</td><td>psh source:mem8</td><td>1</td><td></td></tr><tr><td>57 1_</td><td> source:mem</td><td>psh source:mem16</td><td>1</td><td></td></tr><tr><td>57 2_</td><td> source:mem</td><td>psh source:mem32</td><td>1</td><td></td></tr><tr><td>58</td><td> source:mv8</td><td>psh source:imm8</td><td>1</td><td></td></tr><tr><td>59</td><td> source:mv16</td><td>psh source:imm16</td><td>1</td><td></td></tr><tr><td>5A</td><td> source:mv32</td><td>psh source:imm32</td><td>1</td><td></td></tr></table><h3>Description</h3>Pushes a value to stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>pshlst</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>5D</td><td></td><td>pshlst</td><td>1</td><td></td></tr></table><h3>Description</h3>Pushes the lesser half of Program Status Register to stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>pshst</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>5E</td><td></td><td>pshst</td><td>1</td><td></td></tr></table><h3>Description</h3>Pushes the entire Program Status Register to stack<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>ret</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>30</td><td></td><td>ret</td><td>1</td><td></td></tr></table><h3>Description</h3>Returns from a branched jump<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>rrot</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>CC</td><td> dest:regm, src:rego</td><td>rrot dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>CD</td><td> dest:regm, src:rego</td><td>rrot dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>CE</td><td> dest:regm, src:rego</td><td>rrot dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>CF 0_</td><td> dest:regm, src:mv8</td><td>rrot dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>CF 1_</td><td> dest:regm, src:mv8</td><td>rrot dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>CF 2_</td><td> dest:regm, src:mv8</td><td>rrot dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>CF 3_</td><td> dest:regm, src:mem</td><td>rrot dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>CF 4_</td><td> dest:regm, src:mem</td><td>rrot dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>CF 5_</td><td> dest:regm, src:mem</td><td>rrot dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>C3 9_</td><td> dest:regm, src:mem</td><td>rrot dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>CF A_</td><td> dest:regm, src:mem</td><td>rrot dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>CF B_</td><td> dest:regm, src:mem</td><td>rrot dest:r32, src:mem16</td><td>1</td><td></td></tr></table><h3>Description</h3>Right rotate dest operand by source<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>rsh</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>C4</td><td> dest:regm, src:rego</td><td>rsh dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>C5</td><td> dest:regm, src:rego</td><td>rsh dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>C6</td><td> dest:regm, src:rego</td><td>rsh dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>C7 0_</td><td> dest:regm, src:mv8</td><td>rsh dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>C7 1_</td><td> dest:regm, src:mv8</td><td>rsh dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>C7 2_</td><td> dest:regm, src:mv8</td><td>rsh dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>C7 3_</td><td> dest:regm, src:mem</td><td>rsh dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>C7 4_</td><td> dest:regm, src:mem</td><td>rsh dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>C7 5_</td><td> dest:regm, src:mem</td><td>rsh dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>C7 9_</td><td> dest:regm, src:mem</td><td>rsh dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>C7 A_</td><td> dest:regm, src:mem</td><td>rsh dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>C7 B_</td><td> dest:regm, src:mem</td><td>rsh dest:r32, src:mem16</td><td>1</td><td></td></tr></table><h3>Description</h3>Right shift dest operand by source<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>sbb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>88</td><td> dest:regm, src:rego</td><td>sbb dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>89</td><td> dest:regm, src:rego</td><td>sbb dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>8A</td><td> dest:regm, src:rego</td><td>sbb dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>8B 0_</td><td> dest:regm, src:mv8</td><td>sbb dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>8B 1_</td><td> dest:regm, src:mv16</td><td>sbb dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>8B 2_</td><td> dest:regm, src:mv32</td><td>sbb dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>8B 3_</td><td> dest:regm, src:mem</td><td>sbb dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>8B 4_</td><td> dest:regm, src:mem</td><td>sbb dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>8B 5_</td><td> dest:regm, src:mem</td><td>sbb dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>8B 6_</td><td> dest:regm, src:mv8</td><td>sbb dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>8B 7_</td><td> dest:regm, src:mv8</td><td>sbb dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>8B 8_</td><td> dest:regm, src:mv16</td><td>sbb dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>8B 9_</td><td> dest:regm, src:mem</td><td>sbb dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>8B A_</td><td> dest:regm, src:mem</td><td>sbb dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>8B B_</td><td> dest:regm, src:mem</td><td>sbb dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>8B C_</td><td> dest:regm, src:mv8</td><td>sbb dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>8B D_</td><td> dest:regm, src:mv16</td><td>sbb dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>8B E_</td><td> dest:regm, src:mv8</td><td>sbb dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>8B F_</td><td> dest:regm, src:mv16</td><td>sbb dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Subtracts src value with borrow from dest<br/><h3>Flags Affected</h3>BF VF ZF NF OF <br/><br/><hr/><h1>sdiv</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>9C</td><td> dest:regm, src:rego</td><td>sdiv dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>9D</td><td> dest:regm, src:rego</td><td>sdiv dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>9E</td><td> dest:regm, src:rego</td><td>sdiv dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>9F 0_</td><td> dest:regm, src:mv8</td><td>sdiv dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>9F 1_</td><td> dest:regm, src:mv16</td><td>sdiv dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>9F 2_</td><td> dest:regm, src:mv32</td><td>sdiv dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>9F 3_</td><td> dest:regm, src:mem</td><td>sdiv dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>9F 4_</td><td> dest:regm, src:mem</td><td>sdiv dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>9F 5_</td><td> dest:regm, src:mem</td><td>sdiv dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>9F 6_</td><td> dest:regm, src:mv8</td><td>sdiv dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>9F 7_</td><td> dest:regm, src:mv8</td><td>sdiv dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>9F 8_</td><td> dest:regm, src:mv16</td><td>sdiv dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>9F 9_</td><td> dest:regm, src:mem</td><td>sdiv dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>9F A_</td><td> dest:regm, src:mem</td><td>sdiv dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>9F B_</td><td> dest:regm, src:mem</td><td>sdiv dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>9F C_</td><td> dest:regm, src:mv8</td><td>sdiv dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>9F D_</td><td> dest:regm, src:mv16</td><td>sdiv dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>9F E_</td><td> dest:regm, src:mv8</td><td>sdiv dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>9F F_</td><td> dest:regm, src:mv16</td><td>sdiv dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Divides with sign extension src value to dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>sea</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>68</td><td> base:rego, dest:regm</td><td>sea base:r32, dest:r8</td><td>1</td><td></td></tr><tr><td>69</td><td> base:rego, dest:regm</td><td>sea base:r32, dest:r16</td><td>1</td><td></td></tr><tr><td>6A</td><td> base:rego, dest:regm</td><td>sea base:r32, dest:r32</td><td>1</td><td></td></tr><tr><td>6B 0_</td><td> base:mem, dest:regm</td><td>sea base:mem8, dest:r8</td><td>1</td><td></td></tr><tr><td>6B 1_</td><td> base:mem, dest:regm</td><td>sea base:mem16, dest:r16</td><td>1</td><td></td></tr><tr><td>6B 2_</td><td> base:mem, dest:regm</td><td>sea base:mem32, dest:r32</td><td>1</td><td></td></tr><tr><td>6C</td><td> base:rego, offset:mv16, dest:regm</td><td>sea base:r32, offset:imms16, dest:r8</td><td>1</td><td></td></tr><tr><td>6D</td><td> base:rego, offset:mv16, dest:regm</td><td>sea base:r32, offset:imms16, dest:r16</td><td>1</td><td></td></tr><tr><td>6E</td><td> base:rego, offset:mv16, dest:regm</td><td>sea base:r32, offset:imms16, dest:r32</td><td>1</td><td></td></tr><tr><td>67</td><td> base:rego, offset:mv32, dest:regm</td><td>sea base:r32, offset:imms32, dest:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>setb</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>12</td><td></td><td>setb</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Borrow<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>setc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>10</td><td></td><td>setc</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Carry<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>seti</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>0E</td><td></td><td>seti</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables external interruptions<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>setn</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>16</td><td></td><td>setn</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Negative<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>seto</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1A</td><td></td><td>seto</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Odd<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>sett</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>3E</td><td></td><td>sett</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables timer interruption<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>setv</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>14</td><td></td><td>setv</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Overflow<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>setz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>18</td><td></td><td>setz</td><td>1</td><td></td></tr></table><h3>Description</h3>Enables flag Zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>smod</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>A4</td><td> dest:regm, src:rego</td><td>smod dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>A5</td><td> dest:regm, src:rego</td><td>smod dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>A6</td><td> dest:regm, src:rego</td><td>smod dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>A7 0_</td><td> dest:regm, src:mv8</td><td>smod dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>A7 1_</td><td> dest:regm, src:mv16</td><td>smod dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>A7 2_</td><td> dest:regm, src:mv32</td><td>smod dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>A7 3_</td><td> dest:regm, src:mem</td><td>smod dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>A7 4_</td><td> dest:regm, src:mem</td><td>smod dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>A7 5_</td><td> dest:regm, src:mem</td><td>smod dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>A7 6_</td><td> dest:regm, src:mv8</td><td>smod dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>A7 7_</td><td> dest:regm, src:mv8</td><td>smod dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>A7 8_</td><td> dest:regm, src:mv16</td><td>smod dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>A7 9_</td><td> dest:regm, src:mem</td><td>smod dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>A7 A_</td><td> dest:regm, src:mem</td><td>smod dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>A7 B_</td><td> dest:regm, src:mem</td><td>smod dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>A7 C_</td><td> dest:regm, src:mv8</td><td>smod dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>A7 D_</td><td> dest:regm, src:mv16</td><td>smod dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>A7 E_</td><td> dest:regm, src:mv8</td><td>smod dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>A7 F_</td><td> dest:regm, src:mv16</td><td>smod dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Gets the division remainder with sign extension from src value to dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/><h1>stab</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 6_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stab dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is above than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stae</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 8_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stae dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is above or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stbe</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 9_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stbe dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is below or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stbl</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 7_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stbl dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is below than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>steq</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 0_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>steq dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>steqz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F A_</td><td> dest:regm1, reg1:regm2</td><td>steqz dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stge</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 4_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stge dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is greater or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stgez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F E_</td><td> dest:regm1, reg1:regm2</td><td>stgez dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is greater or equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stgt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 2_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stgt dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is greater than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stgtz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F C_</td><td> dest:regm1, reg1:regm2</td><td>stgtz dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is greater than zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stop</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>FA</td><td></td><td>stop</td><td>1</td><td></td></tr></table><h3>Description</h3>Stops the processor and sends signal to stop the entire system<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stle</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 5_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stle dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is lesser or equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stlez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F F_</td><td> dest:regm1, reg1:regm2</td><td>stlez dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is lesser or equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stlt</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 3_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stlt dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is lesser than reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stltz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F D_</td><td> dest:regm1, reg1:regm2</td><td>stltz dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is lesser than zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stne</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F 1_</td><td> dest:regm1, reg1:regm2, reg2:rego2</td><td>stne dest:r32, reg1:r32, reg2:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is not equal to reg2, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>stnez</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>4F B_</td><td> dest:regm1, reg1:regm2</td><td>stnez dest:r32, reg1:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>Sets the register value to 1 if reg1 is not equal to zero, otherwise sets to zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>sub</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>8C</td><td> dest:regm, src:rego</td><td>sub dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>8D</td><td> dest:regm, src:rego</td><td>sub dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>8E</td><td> dest:regm, src:rego</td><td>sub dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>8F 0_</td><td> dest:regm, src:mv8</td><td>sub dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>8F 1_</td><td> dest:regm, src:mv16</td><td>sub dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>8F 2_</td><td> dest:regm, src:mv32</td><td>sub dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>8F 3_</td><td> dest:regm, src:mem</td><td>sub dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>8F 4_</td><td> dest:regm, src:mem</td><td>sub dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>8F 5_</td><td> dest:regm, src:mem</td><td>sub dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>8F 6_</td><td> dest:regm, src:mv8</td><td>sub dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>8F 7_</td><td> dest:regm, src:mv8</td><td>sub dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>8F 8_</td><td> dest:regm, src:mv16</td><td>sub dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>8F 9_</td><td> dest:regm, src:mem</td><td>sub dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>8F A_</td><td> dest:regm, src:mem</td><td>sub dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>8F B_</td><td> dest:regm, src:mem</td><td>sub dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>8F C_</td><td> dest:regm, src:mv8</td><td>sub dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>8F D_</td><td> dest:regm, src:mv16</td><td>sub dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>8F E_</td><td> dest:regm, src:mv8</td><td>sub dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>8F F_</td><td> dest:regm, src:mv16</td><td>sub dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Subtracts src value from dest<br/><h3>Flags Affected</h3>BF VF ZF NF OF <br/><br/><hr/><h1>togc</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1C</td><td></td><td>togc</td><td>1</td><td></td></tr></table><h3>Description</h3>Toggles flag Carry<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>togn</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1D</td><td></td><td>togn</td><td>1</td><td></td></tr></table><h3>Description</h3>Toggles flag Negative<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>togo</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1F</td><td></td><td>togo</td><td>1</td><td></td></tr></table><h3>Description</h3>Toggles flag Odd<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>togz</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>1E</td><td></td><td>togz</td><td>1</td><td></td></tr></table><h3>Description</h3>Toggles flag Zero<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>updfp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>5F</td><td></td><td>updfp</td><td>1</td><td></td></tr></table><h3>Description</h3>Updates the Frame Pointer register with the Stack Pointer register<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>wait</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>F9</td><td></td><td>wait</td><td>1</td><td></td></tr></table><h3>Description</h3>Wait for interruption signal<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>xbch</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>2F</td><td> operand:regm</td><td>xbch operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>xchg</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>78</td><td> opr1:regm, opr2:rego</td><td>xchg opr1:r8, opr2:r8</td><td>1</td><td></td></tr><tr><td>79</td><td> opr1:regm, opr2:rego</td><td>xchg opr1:r16, opr2:r16</td><td>1</td><td></td></tr><tr><td>7A</td><td> opr1:regm, opr2:rego</td><td>xchg opr1:r32, opr2:r32</td><td>1</td><td></td></tr><tr><td>7B 0_</td><td> opr1:mem, opr2:regm</td><td>xchg opr1:mem8, opr2:r8</td><td>1</td><td></td></tr><tr><td>7B 1_</td><td> opr1:mem, opr2:regm</td><td>xchg opr1:mem16, opr2:r16</td><td>1</td><td></td></tr><tr><td>7B 2_</td><td> opr1:mem, opr2:regm</td><td>xchg opr1:mem32, opr2:r32</td><td>1</td><td></td></tr><tr><td>D0 D_</td><td> opr1:regm1, opr2:regm2</td><td>xchg opr1:fpr, opr2:fpr</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>xjmp</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>27</td><td> operand:regm</td><td>xjmp operand:r32</td><td>1</td><td></td></tr></table><h3>Description</h3>undefined<br/><h3>Flags Affected</h3>None<br/><br/><hr/><h1>xor</h1><table><tr><td><b>Opcode</b></td><td><b>Encode</b></td><td><b>Instruction</b></td><td><b>Clocks</b></td><td><b>Description</b></td></tr><tr><td>B8</td><td> dest:regm, src:rego</td><td>xor dest:r8, src:r8</td><td>1</td><td></td></tr><tr><td>B9</td><td> dest:regm, src:rego</td><td>xor dest:r16, src:r16</td><td>1</td><td></td></tr><tr><td>BA</td><td> dest:regm, src:rego</td><td>xor dest:r32, src:r32</td><td>1</td><td></td></tr><tr><td>BB 0_</td><td> dest:regm, src:mv8</td><td>xor dest:r8, src:imm8</td><td>1</td><td></td></tr><tr><td>BB 1_</td><td> dest:regm, src:mv16</td><td>xor dest:r16, src:imm16</td><td>1</td><td></td></tr><tr><td>BB 2_</td><td> dest:regm, src:mv32</td><td>xor dest:r32, src:imm32</td><td>1</td><td></td></tr><tr><td>BB 3_</td><td> dest:regm, src:mem</td><td>xor dest:r8, src:mem8</td><td>1</td><td></td></tr><tr><td>BB 4_</td><td> dest:regm, src:mem</td><td>xor dest:r16, src:mem16</td><td>1</td><td></td></tr><tr><td>BB 5_</td><td> dest:regm, src:mem</td><td>xor dest:r32, src:mem32</td><td>1</td><td></td></tr><tr><td>BB 6_</td><td> dest:regm, src:mv8</td><td>xor dest:r16, src:imm8</td><td>1</td><td></td></tr><tr><td>BB 7_</td><td> dest:regm, src:mv8</td><td>xor dest:r32, src:imm8</td><td>1</td><td></td></tr><tr><td>BB 8_</td><td> dest:regm, src:mv16</td><td>xor dest:r32, src:imm16</td><td>1</td><td></td></tr><tr><td>BB 9_</td><td> dest:regm, src:mem</td><td>xor dest:r16, src:mem8</td><td>1</td><td></td></tr><tr><td>BB A_</td><td> dest:regm, src:mem</td><td>xor dest:r32, src:mem8</td><td>1</td><td></td></tr><tr><td>BB B_</td><td> dest:regm, src:mem</td><td>xor dest:r32, src:mem16</td><td>1</td><td></td></tr><tr><td>BB C_</td><td> dest:regm, src:mv8</td><td>xor dest:r32, src:imms8</td><td>1</td><td></td></tr><tr><td>BB D_</td><td> dest:regm, src:mv16</td><td>xor dest:r32, src:imms16</td><td>1</td><td></td></tr><tr><td>BB E_</td><td> dest:regm, src:mv8</td><td>xor dest:r32, src:mems8</td><td>1</td><td></td></tr><tr><td>BB F_</td><td> dest:regm, src:mv16</td><td>xor dest:r32, src:mems16</td><td>1</td><td></td></tr></table><h3>Description</h3>Do bitwise operation 'xor' between src and dest<br/><h3>Flags Affected</h3>ZF NF OF <br/><br/><hr/></body></html>