#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Mar 17 20:04:18 2018
# Process ID: 26744
# Current directory: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_decimator_0_0_synth_1
# Command line: vivado -log design_1_geralds_decimator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_geralds_decimator_0_0.tcl
# Log file: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_decimator_0_0_synth_1/design_1_geralds_decimator_0_0.vds
# Journal file: /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_decimator_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_geralds_decimator_0_0.tcl -notrace
Command: synth_design -top design_1_geralds_decimator_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26864 
WARNING: [Synth 8-2507] parameter declaration becomes local in geralds_decimator_v1_0_signal_in with formal parameter declaration list [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in geralds_decimator_v1_0_signal_out with formal parameter declaration list [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_out.v:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.824 ; gain = 81.250 ; free physical = 2037 ; free virtual = 33972
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_geralds_decimator_0_0' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_geralds_decimator_0_0/synth/design_1_geralds_decimator_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'geralds_decimator_v1_0' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0.v:4]
	Parameter CLK_TO_TARGET_FRQ_RATIO bound to: 2273 - type: integer 
	Parameter COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter FFT_SIZE bound to: 10 - type: integer 
	Parameter C_signal_in_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_signal_out_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_signal_out_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'geralds_decimator_v1_0_signal_in' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:77]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:119]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:120]
INFO: [Synth 8-256] done synthesizing module 'geralds_decimator_v1_0_signal_in' (1#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_in.v:4]
INFO: [Synth 8-638] synthesizing module 'geralds_decimator_v1_0_signal_out' [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_out.v:4]
	Parameter COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_out.v:109]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_out.v:106]
INFO: [Synth 8-256] done synthesizing module 'geralds_decimator_v1_0_signal_out' (2#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0_signal_out.v:4]
INFO: [Synth 8-256] done synthesizing module 'geralds_decimator_v1_0' (3#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_geralds_decimator_0_0' (4#1) [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_geralds_decimator_0_0/synth/design_1_geralds_decimator_0_0.v:56]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[7]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[6]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[5]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[4]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[3]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[2]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[1]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TDATA[0]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design geralds_decimator_v1_0_signal_in has unconnected port S_AXIS_TVALID
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.074 ; gain = 106.500 ; free physical = 2066 ; free virtual = 33996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.074 ; gain = 106.500 ; free physical = 2019 ; free virtual = 33966
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1586.934 ; gain = 0.000 ; free physical = 783 ; free virtual = 32742
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 741 ; free virtual = 32676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 740 ; free virtual = 32675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 721 ; free virtual = 32655
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initiate_txn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "is_last" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element packet_counter_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 623 ; free virtual = 32555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module geralds_decimator_v1_0_signal_out 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module geralds_decimator_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/initiate_txn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/is_last" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/packet_counter_reg was removed.  [/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ipshared/2a9b/src/geralds_decimator_v1_0.v:88]
INFO: [Synth 8-3917] design design_1_geralds_decimator_0_0 has port signal_in_tready driven by constant 1
INFO: [Synth 8-3917] design design_1_geralds_decimator_0_0 has port signal_out_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_geralds_decimator_0_0 has port signal_out_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_geralds_decimator_0_0 has port signal_out_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_geralds_decimator_0_0 has port signal_out_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_geralds_decimator_0_0 has unconnected port signal_in_tstrb[3]
WARNING: [Synth 8-3331] design design_1_geralds_decimator_0_0 has unconnected port signal_in_tstrb[2]
WARNING: [Synth 8-3331] design design_1_geralds_decimator_0_0 has unconnected port signal_in_tstrb[1]
WARNING: [Synth 8-3331] design design_1_geralds_decimator_0_0 has unconnected port signal_in_tstrb[0]
WARNING: [Synth 8-3331] design design_1_geralds_decimator_0_0 has unconnected port signal_in_tlast
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/geralds_decimator_v1_0_signal_out_inst/mst_exec_state_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/geralds_decimator_v1_0_signal_out_inst/mst_exec_state_reg[0]) is unused and will be removed from module design_1_geralds_decimator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 546 ; free virtual = 32483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 197 ; free virtual = 32034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 195 ; free virtual = 32032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 190 ; free virtual = 32027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 157 ; free virtual = 31994
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 156 ; free virtual = 31993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 154 ; free virtual = 31991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 154 ; free virtual = 31991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 151 ; free virtual = 31988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 156 ; free virtual = 31993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    33|
|3     |LUT2   |     2|
|4     |LUT3   |     3|
|5     |LUT4   |     9|
|6     |LUT5   |    36|
|7     |LUT6   |     4|
|8     |FDCE   |    77|
|9     |FDRE   |    35|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |   207|
|2     |  inst                                     |geralds_decimator_v1_0            |   207|
|3     |    geralds_decimator_v1_0_signal_out_inst |geralds_decimator_v1_0_signal_out |    37|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 156 ; free virtual = 31993
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.934 ; gain = 106.500 ; free physical = 197 ; free virtual = 32034
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.934 ; gain = 459.359 ; free physical = 202 ; free virtual = 32039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1586.934 ; gain = 471.941 ; free physical = 400 ; free virtual = 32169
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_decimator_0_0_synth_1/design_1_geralds_decimator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_geralds_decimator_0_0/design_1_geralds_decimator_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.runs/design_1_geralds_decimator_0_0_synth_1/design_1_geralds_decimator_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1610.945 ; gain = 0.000 ; free physical = 2044 ; free virtual = 33877
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 20:05:10 2018...
