{
  "module_name": "clk-rk3308.c",
  "hash_id": "4aab6da32367ba7ba339ee876f0be5238c27cdcb96b938eef6fd1e82a253c93c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/rockchip/clk-rk3308.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/syscore_ops.h>\n#include <dt-bindings/clock/rk3308-cru.h>\n#include \"clk.h\"\n\n#define RK3308_GRF_SOC_STATUS0\t\t0x380\n\nenum rk3308_plls {\n\tapll, dpll, vpll0, vpll1,\n};\n\nstatic struct rockchip_pll_rate_table rk3308_pll_rates[] = {\n\t \n\tRK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1584000000, 1, 66, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1560000000, 1, 65, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1536000000, 1, 64, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1512000000, 1, 63, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1488000000, 1, 62, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1464000000, 1, 61, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1440000000, 1, 60, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1416000000, 1, 59, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1392000000, 1, 58, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1368000000, 1, 57, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1344000000, 1, 56, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1320000000, 1, 55, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1296000000, 1, 54, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1272000000, 1, 53, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1248000000, 1, 52, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1200000000, 1, 50, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1188000000, 2, 99, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1104000000, 1, 46, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1100000000, 12, 550, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1000000000, 6, 500, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(984000000, 1, 82, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(960000000, 1, 80, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(936000000, 1, 78, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(912000000, 1, 76, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(900000000, 4, 300, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(888000000, 1, 74, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(864000000, 1, 72, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(840000000, 1, 70, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(816000000, 1, 68, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(800000000, 6, 400, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(700000000, 6, 350, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(696000000, 1, 58, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(624000000, 1, 52, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(600000000, 1, 75, 3, 1, 1, 0),\n\tRK3036_PLL_RATE(594000000, 2, 99, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(504000000, 1, 63, 3, 1, 1, 0),\n\tRK3036_PLL_RATE(500000000, 6, 250, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),\n\tRK3036_PLL_RATE(312000000, 1, 52, 2, 2, 1, 0),\n\tRK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(96000000, 1, 64, 4, 4, 1, 0),\n\t{   },\n};\n\n#define RK3308_DIV_ACLKM_MASK\t\t0x7\n#define RK3308_DIV_ACLKM_SHIFT\t\t12\n#define RK3308_DIV_PCLK_DBG_MASK\t0xf\n#define RK3308_DIV_PCLK_DBG_SHIFT\t8\n\n#define RK3308_CLKSEL0(_aclk_core, _pclk_dbg)\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t.reg = RK3308_CLKSEL_CON(0),\t\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_aclk_core, RK3308_DIV_ACLKM_MASK,\t\t\\\n\t\t\t     RK3308_DIV_ACLKM_SHIFT) |\t\t\t\\\n\t       HIWORD_UPDATE(_pclk_dbg, RK3308_DIV_PCLK_DBG_MASK,\t\\\n\t\t\t     RK3308_DIV_PCLK_DBG_SHIFT),\t\t\\\n}\n\n#define RK3308_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg)\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t.prate = _prate,\t\t\t\t\t\t\\\n\t.divs = {\t\t\t\t\t\t\t\\\n\t\tRK3308_CLKSEL0(_aclk_core, _pclk_dbg),\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\nstatic struct rockchip_cpuclk_rate_table rk3308_cpuclk_rates[] __initdata = {\n\tRK3308_CPUCLK_RATE(1608000000, 1, 7),\n\tRK3308_CPUCLK_RATE(1512000000, 1, 7),\n\tRK3308_CPUCLK_RATE(1488000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1416000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1392000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1296000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1200000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1104000000, 1, 5),\n\tRK3308_CPUCLK_RATE(1008000000, 1, 5),\n\tRK3308_CPUCLK_RATE(912000000, 1, 5),\n\tRK3308_CPUCLK_RATE(816000000, 1, 3),\n\tRK3308_CPUCLK_RATE(696000000, 1, 3),\n\tRK3308_CPUCLK_RATE(600000000, 1, 3),\n\tRK3308_CPUCLK_RATE(408000000, 1, 1),\n\tRK3308_CPUCLK_RATE(312000000, 1, 1),\n\tRK3308_CPUCLK_RATE(216000000,  1, 1),\n\tRK3308_CPUCLK_RATE(96000000, 1, 1),\n};\n\nstatic const struct rockchip_cpuclk_reg_data rk3308_cpuclk_data = {\n\t.core_reg[0] = RK3308_CLKSEL_CON(0),\n\t.div_core_shift[0] = 0,\n\t.div_core_mask[0] = 0xf,\n\t.num_cores = 1,\n\t.mux_core_alt = 1,\n\t.mux_core_main = 0,\n\t.mux_core_shift = 6,\n\t.mux_core_mask = 0x3,\n};\n\nPNAME(mux_pll_p)\t\t= { \"xin24m\" };\nPNAME(mux_usb480m_p)\t\t= { \"xin24m\", \"usb480m_phy\", \"clk_rtc32k\" };\nPNAME(mux_armclk_p)\t\t= { \"apll_core\", \"vpll0_core\", \"vpll1_core\" };\nPNAME(mux_dpll_vpll0_p)\t\t= { \"dpll\", \"vpll0\" };\nPNAME(mux_dpll_vpll0_xin24m_p)\t= { \"dpll\", \"vpll0\", \"xin24m\" };\nPNAME(mux_dpll_vpll0_vpll1_p)\t= { \"dpll\", \"vpll0\", \"vpll1\" };\nPNAME(mux_dpll_vpll0_vpll1_xin24m_p)\t= { \"dpll\", \"vpll0\", \"vpll1\", \"xin24m\" };\nPNAME(mux_dpll_vpll0_vpll1_usb480m_xin24m_p)\t= { \"dpll\", \"vpll0\", \"vpll1\", \"usb480m\", \"xin24m\" };\nPNAME(mux_vpll0_vpll1_p)\t= { \"vpll0\", \"vpll1\" };\nPNAME(mux_vpll0_vpll1_xin24m_p)\t= { \"vpll0\", \"vpll1\", \"xin24m\" };\nPNAME(mux_uart0_p)\t\t= { \"clk_uart0_src\", \"dummy\", \"clk_uart0_frac\" };\nPNAME(mux_uart1_p)\t\t= { \"clk_uart1_src\", \"dummy\", \"clk_uart1_frac\" };\nPNAME(mux_uart2_p)\t\t= { \"clk_uart2_src\", \"dummy\", \"clk_uart2_frac\" };\nPNAME(mux_uart3_p)\t\t= { \"clk_uart3_src\", \"dummy\", \"clk_uart3_frac\" };\nPNAME(mux_uart4_p)\t\t= { \"clk_uart4_src\", \"dummy\", \"clk_uart4_frac\" };\nPNAME(mux_dclk_vop_p)\t\t= { \"dclk_vop_src\", \"dclk_vop_frac\", \"xin24m\" };\nPNAME(mux_nandc_p)\t\t= { \"clk_nandc_div\", \"clk_nandc_div50\" };\nPNAME(mux_sdmmc_p)\t\t= { \"clk_sdmmc_div\", \"clk_sdmmc_div50\" };\nPNAME(mux_sdio_p)\t\t= { \"clk_sdio_div\", \"clk_sdio_div50\" };\nPNAME(mux_emmc_p)\t\t= { \"clk_emmc_div\", \"clk_emmc_div50\" };\nPNAME(mux_mac_p)\t\t= { \"clk_mac_src\", \"mac_clkin\" };\nPNAME(mux_mac_rmii_sel_p)\t= { \"clk_mac_rx_tx_div20\", \"clk_mac_rx_tx_div2\" };\nPNAME(mux_ddrstdby_p)\t\t= { \"clk_ddrphy1x_out\", \"clk_ddr_stdby_div4\" };\nPNAME(mux_rtc32k_p)\t\t= { \"xin32k\", \"clk_pvtm_32k\", \"clk_rtc32k_frac\", \"clk_rtc32k_div\" };\nPNAME(mux_usbphy_ref_p)\t\t= { \"xin24m\", \"clk_usbphy_ref_src\" };\nPNAME(mux_wifi_src_p)\t\t= { \"clk_wifi_dpll\", \"clk_wifi_vpll0\" };\nPNAME(mux_wifi_p)\t\t= { \"clk_wifi_osc\", \"clk_wifi_src\" };\nPNAME(mux_pdm_p)\t\t= { \"clk_pdm_src\", \"clk_pdm_frac\" };\nPNAME(mux_i2s0_8ch_tx_p)\t= { \"clk_i2s0_8ch_tx_src\", \"clk_i2s0_8ch_tx_frac\", \"mclk_i2s0_8ch_in\" };\nPNAME(mux_i2s0_8ch_tx_rx_p)\t= { \"clk_i2s0_8ch_tx_mux\", \"clk_i2s0_8ch_rx_mux\"};\nPNAME(mux_i2s0_8ch_tx_out_p)\t= { \"clk_i2s0_8ch_tx\", \"xin12m\" };\nPNAME(mux_i2s0_8ch_rx_p)\t= { \"clk_i2s0_8ch_rx_src\", \"clk_i2s0_8ch_rx_frac\", \"mclk_i2s0_8ch_in\" };\nPNAME(mux_i2s0_8ch_rx_tx_p)\t= { \"clk_i2s0_8ch_rx_mux\", \"clk_i2s0_8ch_tx_mux\"};\nPNAME(mux_i2s1_8ch_tx_p)\t= { \"clk_i2s1_8ch_tx_src\", \"clk_i2s1_8ch_tx_frac\", \"mclk_i2s1_8ch_in\" };\nPNAME(mux_i2s1_8ch_tx_rx_p)\t= { \"clk_i2s1_8ch_tx_mux\", \"clk_i2s1_8ch_rx_mux\"};\nPNAME(mux_i2s1_8ch_tx_out_p)\t= { \"clk_i2s1_8ch_tx\", \"xin12m\" };\nPNAME(mux_i2s1_8ch_rx_p)\t= { \"clk_i2s1_8ch_rx_src\", \"clk_i2s1_8ch_rx_frac\", \"mclk_i2s1_8ch_in\" };\nPNAME(mux_i2s1_8ch_rx_tx_p)\t= { \"clk_i2s1_8ch_rx_mux\", \"clk_i2s1_8ch_tx_mux\"};\nPNAME(mux_i2s2_8ch_tx_p)\t= { \"clk_i2s2_8ch_tx_src\", \"clk_i2s2_8ch_tx_frac\", \"mclk_i2s2_8ch_in\" };\nPNAME(mux_i2s2_8ch_tx_rx_p)\t= { \"clk_i2s2_8ch_tx_mux\", \"clk_i2s2_8ch_rx_mux\"};\nPNAME(mux_i2s2_8ch_tx_out_p)\t= { \"clk_i2s2_8ch_tx\", \"xin12m\" };\nPNAME(mux_i2s2_8ch_rx_p)\t= { \"clk_i2s2_8ch_rx_src\", \"clk_i2s2_8ch_rx_frac\", \"mclk_i2s2_8ch_in\" };\nPNAME(mux_i2s2_8ch_rx_tx_p)\t= { \"clk_i2s2_8ch_rx_mux\", \"clk_i2s2_8ch_tx_mux\"};\nPNAME(mux_i2s3_8ch_tx_p)\t= { \"clk_i2s3_8ch_tx_src\", \"clk_i2s3_8ch_tx_frac\", \"mclk_i2s3_8ch_in\" };\nPNAME(mux_i2s3_8ch_tx_rx_p)\t= { \"clk_i2s3_8ch_tx_mux\", \"clk_i2s3_8ch_rx_mux\"};\nPNAME(mux_i2s3_8ch_tx_out_p)\t= { \"clk_i2s3_8ch_tx\", \"xin12m\" };\nPNAME(mux_i2s3_8ch_rx_p)\t= { \"clk_i2s3_8ch_rx_src\", \"clk_i2s3_8ch_rx_frac\", \"mclk_i2s3_8ch_in\" };\nPNAME(mux_i2s3_8ch_rx_tx_p)\t= { \"clk_i2s3_8ch_rx_mux\", \"clk_i2s3_8ch_tx_mux\"};\nPNAME(mux_i2s0_2ch_p)\t\t= { \"clk_i2s0_2ch_src\", \"clk_i2s0_2ch_frac\", \"mclk_i2s0_2ch_in\" };\nPNAME(mux_i2s0_2ch_out_p)\t= { \"clk_i2s0_2ch\", \"xin12m\" };\nPNAME(mux_i2s1_2ch_p)\t\t= { \"clk_i2s1_2ch_src\", \"clk_i2s1_2ch_frac\", \"mclk_i2s1_2ch_in\"};\nPNAME(mux_i2s1_2ch_out_p)\t= { \"clk_i2s1_2ch\", \"xin12m\" };\nPNAME(mux_spdif_tx_src_p)\t= { \"clk_spdif_tx_div\", \"clk_spdif_tx_div50\" };\nPNAME(mux_spdif_tx_p)\t\t= { \"clk_spdif_tx_src\", \"clk_spdif_tx_frac\", \"mclk_i2s0_2ch_in\" };\nPNAME(mux_spdif_rx_src_p)\t= { \"clk_spdif_rx_div\", \"clk_spdif_rx_div50\" };\nPNAME(mux_spdif_rx_p)\t\t= { \"clk_spdif_rx_src\", \"clk_spdif_rx_frac\" };\n\nstatic struct rockchip_pll_clock rk3308_pll_clks[] __initdata = {\n\t[apll] = PLL(pll_rk3328, PLL_APLL, \"apll\", mux_pll_p,\n\t\t     0, RK3308_PLL_CON(0),\n\t\t     RK3308_MODE_CON, 0, 0, 0, rk3308_pll_rates),\n\t[dpll] = PLL(pll_rk3328, PLL_DPLL, \"dpll\", mux_pll_p,\n\t\t     0, RK3308_PLL_CON(8),\n\t\t     RK3308_MODE_CON, 2, 1, 0, rk3308_pll_rates),\n\t[vpll0] = PLL(pll_rk3328, PLL_VPLL0, \"vpll0\", mux_pll_p,\n\t\t     0, RK3308_PLL_CON(16),\n\t\t     RK3308_MODE_CON, 4, 2, 0, rk3308_pll_rates),\n\t[vpll1] = PLL(pll_rk3328, PLL_VPLL1, \"vpll1\", mux_pll_p,\n\t\t     0, RK3308_PLL_CON(24),\n\t\t     RK3308_MODE_CON, 6, 3, 0, rk3308_pll_rates),\n};\n\n#define MFLAGS CLK_MUX_HIWORD_MASK\n#define DFLAGS CLK_DIVIDER_HIWORD_MASK\n#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)\n\nstatic struct rockchip_clk_branch rk3308_uart0_fracmux __initdata =\n\tMUX(0, \"clk_uart0_mux\", mux_uart0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(11), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_uart1_fracmux __initdata =\n\tMUX(0, \"clk_uart1_mux\", mux_uart1_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(14), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_uart2_fracmux __initdata =\n\tMUX(0, \"clk_uart2_mux\", mux_uart2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(17), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_uart3_fracmux __initdata =\n\tMUX(0, \"clk_uart3_mux\", mux_uart3_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(20), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_uart4_fracmux __initdata =\n\tMUX(0, \"clk_uart4_mux\", mux_uart4_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(23), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_dclk_vop_fracmux __initdata =\n\tMUX(0, \"dclk_vop_mux\", mux_dclk_vop_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(8), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_rtc32k_fracmux __initdata =\n\tMUX(SCLK_RTC32K, \"clk_rtc32k\", mux_rtc32k_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(2), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_pdm_fracmux __initdata =\n\tMUX(0, \"clk_pdm_mux\", mux_pdm_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(46), 15, 1, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s0_8ch_tx_fracmux __initdata =\n\tMUX(SCLK_I2S0_8CH_TX_MUX, \"clk_i2s0_8ch_tx_mux\", mux_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(52), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s0_8ch_rx_fracmux __initdata =\n\tMUX(SCLK_I2S0_8CH_RX_MUX, \"clk_i2s0_8ch_rx_mux\", mux_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(54), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s1_8ch_tx_fracmux __initdata =\n\tMUX(SCLK_I2S1_8CH_TX_MUX, \"clk_i2s1_8ch_tx_mux\", mux_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(56), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s1_8ch_rx_fracmux __initdata =\n\tMUX(SCLK_I2S1_8CH_RX_MUX, \"clk_i2s1_8ch_rx_mux\", mux_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(58), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s2_8ch_tx_fracmux __initdata =\n\tMUX(SCLK_I2S2_8CH_TX_MUX, \"clk_i2s2_8ch_tx_mux\", mux_i2s2_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(60), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s2_8ch_rx_fracmux __initdata =\n\tMUX(SCLK_I2S2_8CH_RX_MUX, \"clk_i2s2_8ch_rx_mux\", mux_i2s2_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(62), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s3_8ch_tx_fracmux __initdata =\n\tMUX(SCLK_I2S3_8CH_TX_MUX, \"clk_i2s3_8ch_tx_mux\", mux_i2s3_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(64), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s3_8ch_rx_fracmux __initdata =\n\tMUX(SCLK_I2S3_8CH_RX_MUX, \"clk_i2s3_8ch_rx_mux\", mux_i2s3_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(66), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s0_2ch_fracmux __initdata =\n\tMUX(0, \"clk_i2s0_2ch_mux\", mux_i2s0_2ch_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(68), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_i2s1_2ch_fracmux __initdata =\n\tMUX(0, \"clk_i2s1_2ch_mux\", mux_i2s1_2ch_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(70), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_spdif_tx_fracmux __initdata =\n\tMUX(0, \"clk_spdif_tx_mux\", mux_spdif_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(48), 14, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3308_spdif_rx_fracmux __initdata =\n\tMUX(0, \"clk_spdif_rx_mux\", mux_spdif_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(50), 15, 1, MFLAGS);\n\n\nstatic struct rockchip_clk_branch rk3308_clk_branches[] __initdata = {\n\t \n\n\tMUX(USB480M, \"usb480m\", mux_usb480m_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_MODE_CON, 8, 2, MFLAGS),\n\tFACTOR(0, \"xin12m\", \"xin24m\", 0, 1, 2),\n\n\t \n\n\tGATE(0, \"apll_core\", \"apll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 0, GFLAGS),\n\tGATE(0, \"vpll0_core\", \"vpll0\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 0, GFLAGS),\n\tGATE(0, \"vpll1_core\", \"vpll1\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"pclk_core_dbg\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(0), 8, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3308_CLKGATE_CON(0), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"aclk_core\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(0), 12, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3308_CLKGATE_CON(0), 1, GFLAGS),\n\n\tGATE(0, \"clk_jtag\", \"jtag_clkin\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 3, GFLAGS),\n\n\tGATE(SCLK_PVTM_CORE, \"clk_pvtm_core\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(0), 4, GFLAGS),\n\n\t \n\n\tCOMPOSITE_NODIV(ACLK_BUS_SRC, \"clk_bus_src\", mux_dpll_vpll0_vpll1_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(5), 6, 2, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_BUS, \"pclk_bus\", \"clk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(6), 8, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 3, GFLAGS),\n\tGATE(PCLK_DDR, \"pclk_ddr\", \"pclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 15, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_BUS, \"hclk_bus\", \"clk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(6), 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(ACLK_BUS, \"aclk_bus\", \"clk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(5), 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 1, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_uart0_src\", mux_dpll_vpll0_vpll1_usb480m_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(10), 13, 3, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 9, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart0_frac\", \"clk_uart0_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(12), 0,\n\t\t\tRK3308_CLKGATE_CON(1), 11, GFLAGS,\n\t\t\t&rk3308_uart0_fracmux),\n\tGATE(SCLK_UART0, \"clk_uart0\", \"clk_uart0_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(1), 12, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_uart1_src\", mux_dpll_vpll0_vpll1_usb480m_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(13), 13, 3, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 13, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart1_frac\", \"clk_uart1_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(15), 0,\n\t\t\tRK3308_CLKGATE_CON(1), 15, GFLAGS,\n\t\t\t&rk3308_uart1_fracmux),\n\tGATE(SCLK_UART1, \"clk_uart1\", \"clk_uart1_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(2), 0, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_uart2_src\", mux_dpll_vpll0_vpll1_usb480m_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(16), 13, 3, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart2_frac\", \"clk_uart2_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(18), 0,\n\t\t\tRK3308_CLKGATE_CON(2), 3, GFLAGS,\n\t\t\t&rk3308_uart2_fracmux),\n\tGATE(SCLK_UART2, \"clk_uart2\", \"clk_uart2_mux\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKGATE_CON(2), 4, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_uart3_src\", mux_dpll_vpll0_vpll1_usb480m_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(19), 13, 3, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 5, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart3_frac\", \"clk_uart3_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(21), 0,\n\t\t\tRK3308_CLKGATE_CON(2), 7, GFLAGS,\n\t\t\t&rk3308_uart3_fracmux),\n\tGATE(SCLK_UART3, \"clk_uart3\", \"clk_uart3_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(2), 8, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_uart4_src\", mux_dpll_vpll0_vpll1_usb480m_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(22), 13, 3, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 9, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_uart4_frac\", \"clk_uart4_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(24), 0,\n\t\t\tRK3308_CLKGATE_CON(2), 11, GFLAGS,\n\t\t\t&rk3308_uart4_fracmux),\n\tGATE(SCLK_UART4, \"clk_uart4\", \"clk_uart4_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(2), 12, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2C0, \"clk_i2c0\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(25), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 13, GFLAGS),\n\tCOMPOSITE(SCLK_I2C1, \"clk_i2c1\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(26), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 14, GFLAGS),\n\tCOMPOSITE(SCLK_I2C2, \"clk_i2c2\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(27), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(2), 15, GFLAGS),\n\tCOMPOSITE(SCLK_I2C3, \"clk_i2c3\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(28), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 0, GFLAGS),\n\n\tCOMPOSITE(SCLK_PWM0, \"clk_pwm0\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(29), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 1, GFLAGS),\n\tCOMPOSITE(SCLK_PWM1, \"clk_pwm1\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(74), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(15), 0, GFLAGS),\n\tCOMPOSITE(SCLK_PWM2, \"clk_pwm2\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(75), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(15), 1, GFLAGS),\n\n\tCOMPOSITE(SCLK_SPI0, \"clk_spi0\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(30), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 2, GFLAGS),\n\tCOMPOSITE(SCLK_SPI1, \"clk_spi1\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(31), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 3, GFLAGS),\n\tCOMPOSITE(SCLK_SPI2, \"clk_spi2\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(32), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 4, GFLAGS),\n\n\tGATE(SCLK_TIMER0, \"sclk_timer0\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 10, GFLAGS),\n\tGATE(SCLK_TIMER1, \"sclk_timer1\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 11, GFLAGS),\n\tGATE(SCLK_TIMER2, \"sclk_timer2\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 12, GFLAGS),\n\tGATE(SCLK_TIMER3, \"sclk_timer3\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 13, GFLAGS),\n\tGATE(SCLK_TIMER4, \"sclk_timer4\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 14, GFLAGS),\n\tGATE(SCLK_TIMER5, \"sclk_timer5\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(3), 15, GFLAGS),\n\n\tCOMPOSITE_NOMUX(SCLK_TSADC, \"clk_tsadc\", \"xin24m\", 0,\n\t\t\tRK3308_CLKSEL_CON(33), 0, 11, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 5, GFLAGS),\n\tCOMPOSITE_NOMUX(SCLK_SARADC, \"clk_saradc\", \"xin24m\", 0,\n\t\t\tRK3308_CLKSEL_CON(34), 0, 11, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 6, GFLAGS),\n\n\tCOMPOSITE_NOMUX(SCLK_OTP, \"clk_otp\", \"xin24m\", 0,\n\t\t\tRK3308_CLKSEL_CON(35), 0, 4, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 7, GFLAGS),\n\tCOMPOSITE_NOMUX(SCLK_OTP_USR, \"clk_otp_usr\", \"clk_otp\", 0,\n\t\t\tRK3308_CLKSEL_CON(35), 4, 2, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(3), 8, GFLAGS),\n\n\tGATE(SCLK_CPU_BOOST, \"clk_cpu_boost\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(3), 9, GFLAGS),\n\n\tCOMPOSITE(SCLK_CRYPTO, \"clk_crypto\", mux_dpll_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(7), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 4, GFLAGS),\n\tCOMPOSITE(SCLK_CRYPTO_APK, \"clk_crypto_apk\", mux_dpll_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(7), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 5, GFLAGS),\n\n\tCOMPOSITE(0, \"dclk_vop_src\", mux_dpll_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(8), 10, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(1), 6, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"dclk_vop_frac\", \"dclk_vop_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(9), 0,\n\t\t\tRK3308_CLKGATE_CON(1), 7, GFLAGS,\n\t\t\t&rk3308_dclk_vop_fracmux),\n\tGATE(DCLK_VOP, \"dclk_vop\", \"dclk_vop_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(1), 8, GFLAGS),\n\n\t \n\n\tCOMPOSITE_NODIV(ACLK_PERI_SRC, \"clk_peri_src\", mux_dpll_vpll0_vpll1_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(36), 6, 2, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(ACLK_PERI, \"aclk_peri\", \"clk_peri_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(36), 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_PERI, \"hclk_peri\", \"clk_peri_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(37), 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PERI, \"pclk_peri\", \"clk_peri_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(37), 8, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_NANDC_DIV, \"clk_nandc_div\", mux_dpll_vpll0_vpll1_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(38), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 4, GFLAGS),\n\tCOMPOSITE(SCLK_NANDC_DIV50, \"clk_nandc_div50\", mux_dpll_vpll0_vpll1_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(38), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 4, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_NANDC, \"clk_nandc\", mux_nandc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(38), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 5, GFLAGS),\n\n\tCOMPOSITE(SCLK_SDMMC_DIV, \"clk_sdmmc_div\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(39), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 6, GFLAGS),\n\tCOMPOSITE(SCLK_SDMMC_DIV50, \"clk_sdmmc_div50\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(39), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 6, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_SDMMC, \"clk_sdmmc\", mux_sdmmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(39), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 7, GFLAGS),\n\tMMC(SCLK_SDMMC_DRV,     \"sdmmc_drv\",    \"clk_sdmmc\", RK3308_SDMMC_CON0, 1),\n\tMMC(SCLK_SDMMC_SAMPLE,  \"sdmmc_sample\", \"clk_sdmmc\", RK3308_SDMMC_CON1, 1),\n\n\tCOMPOSITE(SCLK_SDIO_DIV, \"clk_sdio_div\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(40), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 8, GFLAGS),\n\tCOMPOSITE(SCLK_SDIO_DIV50, \"clk_sdio_div50\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(40), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 8, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_SDIO, \"clk_sdio\", mux_sdio_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(40), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 9, GFLAGS),\n\tMMC(SCLK_SDIO_DRV,\t\t\"sdio_drv\",    \"clk_sdio\",\tRK3308_SDIO_CON0,  1),\n\tMMC(SCLK_SDIO_SAMPLE,\t\"sdio_sample\", \"clk_sdio\",\tRK3308_SDIO_CON1,  1),\n\n\tCOMPOSITE(SCLK_EMMC_DIV, \"clk_emmc_div\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(41), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 10, GFLAGS),\n\tCOMPOSITE(SCLK_EMMC_DIV50, \"clk_emmc_div50\", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(41), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 10, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_EMMC, \"clk_emmc\", mux_emmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(41), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 11, GFLAGS),\n\tMMC(SCLK_EMMC_DRV,     \"emmc_drv\",     \"clk_emmc\",  RK3308_EMMC_CON0,  1),\n\tMMC(SCLK_EMMC_SAMPLE,  \"emmc_sample\",  \"clk_emmc\",  RK3308_EMMC_CON1,  1),\n\n\tCOMPOSITE(SCLK_SFC, \"clk_sfc\", mux_dpll_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(42), 14, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 12, GFLAGS),\n\n\tGATE(SCLK_OTG_ADP, \"clk_otg_adp\", \"clk_rtc32k\", 0,\n\t\t\tRK3308_CLKGATE_CON(8), 13, GFLAGS),\n\n\tCOMPOSITE(SCLK_MAC_SRC, \"clk_mac_src\", mux_dpll_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(43), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 14, GFLAGS),\n\tMUX(SCLK_MAC, \"clk_mac\", mux_mac_p,  CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(43), 14, 1, MFLAGS),\n\tGATE(SCLK_MAC_REF, \"clk_mac_ref\", \"clk_mac\", 0,\n\t\t\tRK3308_CLKGATE_CON(9), 1, GFLAGS),\n\tGATE(SCLK_MAC_RX_TX, \"clk_mac_rx_tx\", \"clk_mac\", 0,\n\t\t\tRK3308_CLKGATE_CON(9), 0, GFLAGS),\n\tFACTOR(0, \"clk_mac_rx_tx_div2\", \"clk_mac_rx_tx\", 0, 1, 2),\n\tFACTOR(0, \"clk_mac_rx_tx_div20\", \"clk_mac_rx_tx\", 0, 1, 20),\n\tMUX(SCLK_MAC_RMII, \"clk_mac_rmii_sel\", mux_mac_rmii_sel_p,  CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(43), 15, 1, MFLAGS),\n\n\tCOMPOSITE(SCLK_OWIRE, \"clk_owire\", mux_dpll_vpll0_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(44), 14, 2, MFLAGS, 8, 6, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(8), 15, GFLAGS),\n\n\t \n\n\tGATE(0, \"clk_ddr_mon_timer\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 12, GFLAGS),\n\n\tGATE(0, \"clk_ddr_mon\", \"clk_ddrphy1x_out\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 10, GFLAGS),\n\tGATE(0, \"clk_ddr_upctrl\", \"clk_ddrphy1x_out\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 11, GFLAGS),\n\tGATE(0, \"clk_ddr_msch\", \"clk_ddrphy1x_out\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 12, GFLAGS),\n\tGATE(0, \"clk_ddr_msch_peribus\", \"clk_ddrphy1x_out\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 13, GFLAGS),\n\n\tCOMPOSITE(SCLK_DDRCLK, \"clk_ddrphy4x_src\", mux_dpll_vpll0_vpll1_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(1), 6, 2, MFLAGS, 0, 3, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(0), 10, GFLAGS),\n\tGATE(0, \"clk_ddrphy4x\", \"clk_ddrphy4x_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(0), 11, GFLAGS),\n\tFACTOR_GATE(0, \"clk_ddr_stdby_div4\", \"clk_ddrphy4x\", CLK_IGNORE_UNUSED, 1, 4,\n\t\t\tRK3308_CLKGATE_CON(0), 13, GFLAGS),\n\tCOMPOSITE_NODIV(0, \"clk_ddrstdby\", mux_ddrstdby_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(1), 8, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 14, GFLAGS),\n\n\t \n\n\tGATE(PCLK_PMU, \"pclk_pmu\", \"pclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 5, GFLAGS),\n\tGATE(SCLK_PMU, \"clk_pmu\", \"pclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKGATE_CON(4), 6, GFLAGS),\n\n\tCOMPOSITE_FRACMUX(0, \"clk_rtc32k_frac\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(3), 0,\n\t\t\tRK3308_CLKGATE_CON(4), 3, GFLAGS,\n\t\t\t&rk3308_rtc32k_fracmux),\n\tMUX(0, \"clk_rtc32k_div_src\", mux_vpll0_vpll1_p, 0,\n\t\t\tRK3308_CLKSEL_CON(2), 10, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(0, \"clk_rtc32k_div\", \"clk_rtc32k_div_src\", CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(4), 0, 16, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 2, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_usbphy_ref_src\", mux_dpll_vpll0_p, 0,\n\t\t\tRK3308_CLKSEL_CON(72), 6, 1, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 7, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_USBPHY_REF, \"clk_usbphy_ref\", mux_usbphy_ref_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(72), 7, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 8, GFLAGS),\n\n\tGATE(0, \"clk_wifi_dpll\", \"dpll\", 0,\n\t\t\tRK3308_CLKGATE_CON(15), 2, GFLAGS),\n\tGATE(0, \"clk_wifi_vpll0\", \"vpll0\", 0,\n\t\t\tRK3308_CLKGATE_CON(15), 3, GFLAGS),\n\tGATE(0, \"clk_wifi_osc\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(15), 4, GFLAGS),\n\tCOMPOSITE(0, \"clk_wifi_src\", mux_wifi_src_p, 0,\n\t\t\tRK3308_CLKSEL_CON(44), 6, 1, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 0, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_WIFI, \"clk_wifi\", mux_wifi_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(44), 7, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(4), 1, GFLAGS),\n\n\tGATE(SCLK_PVTM_PMU, \"clk_pvtm_pmu\", \"xin24m\", 0,\n\t\t\tRK3308_CLKGATE_CON(4), 4, GFLAGS),\n\n\t \n\n\tCOMPOSITE_NODIV(0, \"clk_audio_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(45), 6, 2, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_AUDIO, \"hclk_audio\", \"clk_audio_src\", 0,\n\t\t\tRK3308_CLKSEL_CON(45), 0, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_AUDIO, \"pclk_audio\", \"clk_audio_src\", 0,\n\t\t\tRK3308_CLKSEL_CON(45), 8, 5, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 2, GFLAGS),\n\n\tCOMPOSITE(0, \"clk_pdm_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(46), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 3, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_pdm_frac\", \"clk_pdm_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(47), 0,\n\t\t\tRK3308_CLKGATE_CON(10), 4, GFLAGS,\n\t\t\t&rk3308_pdm_fracmux),\n\tGATE(SCLK_PDM, \"clk_pdm\", \"clk_pdm_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(10), 5, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S0_8CH_TX_SRC, \"clk_i2s0_8ch_tx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(52), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s0_8ch_tx_frac\", \"clk_i2s0_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(53), 0,\n\t\t\tRK3308_CLKGATE_CON(10), 13, GFLAGS,\n\t\t\t&rk3308_i2s0_8ch_tx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S0_8CH_TX, \"clk_i2s0_8ch_tx\", mux_i2s0_8ch_tx_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(52), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 14, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S0_8CH_TX_OUT, \"clk_i2s0_8ch_tx_out\", mux_i2s0_8ch_tx_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(52), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 15, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S0_8CH_RX_SRC, \"clk_i2s0_8ch_rx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(54), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s0_8ch_rx_frac\", \"clk_i2s0_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(55), 0,\n\t\t\tRK3308_CLKGATE_CON(11), 1, GFLAGS,\n\t\t\t&rk3308_i2s0_8ch_rx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S0_8CH_RX, \"clk_i2s0_8ch_rx\", mux_i2s0_8ch_rx_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(54), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 2, GFLAGS),\n\tGATE(SCLK_I2S0_8CH_RX_OUT, \"clk_i2s0_8ch_rx_out\", \"clk_i2s0_8ch_rx\", 0,\n\t\t\tRK3308_CLKGATE_CON(11), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S1_8CH_TX_SRC, \"clk_i2s1_8ch_tx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(56), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s1_8ch_tx_frac\", \"clk_i2s1_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(57), 0,\n\t\t\tRK3308_CLKGATE_CON(11), 5, GFLAGS,\n\t\t\t&rk3308_i2s1_8ch_tx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S1_8CH_TX, \"clk_i2s1_8ch_tx\", mux_i2s1_8ch_tx_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(56), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 6, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S1_8CH_TX_OUT, \"clk_i2s1_8ch_tx_out\", mux_i2s1_8ch_tx_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(56), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 7, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S1_8CH_RX_SRC, \"clk_i2s1_8ch_rx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(58), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s1_8ch_rx_frac\", \"clk_i2s1_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(59), 0,\n\t\t\tRK3308_CLKGATE_CON(11), 9, GFLAGS,\n\t\t\t&rk3308_i2s1_8ch_rx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S1_8CH_RX, \"clk_i2s1_8ch_rx\", mux_i2s1_8ch_rx_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(58), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 10, GFLAGS),\n\tGATE(SCLK_I2S1_8CH_RX_OUT, \"clk_i2s1_8ch_rx_out\", \"clk_i2s1_8ch_rx\", 0,\n\t\t\tRK3308_CLKGATE_CON(11), 11, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S2_8CH_TX_SRC, \"clk_i2s2_8ch_tx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(60), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s2_8ch_tx_frac\", \"clk_i2s2_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(61), 0,\n\t\t\tRK3308_CLKGATE_CON(11), 13, GFLAGS,\n\t\t\t&rk3308_i2s2_8ch_tx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S2_8CH_TX, \"clk_i2s2_8ch_tx\", mux_i2s2_8ch_tx_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(60), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 14, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S2_8CH_TX_OUT, \"clk_i2s2_8ch_tx_out\", mux_i2s2_8ch_tx_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(60), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(11), 15, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S2_8CH_RX_SRC, \"clk_i2s2_8ch_rx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(62), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s2_8ch_rx_frac\", \"clk_i2s2_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(63), 0,\n\t\t\tRK3308_CLKGATE_CON(12), 1, GFLAGS,\n\t\t\t&rk3308_i2s2_8ch_rx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S2_8CH_RX, \"clk_i2s2_8ch_rx\", mux_i2s2_8ch_rx_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(62), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 2, GFLAGS),\n\tGATE(SCLK_I2S2_8CH_RX_OUT, \"clk_i2s2_8ch_rx_out\", \"clk_i2s2_8ch_rx\", 0,\n\t\t\tRK3308_CLKGATE_CON(12), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S3_8CH_TX_SRC, \"clk_i2s3_8ch_tx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(64), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s3_8ch_tx_frac\", \"clk_i2s3_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(65), 0,\n\t\t\tRK3308_CLKGATE_CON(12), 5, GFLAGS,\n\t\t\t&rk3308_i2s3_8ch_tx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S3_8CH_TX, \"clk_i2s3_8ch_tx\", mux_i2s3_8ch_tx_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(64), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 6, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S3_8CH_TX_OUT, \"clk_i2s3_8ch_tx_out\", mux_i2s3_8ch_tx_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(64), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 7, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S3_8CH_RX_SRC, \"clk_i2s3_8ch_rx_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(66), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s3_8ch_rx_frac\", \"clk_i2s3_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(67), 0,\n\t\t\tRK3308_CLKGATE_CON(12), 9, GFLAGS,\n\t\t\t&rk3308_i2s3_8ch_rx_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S3_8CH_RX, \"clk_i2s3_8ch_rx\", mux_i2s3_8ch_rx_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(66), 12, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 10, GFLAGS),\n\tGATE(SCLK_I2S3_8CH_RX_OUT, \"clk_i2s3_8ch_rx_out\", \"clk_i2s3_8ch_rx\", 0,\n\t\t\tRK3308_CLKGATE_CON(12), 11, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S0_2CH_SRC, \"clk_i2s0_2ch_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(68), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s0_2ch_frac\", \"clk_i2s0_2ch_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(69), 0,\n\t\t\tRK3308_CLKGATE_CON(12), 13, GFLAGS,\n\t\t\t&rk3308_i2s0_2ch_fracmux),\n\tGATE(SCLK_I2S0_2CH, \"clk_i2s0_2ch\", \"clk_i2s0_2ch_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(12), 14, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S0_2CH_OUT, \"clk_i2s0_2ch_out\", mux_i2s0_2ch_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(68), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(12), 15, GFLAGS),\n\n\tCOMPOSITE(SCLK_I2S1_2CH_SRC, \"clk_i2s1_2ch_src\", mux_vpll0_vpll1_xin24m_p, 0,\n\t\t\tRK3308_CLKSEL_CON(70), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(13), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_i2s1_2ch_frac\", \"clk_i2s1_2ch_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(71), 0,\n\t\t\tRK3308_CLKGATE_CON(13), 1, GFLAGS,\n\t\t\t&rk3308_i2s1_2ch_fracmux),\n\tGATE(SCLK_I2S1_2CH, \"clk_i2s1_2ch\", \"clk_i2s1_2ch_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(13), 2, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S1_2CH_OUT, \"clk_i2s1_2ch_out\", mux_i2s1_2ch_out_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(70), 15, 1, MFLAGS,\n\t\t\tRK3308_CLKGATE_CON(13), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_SPDIF_TX_DIV, \"clk_spdif_tx_div\", mux_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(48), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 6, GFLAGS),\n\tCOMPOSITE(SCLK_SPDIF_TX_DIV50, \"clk_spdif_tx_div50\", mux_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(48), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 6, GFLAGS),\n\tMUX(0, \"clk_spdif_tx_src\", mux_spdif_tx_src_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(48), 12, 1, MFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_spdif_tx_frac\", \"clk_spdif_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(49), 0,\n\t\t\tRK3308_CLKGATE_CON(10), 7, GFLAGS,\n\t\t\t&rk3308_spdif_tx_fracmux),\n\tGATE(SCLK_SPDIF_TX, \"clk_spdif_tx\", \"clk_spdif_tx_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(10), 8, GFLAGS),\n\n\tCOMPOSITE(SCLK_SPDIF_RX_DIV, \"clk_spdif_rx_div\", mux_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(50), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 9, GFLAGS),\n\tCOMPOSITE(SCLK_SPDIF_RX_DIV50, \"clk_spdif_rx_div50\", mux_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3308_CLKSEL_CON(50), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3308_CLKGATE_CON(10), 9, GFLAGS),\n\tMUX(0, \"clk_spdif_rx_src\", mux_spdif_rx_src_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3308_CLKSEL_CON(50), 14, 1, MFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"clk_spdif_rx_frac\", \"clk_spdif_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3308_CLKSEL_CON(51), 0,\n\t\t\tRK3308_CLKGATE_CON(10), 10, GFLAGS,\n\t\t\t&rk3308_spdif_rx_fracmux),\n\tGATE(SCLK_SPDIF_RX, \"clk_spdif_rx\", \"clk_spdif_rx_mux\", 0,\n\t\t\tRK3308_CLKGATE_CON(10), 11, GFLAGS),\n\n\t \n\n\tGATE(0, \"aclk_core_niu\", \"aclk_core\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(0), 5, GFLAGS),\n\tGATE(0, \"pclk_core_dbg_niu\", \"aclk_core\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(0), 6, GFLAGS),\n\tGATE(0, \"pclk_core_dbg_daplite\", \"pclk_core_dbg\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(0), 7, GFLAGS),\n\tGATE(0, \"aclk_core_perf\", \"pclk_core_dbg\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(0), 8, GFLAGS),\n\tGATE(0, \"pclk_core_grf\", \"pclk_core_dbg\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(0), 9, GFLAGS),\n\n\tGATE(0, \"aclk_peri_niu\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(9), 2, GFLAGS),\n\tGATE(0, \"aclk_peribus_niu\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(9), 3, GFLAGS),\n\tGATE(ACLK_MAC, \"aclk_mac\", \"aclk_peri\", 0, RK3308_CLKGATE_CON(9), 4, GFLAGS),\n\n\tGATE(0, \"hclk_peri_niu\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(9), 5, GFLAGS),\n\tGATE(HCLK_NANDC, \"hclk_nandc\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 6, GFLAGS),\n\tGATE(HCLK_SDMMC, \"hclk_sdmmc\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 7, GFLAGS),\n\tGATE(HCLK_SDIO, \"hclk_sdio\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 8, GFLAGS),\n\tGATE(HCLK_EMMC, \"hclk_emmc\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 9, GFLAGS),\n\tGATE(HCLK_SFC, \"hclk_sfc\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 10, GFLAGS),\n\tGATE(HCLK_OTG, \"hclk_otg\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 11, GFLAGS),\n\tGATE(HCLK_HOST, \"hclk_host\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 12, GFLAGS),\n\tGATE(HCLK_HOST_ARB, \"hclk_host_arb\", \"hclk_peri\", 0, RK3308_CLKGATE_CON(9), 13, GFLAGS),\n\n\tGATE(0, \"pclk_peri_niu\", \"pclk_peri\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(9), 14, GFLAGS),\n\tGATE(PCLK_MAC, \"pclk_mac\", \"pclk_peri\", 0, RK3308_CLKGATE_CON(9), 15, GFLAGS),\n\n\tGATE(0, \"hclk_audio_niu\", \"hclk_audio\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(14), 0, GFLAGS),\n\tGATE(HCLK_PDM, \"hclk_pdm\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 1, GFLAGS),\n\tGATE(HCLK_SPDIFTX, \"hclk_spdiftx\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 2, GFLAGS),\n\tGATE(HCLK_SPDIFRX, \"hclk_spdifrx\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 3, GFLAGS),\n\tGATE(HCLK_I2S0_8CH, \"hclk_i2s0_8ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 4, GFLAGS),\n\tGATE(HCLK_I2S1_8CH, \"hclk_i2s1_8ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 5, GFLAGS),\n\tGATE(HCLK_I2S2_8CH, \"hclk_i2s2_8ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 6, GFLAGS),\n\tGATE(HCLK_I2S3_8CH, \"hclk_i2s3_8ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 7, GFLAGS),\n\tGATE(HCLK_I2S0_2CH, \"hclk_i2s0_2ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 8, GFLAGS),\n\tGATE(HCLK_I2S1_2CH, \"hclk_i2s1_2ch\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 9, GFLAGS),\n\tGATE(HCLK_VAD, \"hclk_vad\", \"hclk_audio\", 0, RK3308_CLKGATE_CON(14), 10, GFLAGS),\n\n\tGATE(0, \"pclk_audio_niu\", \"pclk_audio\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(14), 11, GFLAGS),\n\tGATE(PCLK_ACODEC, \"pclk_acodec\", \"pclk_audio\", 0, RK3308_CLKGATE_CON(14), 12, GFLAGS),\n\n\tGATE(0, \"aclk_bus_niu\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 0, GFLAGS),\n\tGATE(0, \"aclk_intmem\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 1, GFLAGS),\n\tGATE(ACLK_CRYPTO, \"aclk_crypto\", \"aclk_bus\", 0, RK3308_CLKGATE_CON(5), 2, GFLAGS),\n\tGATE(ACLK_VOP, \"aclk_vop\", \"aclk_bus\", 0, RK3308_CLKGATE_CON(5), 3, GFLAGS),\n\tGATE(0, \"aclk_gic\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 4, GFLAGS),\n\t \n\tSGRF_GATE(ACLK_DMAC0, \"aclk_dmac0\", \"aclk_bus\"),\n\t \n\tSGRF_GATE(ACLK_DMAC1, \"aclk_dmac1\", \"aclk_bus\"),\n\t \n\tSGRF_GATE(PCLK_WDT, \"pclk_wdt\", \"pclk_bus\"),\n\n\tGATE(0, \"hclk_bus_niu\", \"hclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 5, GFLAGS),\n\tGATE(0, \"hclk_rom\", \"hclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 6, GFLAGS),\n\tGATE(HCLK_CRYPTO, \"hclk_crypto\", \"hclk_bus\", 0, RK3308_CLKGATE_CON(5), 7, GFLAGS),\n\tGATE(HCLK_VOP, \"hclk_vop\", \"hclk_bus\", 0, RK3308_CLKGATE_CON(5), 8, GFLAGS),\n\n\tGATE(0, \"pclk_bus_niu\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(5), 9, GFLAGS),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 10, GFLAGS),\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 11, GFLAGS),\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 12, GFLAGS),\n\tGATE(PCLK_UART3, \"pclk_uart3\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 13, GFLAGS),\n\tGATE(PCLK_UART4, \"pclk_uart4\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 14, GFLAGS),\n\tGATE(PCLK_I2C0, \"pclk_i2c0\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(5), 15, GFLAGS),\n\tGATE(PCLK_I2C1, \"pclk_i2c1\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 0, GFLAGS),\n\tGATE(PCLK_I2C2, \"pclk_i2c2\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 1, GFLAGS),\n\tGATE(PCLK_I2C3, \"pclk_i2c3\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 2, GFLAGS),\n\tGATE(PCLK_PWM0, \"pclk_pwm0\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 3, GFLAGS),\n\tGATE(PCLK_SPI0, \"pclk_spi0\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 4, GFLAGS),\n\tGATE(PCLK_SPI1, \"pclk_spi1\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 5, GFLAGS),\n\tGATE(PCLK_SPI2, \"pclk_spi2\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 6, GFLAGS),\n\tGATE(PCLK_SARADC, \"pclk_saradc\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 7, GFLAGS),\n\tGATE(PCLK_TSADC, \"pclk_tsadc\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 8, GFLAGS),\n\tGATE(PCLK_TIMER, \"pclk_timer\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 9, GFLAGS),\n\tGATE(PCLK_OTP_NS, \"pclk_otp_ns\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 10, GFLAGS),\n\tGATE(PCLK_GPIO0, \"pclk_gpio0\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 12, GFLAGS),\n\tGATE(PCLK_GPIO1, \"pclk_gpio1\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 13, GFLAGS),\n\tGATE(PCLK_GPIO2, \"pclk_gpio2\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 14, GFLAGS),\n\tGATE(PCLK_GPIO3, \"pclk_gpio3\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(6), 15, GFLAGS),\n\tGATE(PCLK_GPIO4, \"pclk_gpio4\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(7), 0, GFLAGS),\n\tGATE(PCLK_SGRF, \"pclk_sgrf\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 1, GFLAGS),\n\tGATE(PCLK_GRF, \"pclk_grf\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 2, GFLAGS),\n\tGATE(PCLK_USBSD_DET, \"pclk_usbsd_det\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 3, GFLAGS),\n\tGATE(PCLK_DDR_UPCTL, \"pclk_ddr_upctl\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 4, GFLAGS),\n\tGATE(PCLK_DDR_MON, \"pclk_ddr_mon\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 5, GFLAGS),\n\tGATE(PCLK_DDRPHY, \"pclk_ddrphy\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 6, GFLAGS),\n\tGATE(PCLK_DDR_STDBY, \"pclk_ddr_stdby\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 7, GFLAGS),\n\tGATE(PCLK_USB_GRF, \"pclk_usb_grf\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 8, GFLAGS),\n\tGATE(PCLK_CRU, \"pclk_cru\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 9, GFLAGS),\n\tGATE(PCLK_OTP_PHY, \"pclk_otp_phy\", \"pclk_bus\", 0, RK3308_CLKGATE_CON(7), 10, GFLAGS),\n\tGATE(PCLK_CPU_BOOST, \"pclk_cpu_boost\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 11, GFLAGS),\n\tGATE(PCLK_PWM1, \"pclk_pwm1\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 12, GFLAGS),\n\tGATE(PCLK_PWM2, \"pclk_pwm2\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 13, GFLAGS),\n\tGATE(PCLK_CAN, \"pclk_can\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 14, GFLAGS),\n\tGATE(PCLK_OWIRE, \"pclk_owire\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 15, GFLAGS),\n};\n\nstatic const char *const rk3308_critical_clocks[] __initconst = {\n\t\"aclk_bus\",\n\t\"hclk_bus\",\n\t\"pclk_bus\",\n\t\"aclk_peri\",\n\t\"hclk_peri\",\n\t\"pclk_peri\",\n\t\"hclk_audio\",\n\t\"pclk_audio\",\n\t\"sclk_ddrc\",\n\t\"clk_ddrphy4x\",\n};\n\nstatic void __init rk3308_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip clk init failed\\n\", __func__);\n\t\tiounmap(reg_base);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3308_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3308_pll_clks),\n\t\t\t\t   RK3308_GRF_SOC_STATUS0);\n\trockchip_clk_register_branches(ctx, rk3308_clk_branches,\n\t\t\t\t       ARRAY_SIZE(rk3308_clk_branches));\n\trockchip_clk_protect_critical(rk3308_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3308_critical_clocks));\n\n\trockchip_clk_register_armclk(ctx, ARMCLK, \"armclk\",\n\t\t\t\t     mux_armclk_p, ARRAY_SIZE(mux_armclk_p),\n\t\t\t\t     &rk3308_cpuclk_data, rk3308_cpuclk_rates,\n\t\t\t\t     ARRAY_SIZE(rk3308_cpuclk_rates));\n\n\trockchip_register_softrst(np, 10, reg_base + RK3308_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_register_restart_notifier(ctx, RK3308_GLB_SRST_FST, NULL);\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\n\nCLK_OF_DECLARE(rk3308_cru, \"rockchip,rk3308-cru\", rk3308_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}