

================================================================
== Vitis HLS Report for 'Lenet_HW'
================================================================
* Date:           Mon Dec 30 16:17:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.985 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   187789|   187789|  9.389 ms|  9.389 ms|  187790|  187790|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_calculateLayer2_fu_107                                                       |calculateLayer2                                                       |    26424|    26424|   1.321 ms|   1.321 ms|  26424|  26424|       no|
        |grp_calculateLayer3_fu_122                                                       |calculateLayer3                                                       |    32560|    32560|   1.628 ms|   1.628 ms|  32560|  32560|       no|
        |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136  |Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |     1254|     1254|  62.700 us|  62.700 us|   1254|   1254|       no|
        |grp_generic_tanh_double_s_fu_146                                                 |generic_tanh_double_s                                                 |       23|       23|   1.150 us|   1.150 us|      1|      1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |   128800|   128800|      1288|          -|          -|   100|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     42|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        5|  74|   9777|  14196|    -|
|Memory           |        6|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    569|    -|
|Register         |        -|   -|    328|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       11|  74|  10105|  14807|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        9|  92|     28|     84|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136  |Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |        0|   0|   102|   304|    0|
    |grp_calculateLayer2_fu_107                                                       |calculateLayer2                                                       |        0|   2|  1231|  1154|    0|
    |grp_calculateLayer3_fu_122                                                       |calculateLayer3                                                       |        0|   1|  1864|  1858|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U67                                                |dmul_64ns_64ns_64_2_max_dsp_1                                         |        0|  11|   256|   546|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U68                                               |fadd_32ns_32ns_32_2_full_dsp_1                                        |        0|   2|   177|   385|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U69                                                |fmul_32ns_32ns_32_2_max_dsp_1                                         |        0|   3|   128|   320|    0|
    |fpext_32ns_64_1_no_dsp_1_U66                                                     |fpext_32ns_64_1_no_dsp_1                                              |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U65                                                   |fptrunc_64ns_32_1_no_dsp_1                                            |        0|   0|     0|     0|    0|
    |grp_generic_tanh_double_s_fu_146                                                 |generic_tanh_double_s                                                 |        5|  55|  6019|  9629|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                            |                                                                      |        5|  74|  9777| 14196|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1014|   32|     1|        32448|
    |Layer3_Neurons_CPU_U  |Layer3_Neurons_CPU_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1250|   32|     1|        40000|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                       |        6|  0|   0|    0|  2264|   64|     2|        72448|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_203_p2   |         +|   0|  0|  14|           7|           1|
    |next_mul_fu_191_p2    |         +|   0|  0|  12|          11|           5|
    |icmp_ln109_fu_197_p2  |      icmp|   0|  0|  14|           7|           6|
    |ap_block_state6       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  42|          26|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Layer1_Neurons_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer1_Weights_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer2_Neurons_CPU_address0                |   14|          3|   10|         30|
    |Layer2_Neurons_CPU_ce0                     |   14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1                     |    9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0                     |    9|          2|    1|          2|
    |Layer2_Weights_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer3_Neurons_CPU_address0                |   14|          3|   11|         33|
    |Layer3_Neurons_CPU_ce0                     |   14|          3|    1|          3|
    |Layer3_Neurons_CPU_we0                     |    9|          2|    1|          2|
    |Layer3_Weights_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |Layer3_Weights_stream_TREADY_int_regslice  |   14|          3|    1|          3|
    |Layer4_Neurons_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |ap_NS_fsm                                  |  177|         40|    1|         40|
    |grp_fu_163_ce                              |   14|          3|    1|          3|
    |grp_fu_163_p0                              |   25|          5|   64|        320|
    |grp_fu_163_p1                              |   25|          5|   64|        320|
    |grp_fu_285_ce                              |   20|          4|    1|          4|
    |grp_fu_285_p0                              |   20|          4|   32|        128|
    |grp_fu_285_p1                              |   20|          4|   32|        128|
    |grp_fu_289_ce                              |   20|          4|    1|          4|
    |grp_fu_289_p0                              |   20|          4|   32|        128|
    |grp_fu_289_p1                              |   20|          4|   32|        128|
    |grp_generic_tanh_double_s_fu_146_ap_ce     |   14|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_146_ap_start  |   14|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_146_t_in      |   20|          4|   64|        256|
    |i_fu_78                                    |    9|          2|    7|         14|
    |phi_mul_fu_74                              |    9|          2|   11|         22|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  569|        122|  376|       1589|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Layer3_Weights_stream_read_reg_260                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                     |  39|   0|   39|          0|
    |conv_i_reg_270                                                                                |  64|   0|   64|          0|
    |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_calculateLayer2_fu_107_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_calculateLayer3_fu_122_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_generic_tanh_double_s_fu_146_ap_start_reg                                                 |   1|   0|    1|          0|
    |i_fu_78                                                                                       |   7|   0|    7|          0|
    |phi_mul_fu_74                                                                                 |  11|   0|   11|          0|
    |phi_mul_load_reg_252                                                                          |  11|   0|   11|          0|
    |reg_169                                                                                       |  64|   0|   64|          0|
    |somme_reg_265                                                                                 |  32|   0|   32|          0|
    |tmp_reg_275                                                                                   |  64|   0|   64|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 328|   0|  328|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_rst_n                      |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|Layer1_Neurons_stream_TDATA   |   in|   32|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Neurons_stream_TVALID  |   in|    1|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Neurons_stream_TREADY  |  out|    1|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Weights_stream_TDATA   |   in|   32|        axis|  Layer1_Weights_stream|       pointer|
|Layer1_Weights_stream_TVALID  |   in|    1|        axis|  Layer1_Weights_stream|       pointer|
|Layer1_Weights_stream_TREADY  |  out|    1|        axis|  Layer1_Weights_stream|       pointer|
|Layer2_Weights_stream_TDATA   |   in|   32|        axis|  Layer2_Weights_stream|       pointer|
|Layer2_Weights_stream_TVALID  |   in|    1|        axis|  Layer2_Weights_stream|       pointer|
|Layer2_Weights_stream_TREADY  |  out|    1|        axis|  Layer2_Weights_stream|       pointer|
|Layer3_Weights_stream_TDATA   |   in|   32|        axis|  Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TVALID  |   in|    1|        axis|  Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TREADY  |  out|    1|        axis|  Layer3_Weights_stream|       pointer|
|Layer4_Neurons_stream_TDATA   |  out|   32|        axis|  Layer4_Neurons_stream|       pointer|
|Layer4_Neurons_stream_TVALID  |  out|    1|        axis|  Layer4_Neurons_stream|       pointer|
|Layer4_Neurons_stream_TREADY  |   in|    1|        axis|  Layer4_Neurons_stream|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

