{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762301071666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762301071666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 21:04:31 2025 " "Processing started: Tue Nov 04 21:04:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762301071666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301071666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301071666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762301072097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762301072097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_vhdl-ff_d " "Found design unit 1: dff_vhdl-ff_d" {  } { { "dff_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084798 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_vhdl " "Found entity 1: dff_vhdl" {  } { { "dff_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084800 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084802 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_final-arch " "Found design unit 1: cronometro_final-arch" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084804 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_final " "Found entity 1: cronometro_final" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up_down_mod60_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up_down_mod60_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up_down_mod60_vhdl-cnt_up_down_mod60_arch " "Found design unit 1: cnt_up_down_mod60_vhdl-cnt_up_down_mod60_arch" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084807 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up_down_mod60_vhdl " "Found entity 1: cnt_up_down_mod60_vhdl" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "basic_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084809 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "basic_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301084809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301084809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro_final " "Elaborating entity \"cronometro_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762301084857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:U1_Div_1Hz " "Elaborating entity \"divider\" for hierarchy \"divider:U1_Div_1Hz\"" {  } { { "cronometro_final.vhd" "U1_Div_1Hz" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:U2_Div_100Hz " "Elaborating entity \"divider\" for hierarchy \"divider:U2_Div_100Hz\"" {  } { { "cronometro_final.vhd" "U2_Div_100Hz" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U3_Debounce_SST " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U3_Debounce_SST\"" {  } { { "cronometro_final.vhd" "U3_Debounce_SST" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up_down_mod60_vhdl cnt_up_down_mod60_vhdl:U6_Contador " "Elaborating entity \"cnt_up_down_mod60_vhdl\" for hierarchy \"cnt_up_down_mod60_vhdl:U6_Contador\"" {  } { { "cronometro_final.vhd" "U6_Contador" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_vhdl cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10 " "Elaborating entity \"dff_vhdl\" for hierarchy \"cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "ff_d0_up_m10" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:U7_Dec_Unid " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:U7_Dec_Unid\"" {  } { { "cronometro_final.vhd" "U7_Dec_Unid" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301084898 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cnt_up_down_mod60_vhdl:U6_Contador\|qo " "Found clock multiplexer cnt_up_down_mod60_vhdl:U6_Contador\|qo" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1762301085017 "|cronometro_final|cnt_up_down_mod60_vhdl:U6_Contador|qo"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1762301085017 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dff_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/햞ea de Trabalho/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 18 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762301085326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762301085367 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762301085367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762301085367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762301085367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762301085456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 21:04:45 2025 " "Processing ended: Tue Nov 04 21:04:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762301085456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762301085456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762301085456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301085456 ""}
