//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_6
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd1, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_6313619468058469535_kernel0_param_6];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 16;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_18;
	bra.uni 	BB0_1;

BB0_18:
	setp.gt.s32	%p13, %r2, 23;
	@%p13 bra 	BB0_20;

	shr.s32 	%r81, %r1, 31;
	shr.u32 	%r82, %r81, 28;
	add.s32 	%r83, %r1, %r82;
	and.b32  	%r84, %r83, -16;
	sub.s32 	%r85, %r1, %r84;
	shr.s32 	%r86, %r2, 31;
	shr.u32 	%r87, %r86, 27;
	add.s32 	%r88, %r2, %r87;
	and.b32  	%r89, %r88, 1073741792;
	sub.s32 	%r90, %r2, %r89;
	shl.b32 	%r91, %r90, 2;
	mad.lo.s32 	%r92, %r85, 96, %r91;
	cvta.to.global.u64 	%rd26, %rd1;
	mul.wide.s32 	%rd27, %r92, 4;
	add.s64 	%rd28, %rd26, %rd27;
	mov.f32 	%f7, 0f00000000;
	st.global.v4.f32 	[%rd28], {%f7, %f7, %f7, %f7};
	bra.uni 	BB0_20;

BB0_1:
	setp.lt.s32	%p2, %r1, 32;
	@%p2 bra 	BB0_16;
	bra.uni 	BB0_2;

BB0_16:
	setp.gt.s32	%p12, %r2, 23;
	@%p12 bra 	BB0_20;

	add.s32 	%r68, %r1, -16;
	shr.s32 	%r69, %r68, 31;
	shr.u32 	%r70, %r69, 28;
	add.s32 	%r71, %r68, %r70;
	and.b32  	%r72, %r71, -16;
	sub.s32 	%r73, %r68, %r72;
	shr.s32 	%r74, %r2, 31;
	shr.u32 	%r75, %r74, 27;
	add.s32 	%r76, %r2, %r75;
	and.b32  	%r77, %r76, 1073741792;
	sub.s32 	%r78, %r2, %r77;
	shl.b32 	%r79, %r78, 2;
	mad.lo.s32 	%r80, %r73, 96, %r79;
	cvta.to.global.u64 	%rd23, %rd2;
	mul.wide.s32 	%rd24, %r80, 4;
	add.s64 	%rd25, %rd23, %rd24;
	mov.f32 	%f6, 0f00000000;
	st.global.v4.f32 	[%rd25], {%f6, %f6, %f6, %f6};
	bra.uni 	BB0_20;

BB0_2:
	setp.lt.s32	%p3, %r1, 48;
	@%p3 bra 	BB0_14;
	bra.uni 	BB0_3;

BB0_14:
	setp.gt.s32	%p11, %r2, 23;
	@%p11 bra 	BB0_20;

	add.s32 	%r55, %r1, -32;
	shr.s32 	%r56, %r55, 31;
	shr.u32 	%r57, %r56, 28;
	add.s32 	%r58, %r55, %r57;
	and.b32  	%r59, %r58, -16;
	sub.s32 	%r60, %r55, %r59;
	shr.s32 	%r61, %r2, 31;
	shr.u32 	%r62, %r61, 27;
	add.s32 	%r63, %r2, %r62;
	and.b32  	%r64, %r63, 1073741792;
	sub.s32 	%r65, %r2, %r64;
	shl.b32 	%r66, %r65, 2;
	mad.lo.s32 	%r67, %r60, 96, %r66;
	cvta.to.global.u64 	%rd20, %rd3;
	mul.wide.s32 	%rd21, %r67, 4;
	add.s64 	%rd22, %rd20, %rd21;
	mov.f32 	%f5, 0f00000000;
	st.global.v4.f32 	[%rd22], {%f5, %f5, %f5, %f5};
	bra.uni 	BB0_20;

BB0_3:
	setp.lt.s32	%p4, %r1, 64;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	setp.gt.s32	%p10, %r2, 23;
	@%p10 bra 	BB0_20;

	add.s32 	%r42, %r1, -48;
	shr.s32 	%r43, %r42, 31;
	shr.u32 	%r44, %r43, 28;
	add.s32 	%r45, %r42, %r44;
	and.b32  	%r46, %r45, -16;
	sub.s32 	%r47, %r42, %r46;
	shr.s32 	%r48, %r2, 31;
	shr.u32 	%r49, %r48, 27;
	add.s32 	%r50, %r2, %r49;
	and.b32  	%r51, %r50, 1073741792;
	sub.s32 	%r52, %r2, %r51;
	shl.b32 	%r53, %r52, 2;
	mad.lo.s32 	%r54, %r47, 96, %r53;
	cvta.to.global.u64 	%rd17, %rd4;
	mul.wide.s32 	%rd18, %r54, 4;
	add.s64 	%rd19, %rd17, %rd18;
	mov.f32 	%f4, 0f00000000;
	st.global.v4.f32 	[%rd19], {%f4, %f4, %f4, %f4};
	bra.uni 	BB0_20;

BB0_4:
	setp.lt.s32	%p5, %r1, 80;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 23;
	@%p9 bra 	BB0_20;

	add.s32 	%r29, %r1, -64;
	shr.s32 	%r30, %r29, 31;
	shr.u32 	%r31, %r30, 28;
	add.s32 	%r32, %r29, %r31;
	and.b32  	%r33, %r32, -16;
	sub.s32 	%r34, %r29, %r33;
	shr.s32 	%r35, %r2, 31;
	shr.u32 	%r36, %r35, 27;
	add.s32 	%r37, %r2, %r36;
	and.b32  	%r38, %r37, 1073741792;
	sub.s32 	%r39, %r2, %r38;
	shl.b32 	%r40, %r39, 2;
	mad.lo.s32 	%r41, %r34, 96, %r40;
	cvta.to.global.u64 	%rd14, %rd5;
	mul.wide.s32 	%rd15, %r41, 4;
	add.s64 	%rd16, %rd14, %rd15;
	mov.f32 	%f3, 0f00000000;
	st.global.v4.f32 	[%rd16], {%f3, %f3, %f3, %f3};
	bra.uni 	BB0_20;

BB0_5:
	setp.lt.s32	%p6, %r1, 96;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 23;
	@%p8 bra 	BB0_20;

	add.s32 	%r16, %r1, -80;
	shr.s32 	%r17, %r16, 31;
	shr.u32 	%r18, %r17, 28;
	add.s32 	%r19, %r16, %r18;
	and.b32  	%r20, %r19, -16;
	sub.s32 	%r21, %r16, %r20;
	shr.s32 	%r22, %r2, 31;
	shr.u32 	%r23, %r22, 27;
	add.s32 	%r24, %r2, %r23;
	and.b32  	%r25, %r24, 1073741792;
	sub.s32 	%r26, %r2, %r25;
	shl.b32 	%r27, %r26, 2;
	mad.lo.s32 	%r28, %r21, 96, %r27;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r28, 4;
	add.s64 	%rd13, %rd11, %rd12;
	mov.f32 	%f2, 0f00000000;
	st.global.v4.f32 	[%rd13], {%f2, %f2, %f2, %f2};
	bra.uni 	BB0_20;

BB0_6:
	setp.gt.s32	%p7, %r2, 23;
	@%p7 bra 	BB0_20;

	add.s32 	%r3, %r1, -96;
	shr.s32 	%r4, %r3, 31;
	shr.u32 	%r5, %r4, 28;
	add.s32 	%r6, %r3, %r5;
	and.b32  	%r7, %r6, -16;
	sub.s32 	%r8, %r3, %r7;
	shr.s32 	%r9, %r2, 31;
	shr.u32 	%r10, %r9, 27;
	add.s32 	%r11, %r2, %r10;
	and.b32  	%r12, %r11, 1073741792;
	sub.s32 	%r13, %r2, %r12;
	shl.b32 	%r14, %r13, 2;
	mad.lo.s32 	%r15, %r8, 96, %r14;
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r15, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd10], {%f1, %f1, %f1, %f1};

BB0_20:
	ret;
}


