// Seed: 3078234541
`define pp_29 0
`timescale 1ps / 1ps
`define pp_30 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output id_28;
  inout id_27;
  input id_26;
  inout id_25;
  inout id_24;
  inout id_23;
  output id_22;
  inout id_21;
  inout id_20;
  input id_19;
  output id_18;
  output id_17;
  output id_16;
  output id_15;
  output id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  always @(posedge "" or posedge 1) begin
    id_16 <= "";
  end
  type_30 id_28 (
      .id_0(id_21),
      .id_1(1),
      .id_2("")
  );
  logic id_29;
endmodule
`define pp_31 0
`timescale 1ps / 1ps
module module_1 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7
    , id_29,
    output id_8,
    input id_9
);
  type_34(
      1, 1
  );
endmodule
