Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: AddressRouter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AddressRouter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AddressRouter"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : AddressRouter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder.vhd" in Library work.
Architecture basic of Entity addressdecoder is up to date.
Architecture complete of Entity addressdecoder is up to date.
Compiling vhdl file "/home/ise/Single-Board-Computer/SBC-Address-Router/Reset.vhd" in Library work.
Architecture stock of Entity reset is up to date.
Compiling vhdl file "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressRouter.vhd" in Library work.
Entity <addressrouter> compiled.
Entity <addressrouter> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <AddressRouter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AddressDecoder> in library <work> (architecture <complete>).

Analyzing hierarchy for entity <Reset> in library <work> (architecture <stock>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <AddressRouter> in library <work> (Architecture <behavioral>).
Entity <AddressRouter> analyzed. Unit <AddressRouter> generated.

Analyzing Entity <AddressDecoder> in library <work> (Architecture <complete>).
Entity <AddressDecoder> analyzed. Unit <AddressDecoder> generated.

Analyzing Entity <Reset> in library <work> (Architecture <stock>).
Entity <Reset> analyzed. Unit <Reset> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AddressDecoder>.
    Related source file is "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder.vhd".
    Found 1-of-4 decoder for signal <s_cs_out>.
    Summary:
	inferred   1 Decoder(s).
Unit <AddressDecoder> synthesized.


Synthesizing Unit <Reset>.
    Related source file is "/home/ise/Single-Board-Computer/SBC-Address-Router/Reset.vhd".
WARNING:Xst:1780 - Signal <s_st_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Mtridata_s_hlt> created at line 37.
    Found 1-bit register for signal <Mtrien_s_hlt> created at line 37.
    Found 12-bit up counter for signal <s_counter>.
    Found 1-bit tristate buffer for signal <s_hlt>.
    Found 1-bit register for signal <s_rst_l>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <Reset> synthesized.


Synthesizing Unit <AddressRouter>.
    Related source file is "/home/ise/Single-Board-Computer/SBC-Address-Router/AddressRouter.vhd".
WARNING:Xst:647 - Input <i_duart_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_addr<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_fc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <s_berr>.
    Found 1-bit register for signal <s_dtack>.
Unit <AddressRouter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Mtridata_s_hlt> has a constant value of 0 in block <Reset>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1348 - Unit Reset is merged (output interface has tristates)

Optimizing unit <AddressRouter> ...
  implementation constraint: IOB=auto	 : o_oe
  implementation constraint: IOB=auto	 : reset_chip/Mtrien_s_hlt
  implementation constraint: INIT=s	 : s_dtack
  implementation constraint: INIT=s	 : s_berr
  implementation constraint: INIT=r	 : reset_chip/s_counter_11
  implementation constraint: INIT=r	 : reset_chip/s_counter_10
  implementation constraint: INIT=r	 : reset_chip/s_counter_9
  implementation constraint: INIT=r	 : reset_chip/s_counter_8
  implementation constraint: INIT=r	 : reset_chip/s_counter_7
  implementation constraint: INIT=r	 : reset_chip/s_counter_6
  implementation constraint: INIT=r	 : reset_chip/s_counter_5
  implementation constraint: INIT=r	 : reset_chip/s_counter_4
  implementation constraint: INIT=r	 : reset_chip/s_counter_3
  implementation constraint: INIT=r	 : reset_chip/s_counter_2
  implementation constraint: INIT=r	 : reset_chip/s_counter_1
  implementation constraint: INIT=r	 : reset_chip/s_counter_0
  implementation constraint: INIT=s	 : reset_chip/s_rst_l
  implementation constraint: INIT=r	 : reset_chip/Mtrien_s_hlt

Optimizing unit <AddressDecoder> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AddressRouter.ngr
Top Level Output File Name         : AddressRouter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 98
#      AND2                        : 31
#      GND                         : 1
#      INV                         : 34
#      OR2                         : 18
#      OR3                         : 2
#      VCC                         : 1
#      XOR2                        : 11
# FlipFlops/Latches                : 16
#      FD                          : 12
#      FDCE                        : 4
# IO Buffers                       : 24
#      IBUF                        : 9
#      OBUF                        : 14
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.57 secs
 
--> 


Total memory usage is 608380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

