<profile>

<section name = "Vivado HLS Report for 'loop_imperfect'" level="0">
<item name = "Date">Fri Jun 23 13:42:55 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">proj_loop_imperfect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.364 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">82001, 82001, 0.328 ms, 0.328 ms, 82001, 82001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">82000, 82000, 82, -, -, 1000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 433, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 788, 476, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 417, -</column>
<column name="Register">-, -, 524, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="loop_imperfect_srbkb_U1">loop_imperfect_srbkb, 0, 0, 394, 238, 0</column>
<column name="loop_imperfect_srbkb_U2">loop_imperfect_srbkb, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_fu_134_p2">+, 0, 0, 18, 3, 11</column>
<column name="b1_2_fu_292_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_249_p2">+, 0, 0, 18, 2, 11</column>
<column name="sub_ln105_fu_178_p2">-, 0, 0, 15, 5, 6</column>
<column name="sub_ln108_fu_255_p2">-, 0, 0, 15, 5, 6</column>
<column name="icmp_ln100_fu_128_p2">icmp, 0, 0, 13, 11, 7</column>
<column name="lshr_ln105_fu_193_p2">lshr, 0, 0, 13, 2, 6</column>
<column name="lshr_ln108_fu_260_p2">lshr, 0, 0, 13, 2, 6</column>
<column name="or_ln105_fu_201_p2">or, 0, 0, 6, 6, 6</column>
<column name="or_ln108_fu_269_p2">or, 0, 0, 6, 6, 6</column>
<column name="or_ln111_fu_238_p2">or, 0, 0, 11, 11, 1</column>
<column name="shl_ln105_fu_173_p2">shl, 0, 0, 85, 2, 32</column>
<column name="shl_ln108_fu_233_p2">shl, 0, 0, 85, 2, 32</column>
<column name="b0_1_fu_159_p2">xor, 0, 0, 32, 32, 32</column>
<column name="b0_2_fu_214_p2">xor, 0, 0, 32, 32, 32</column>
<column name="b1_1_fu_219_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_address0">15, 3, 12, 36</column>
<column name="ap_NS_fsm">369, 84, 1, 84</column>
<column name="buffer_r_address1">15, 3, 12, 36</column>
<column name="i_0_reg_111">9, 2, 11, 22</column>
<column name="reg_123">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln101_reg_305">11, 0, 11, 0</column>
<column name="ap_CS_fsm">83, 0, 83, 0</column>
<column name="b0_1_reg_341">32, 0, 32, 0</column>
<column name="b0_2_reg_372">32, 0, 32, 0</column>
<column name="b0_reg_330">32, 0, 32, 0</column>
<column name="b1_1_reg_377">32, 0, 32, 0</column>
<column name="b1_2_reg_409">32, 0, 32, 0</column>
<column name="b1_reg_336">32, 0, 32, 0</column>
<column name="buffer_addr_reg_320">12, 0, 12, 0</column>
<column name="i_0_reg_111">11, 0, 11, 0</column>
<column name="i_reg_404">11, 0, 11, 0</column>
<column name="reg_123">32, 0, 32, 0</column>
<column name="shl_ln105_reg_357">32, 0, 32, 0</column>
<column name="shl_ln108_reg_393">32, 0, 32, 0</column>
<column name="srem_ln105_reg_347">32, 0, 32, 0</column>
<column name="srem_ln108_reg_383">32, 0, 32, 0</column>
<column name="sub_ln105_reg_362">6, 0, 6, 0</column>
<column name="tmp_reg_367">26, 0, 26, 0</column>
<column name="trunc_ln105_reg_352">6, 0, 6, 0</column>
<column name="trunc_ln108_reg_388">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="buffer_r_address0">out, 12, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_q0">in, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_address1">out, 12, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d1">out, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_q1">in, 32, ap_memory, buffer_r, array</column>
<column name="M_address0">out, 12, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="M_address1">out, 12, ap_memory, M, array</column>
<column name="M_ce1">out, 1, ap_memory, M, array</column>
<column name="M_q1">in, 32, ap_memory, M, array</column>
</table>
</item>
</section>
</profile>
