<!doctype html>



  


<html class="theme-next muse use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>



<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />












  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />




  
  
  
  

  
    
    
  

  

  

  

  

  
    
    
    <link href="//fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic&subset=latin,latin-ext" rel="stylesheet" type="text/css">
  






<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.0" rel="stylesheet" type="text/css" />


  <meta name="keywords" content="ZYNQ,Koheron SDK," />








  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=5.1.0" />






<meta name="description" content="本文列出Koheron SDK 开发环境下编译adc_dac时的log记录，以及简单分析。">
<meta property="og:type" content="article">
<meta property="og:title" content="Koheron SDK使用指南之项目编译log">
<meta property="og:url" content="http://fpgaplayer.com/2017/02/18/koheronsdk-base3/index.html">
<meta property="og:site_name" content="FPGA Player">
<meta property="og:description" content="本文列出Koheron SDK 开发环境下编译adc_dac时的log记录，以及简单分析。">
<meta property="og:updated_time" content="2017-02-19T06:06:18.483Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Koheron SDK使用指南之项目编译log">
<meta name="twitter:description" content="本文列出Koheron SDK 开发环境下编译adc_dac时的log记录，以及简单分析。">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Muse',
    sidebar: {"position":"right","display":"always"},
    fancybox: true,
    motion: true,
    duoshuo: {
      userId: '6382401141535147000',
      author: 'Author'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://fpgaplayer.com/2017/02/18/koheronsdk-base3/"/>





  <title> Koheron SDK使用指南之项目编译log | FPGA Player </title>
</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  



  <script type="text/javascript">
    var _hmt = _hmt || [];
    (function() {
      var hm = document.createElement("script");
      hm.src = "https://hm.baidu.com/hm.js?cdb421e732ebb368c5643d00163fc965";
      var s = document.getElementsByTagName("script")[0];
      s.parentNode.insertBefore(hm, s);
    })();
  </script>








  
  
    
  

  <div class="container one-collumn sidebar-position-right page-post-detail ">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-meta ">
  

  <div class="custom-logo-site-title">
    <a href="/"  class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <span class="site-title">FPGA Player</span>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>
    
      <p class="site-subtitle">Beginner's Mind</p>
    
</div>

<div class="site-nav-toggle">
  <button>
    <span class="btn-bar"></span>
    <span class="btn-bar"></span>
    <span class="btn-bar"></span>
  </button>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br />
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-share">
          <a href="/share" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-book"></i> <br />
            
            平台分享
          </a>
        </li>
      
        
        <li class="menu-item menu-item-commonweal">
          <a href="/404.html" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-heartbeat"></i> <br />
            
            公益404
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal " itemscope itemtype="http://schema.org/Article">
  <link itemprop="mainEntityOfPage" href="http://fpgaplayer.com/2017/02/18/koheronsdk-base3/">

  <span style="display:none" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <meta itemprop="name" content="FPGA玩家">
    <meta itemprop="description" content="">
    <meta itemprop="image" content="/images/avatar.png">
  </span>

  <span style="display:none" itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
    <meta itemprop="name" content="FPGA Player">
    <span style="display:none" itemprop="logo" itemscope itemtype="http://schema.org/ImageObject">
      <img style="display:none;" itemprop="url image" alt="FPGA Player" src="">
    </span>
  </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
            
            
              
                Koheron SDK使用指南之项目编译log
              
            
          </h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="Post created" itemprop="dateCreated datePublished" datetime="2017-02-18T10:53:46+08:00">
                2017-02-18
              </time>
            

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/教程/" itemprop="url" rel="index">
                    <span itemprop="name">教程</span>
                  </a>
                </span>

                
                
                  ， 
                
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/教程/Koheron-SDK/" itemprop="url" rel="index">
                    <span itemprop="name">Koheron SDK</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
              <span class="post-comments-count">
                <span class="post-meta-divider">|</span>
                <span class="post-meta-item-icon">
                  <i class="fa fa-comment-o"></i>
                </span>
                <a href="/2017/02/18/koheronsdk-base3/#comments" itemprop="discussionUrl">
                  <span class="post-comments-count ds-thread-count" data-thread-key="2017/02/18/koheronsdk-base3/" itemprop="commentCount"></span>
                </a>
              </span>
            
          

          

          
          

          
            <span class="post-meta-divider">|</span>
            <span class="page-pv"><i class="fa fa-file-o"></i>浏览
            <span class="busuanzi-value" id="busuanzi_value_page_pv" ></span>次
            </span>
          

          

        </div>
      </header>
    


    <div class="post-body" itemprop="articleBody">

      
      

      
        <p>本文列出Koheron SDK 开发环境下编译adc_dac时的log记录，以及简单分析。</p>
<a id="more"></a>
<h1 id="进入Koheron-SDK"><a href="#进入Koheron-SDK" class="headerlink" title="进入Koheron SDK"></a>进入Koheron SDK</h1><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div></pre></td><td class="code"><pre><div class="line">root@ubuntu1604-virtual-machine:/home/ubuntu1604/Downloads/koheron-sdk# ls</div><div class="line">acknowledgments.md  drivers      LICENSE   README.md         settings.sh</div><div class="line">boards              fpga         Makefile  requirements.txt</div><div class="line">circle.yml          instruments  os        scripts</div></pre></td></tr></table></figure>
<h1 id="SOURCE-配置文件"><a href="#SOURCE-配置文件" class="headerlink" title="SOURCE 配置文件"></a>SOURCE 配置文件</h1><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div></pre></td><td class="code"><pre><div class="line">root@ubuntu1604-virtual-machine:/home/ubuntu1604/Downloads/koheron-sdk# source s </div><div class="line">scripts/     settings.sh  </div><div class="line">root@ubuntu1604-virtual-machine:/home/ubuntu1604/Downloads/koheron-sdk# source settings.sh</div></pre></td></tr></table></figure>
<h1 id="编译工程ADC-DCA"><a href="#编译工程ADC-DCA" class="headerlink" title="编译工程ADC_DCA"></a>编译工程ADC_DCA</h1><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div></pre></td><td class="code"><pre><div class="line">root@ubuntu1604-virtual-machine:/home/ubuntu1604/Downloads/koheron-sdk# make NAME=adc_dac</div></pre></td></tr></table></figure>
<h2 id="获取Koheron-Server"><a href="#获取Koheron-Server" class="headerlink" title="获取Koheron-Server"></a>获取Koheron-Server</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div></pre></td><td class="code"><pre><div class="line">test -d tmp/adc_dac.koheron-server || git clone https://github.com/Koheron/koheron-server.git tmp/adc_dac.koheron-server</div><div class="line">Cloning into &apos;tmp/adc_dac.koheron-server&apos;...</div><div class="line">remote: Counting objects: 4956, done.</div><div class="line">remote: Compressing objects: 100% (145/145), done.</div><div class="line">Receiving objects: 100% (4956/4956), 1.01 MiB | 8.00 KiB/s, done.</div><div class="line">remote: Total 4956 (delta 78), reused 1 (delta 1), pack-reused 4810</div><div class="line">Resolving deltas: 100% (3299/3299), done.</div><div class="line">Checking connectivity... done.</div><div class="line">cd tmp/adc_dac.koheron-server &amp;&amp; git checkout v0.13.0</div><div class="line">Note: checking out &apos;v0.13.0&apos;.</div><div class="line"></div><div class="line">You are in &apos;detached HEAD&apos; state. You can look around, make experimental</div><div class="line">changes and commit them, and you can discard any commits you make in this</div><div class="line">state without impacting any branches by performing another checkout.</div><div class="line"></div><div class="line">If you want to create a new branch to retain commits you create, you may</div><div class="line">do so (now or later) by using -b with the checkout command again. Example:</div><div class="line"></div><div class="line">  git checkout -b &lt;new-branch-name&gt;</div><div class="line"></div><div class="line">HEAD is now at c3bc65d... v0.13.0 (#177)</div><div class="line">[tmp/adc_dac.koheron-server] OK</div><div class="line">test -d tmp/koheron_server_venv || (virtualenv tmp/koheron_server_venv &amp;&amp; \</div><div class="line">			tmp/koheron_server_venv/bin/pip install -r tmp/adc_dac.koheron-server/requirements.txt)</div></pre></td></tr></table></figure>
<h2 id="启动PYTHON"><a href="#启动PYTHON" class="headerlink" title="启动PYTHON"></a>启动PYTHON</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div></pre></td><td class="code"><pre><div class="line">Running virtualenv with interpreter /usr/bin/python2</div><div class="line">New python executable in /home/ubuntu1604/Downloads/koheron-sdk/tmp/koheron_server_venv/bin/python2</div><div class="line">Also creating executable in /home/ubuntu1604/Downloads/koheron-sdk/tmp/koheron_server_venv/bin/python</div><div class="line">Installing setuptools, pkg_resources, pip, wheel...done.</div><div class="line">Collecting Jinja2==2.7.3 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 1))</div><div class="line">  Downloading Jinja2-2.7.3.tar.gz (378kB)</div><div class="line">    100% |████████████████████████████████| 378kB 50kB/s </div><div class="line">Collecting MarkupSafe==0.23 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 2))</div><div class="line">Collecting PyYAML==3.11 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 3))</div><div class="line">  Downloading PyYAML-3.11.zip (371kB)</div><div class="line">    100% |████████████████████████████████| 378kB 42kB/s </div><div class="line">Requirement already satisfied: argparse==1.2.1 in /usr/lib/python2.7 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 4))</div><div class="line">Collecting pyparsing==2.0.3 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 5))</div><div class="line">  Downloading pyparsing-2.0.3-py2.py3-none-any.whl</div><div class="line">Collecting tabulate==0.7.5 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 6))</div><div class="line">  Downloading tabulate-0.7.5.tar.gz</div><div class="line">Collecting CppHeaderParser==2.7.3 (from -r tmp/adc_dac.koheron-server/requirements.txt (line 7))</div><div class="line">  Downloading CppHeaderParser-2.7.3.tar.gz (54kB)</div><div class="line">    100% |████████████████████████████████| 61kB 30kB/s </div><div class="line">Collecting datetime (from -r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">  Downloading DateTime-4.1.1.zip (66kB)</div><div class="line">    100% |████████████████████████████████| 71kB 42kB/s </div><div class="line">Collecting ply (from CppHeaderParser==2.7.3-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 7))</div><div class="line">  Downloading ply-3.10.tar.gz (150kB)</div><div class="line">    100% |████████████████████████████████| 153kB 89kB/s </div><div class="line">Collecting zope.interface (from datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">  Downloading zope.interface-4.3.3.tar.gz (150kB)</div><div class="line">    100% |████████████████████████████████| 153kB 42kB/s </div><div class="line">Collecting pytz (from datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">  Downloading pytz-2016.10-py2.py3-none-any.whl (483kB)</div><div class="line">    100% |████████████████████████████████| 491kB 31kB/s </div><div class="line">Requirement already satisfied: setuptools in ./tmp/koheron_server_venv/lib/python2.7/site-packages (from zope.interface-&gt;datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">Requirement already satisfied: appdirs&gt;=1.4.0 in ./tmp/koheron_server_venv/lib/python2.7/site-packages (from setuptools-&gt;zope.interface-&gt;datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">Requirement already satisfied: packaging&gt;=16.8 in ./tmp/koheron_server_venv/lib/python2.7/site-packages (from setuptools-&gt;zope.interface-&gt;datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">Requirement already satisfied: six&gt;=1.6.0 in ./tmp/koheron_server_venv/lib/python2.7/site-packages (from setuptools-&gt;zope.interface-&gt;datetime-&gt;-r tmp/adc_dac.koheron-server/requirements.txt (line 8))</div><div class="line">Building wheels for collected packages: Jinja2, PyYAML, tabulate, CppHeaderParser, datetime, ply, zope.interface</div><div class="line">  Running setup.py bdist_wheel for Jinja2 ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/ea/d6/b1/389cd2f50d24ce359eb1f4005965da619ef62316226b2d430d</div><div class="line">  Running setup.py bdist_wheel for PyYAML ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/4a/bf/14/d79994d19a59d4f73efdafb8682961f582d45ed6b459420346</div><div class="line">  Running setup.py bdist_wheel for tabulate ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/2e/3b/9d/fd2040f3513decad8244f721c027b70d7868fe2fc0a7c06e5e</div><div class="line">  Running setup.py bdist_wheel for CppHeaderParser ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/86/c0/56/40fd420651e39ed7ab7a14b865e54b9c09a156f5914f3cf20c</div><div class="line">  Running setup.py bdist_wheel for datetime ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/70/33/e9/c0b8977dbab53514d99cf2e181071cd1a6ef63fa64cca30c24</div><div class="line">  Running setup.py bdist_wheel for ply ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/ad/dd/ad/8ce1991a7b380dfe23d6cc81a4de5c2775bc728b5a0a7721aa</div><div class="line">  Running setup.py bdist_wheel for zope.interface ... done</div><div class="line">  Stored in directory: /root/.cache/pip/wheels/00/aa/8b/f1d1eb398423e59894b45ee151344e243808156c2d182c9f4e</div><div class="line">Successfully built Jinja2 PyYAML tabulate CppHeaderParser datetime ply zope.interface</div><div class="line">Installing collected packages: MarkupSafe, Jinja2, PyYAML, pyparsing, tabulate, ply, CppHeaderParser, zope.interface, pytz, datetime</div><div class="line">  Found existing installation: pyparsing 2.1.10</div><div class="line">    Uninstalling pyparsing-2.1.10:</div><div class="line">      Successfully uninstalled pyparsing-2.1.10</div><div class="line">Successfully installed CppHeaderParser-2.7.3 Jinja2-2.7.3 MarkupSafe-0.23 PyYAML-3.11 datetime-4.1.1 ply-3.10 pyparsing-2.0.3 pytz-2016.10 tabulate-0.7.5 zope.interface-4.3.3</div></pre></td></tr></table></figure>
<p>python scripts/make.py –middleware instruments/adc_dac<br>cp drivers/context/context.hpp tmp/adc_dac.server.build/context.hpp<br>make -C tmp/adc_dac.koheron-server CONFIG=tmp/adc_dac.drivers.yml BASE_DIR=../.. \<br>  PYTHON=tmp/koheron_server_venv/bin/python TMP=../../tmp/adc_dac.server.build<br>make[1]: Entering directory ‘/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.koheron-server’<br>../../tmp/koheron_server_venv/bin/python scripts/make.py –generate ../../tmp/adc_dac.drivers.yml ../.. ../../tmp/adc_dac.server.build<br>[‘instruments/adc_dac/./adc_dac.hpp’, ‘drivers/common.hpp’, ‘drivers/init.hpp’]<br>Parsing and analysing instruments/adc_dac/./adc_dac.hpp…<br>Generating AdcDac…<br>Parsing and analysing drivers/common.hpp…<br>Generating Common…<br>Parsing and analysing drivers/init.hpp…<br>Generating Init…<br>make –jobs=4 ../../tmp/adc_dac.server.build/kserverd<br>make[2]: Entering directory ‘/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.koheron-server’<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/signal_handler.o core/signal_handler.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/kserver_commands.o core/kserver_commands.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/listening_channel.o core/listening_channel.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/gason.o core/gason.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/websocket.o core/websocket.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/session_manager.o core/session_manager.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/config.o core/config.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/sha1.o core/crypto/sha1.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/base64.o core/crypto/base64.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/kserver.o core/kserver.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/devices_manager.o core/devices_manager.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/kserver_session.o core/kserver_session.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/main.o core/main.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/ks_adc_dac.o ../../tmp/adc_dac.server.build/ks_adc_dac.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/ks_common.o ../../tmp/adc_dac.server.build/ks_common.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/ks_init.o ../../tmp/adc_dac.server.build/ks_init.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/context.o ../../tmp/adc_dac.server.build/context.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/spi_dev.o ../../drivers/context/spi_dev.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -c -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -o ../../tmp/adc_dac.server.build/i2c_dev.o ../../drivers/context/i2c_dev.cpp<br>/usr/bin/arm-linux-gnueabihf-g++ -flto -o ../../tmp/adc_dac.server.build/kserverd  ../../tmp/adc_dac.server.build/signal_handler.o ../../tmp/adc_dac.server.build/kserver_commands.o ../../tmp/adc_dac.server.build/listening_channel.o ../../tmp/adc_dac.server.build/gason.o ../../tmp/adc_dac.server.build/websocket.o ../../tmp/adc_dac.server.build/session_manager.o ../../tmp/adc_dac.server.build/config.o ../../tmp/adc_dac.server.build/sha1.o ../../tmp/adc_dac.server.build/base64.o ../../tmp/adc_dac.server.build/kserver.o ../../tmp/adc_dac.server.build/devices_manager.o ../../tmp/adc_dac.server.build/kserver_session.o ../../tmp/adc_dac.server.build/main.o ../../tmp/adc_dac.server.build/ks_adc_dac.o ../../tmp/adc_dac.server.build/ks_common.o ../../tmp/adc_dac.server.build/ks_init.o ../../tmp/adc_dac.server.build/context.o  ../../tmp/adc_dac.server.build/spi_dev.o ../../tmp/adc_dac.server.build/i2c_dev.o -Wall -Werror -I../../tmp/adc_dac.server.build -I../.. -I. -DDEBUG_KSERVER -DKOHERON_SERVER_VERSION=0.13.0.c3bc65d -MMD -MP -march=armv7-a -mtune=cortex-a9 -mfpu=neon -mfloat-abi=hard  -O3 -std=c++14 -pthread -lm<br>make[2]: Leaving directory ‘/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.koheron-server’<br>make[1]: Leaving directory ‘/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.koheron-server’<br>[tmp/adc_dac.server.build/kserverd] OK<br>echo d2deb66 &gt; tmp/adc_dac.version<br>[tmp/adc_dac.version] OK<br>echo d0658dd0a0f1005744bcab9d3886a15a42bb1989a3d211b66ac3f5d49bc18f04 &gt; tmp/adc_dac.sha<br>[tmp/adc_dac.sha] OK</p>
<p>python scripts/make.py –config_tcl instruments/adc_dac<br>[tmp/adc_dac.config.tcl] OK</p>
<h2 id="启动Vivado编译IP-axi-cfg-register-v1-0"><a href="#启动Vivado编译IP-axi-cfg-register-v1-0" class="headerlink" title="启动Vivado编译IP axi_cfg_register_v1_0"></a>启动Vivado编译IP axi_cfg_register_v1_0</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div><div class="line">61</div><div class="line">62</div><div class="line">63</div><div class="line">64</div><div class="line">65</div><div class="line">66</div><div class="line">67</div><div class="line">68</div><div class="line">69</div><div class="line">70</div><div class="line">71</div><div class="line">72</div><div class="line">73</div><div class="line">74</div><div class="line">75</div><div class="line">76</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp/cores/axi_cfg_register_v1_0</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/core.tcl -tclargs fpga/cores/axi_cfg_register_v1_0 `cat boards/red-pitaya/PART`</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/core.tcl</div><div class="line"># set core_path [lindex $argv 0]</div><div class="line"># set part_name [lindex $argv 1]</div><div class="line"># set core_name [lindex [split $core_path /] end]</div><div class="line"># set elements [split $core_name _]</div><div class="line"># set project_name [join [lrange $elements 0 end-2] _]</div><div class="line"># set version [string trimleft [join [lrange $elements end-1 end] .] v]</div><div class="line"># file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr</div><div class="line"># create_project -part $part_name $project_name tmp/cores</div><div class="line"># add_files -norecurse [glob $core_path/*.v]</div><div class="line"># set testbench_files [glob -nocomplain $core_path/*_tb.v]</div><div class="line"># if &#123;[llength testbench_files] &gt; 0&#125; &#123;</div><div class="line">#   remove_files $testbench_files</div><div class="line"># &#125;</div><div class="line">WARNING: [Vivado 12-818] No files matched &apos;&apos;</div><div class="line"># ipx::package_project -import_files -root_dir tmp/cores/$core_name</div><div class="line">WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to &apos;user.org&apos;.</div><div class="line">WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter &apos;int_data_mux&apos; has a dependency on the module local parameter or undefined parameter &apos;CFG_SIZE&apos;.</div><div class="line">WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter &apos;int_ce_wire&apos; has a dependency on the module local parameter or undefined parameter &apos;CFG_SIZE&apos;.</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1704] No user IP repositories specified</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line">INFO: [IP_Flow 19-2228] Inferred bus interface &apos;s_axi&apos; of definition &apos;xilinx.com:interface:aximm:1.0&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;reset&apos; from port &apos;aresetn&apos; as interface &apos;aresetn&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aresetn&apos;: Added interface parameter &apos;POLARITY&apos; with value &apos;ACTIVE_LOW&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;clock&apos; from port &apos;aclk&apos; as interface &apos;aclk&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aclk&apos;: Added interface parameter &apos;ASSOCIATED_BUSIF&apos; with value &apos;s_axi&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aclk&apos;: Added interface parameter &apos;ASSOCIATED_RESET&apos; with value &apos;aresetn&apos;.</div><div class="line"># set core [ipx::current_core]</div><div class="line"># set_property VERSION $version $core</div><div class="line"># set_property NAME $project_name $core</div><div class="line"># set_property LIBRARY &#123;user&#125; $core</div><div class="line"># set_property SUPPORTED_FAMILIES &#123;zynq Production&#125; $core</div><div class="line"># proc core_parameter &#123;name display_name description&#125; &#123;</div><div class="line">#   set core [ipx::current_core]</div><div class="line"># </div><div class="line">#   set parameter [ipx::get_user_parameters $name -of_objects $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property DESCRIPTION $description $parameter</div><div class="line"># </div><div class="line">#   set parameter [ipgui::get_guiparamspec -name $name -component $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property TOOLTIP $description $parameter</div><div class="line"># &#125;</div><div class="line"># source $core_path/core_config.tcl</div><div class="line">## set display_name &#123;AXI Configuration Register&#125;</div><div class="line">## set core [ipx::current_core]</div><div class="line">## set_property DISPLAY_NAME $display_name $core</div><div class="line">## set_property DESCRIPTION $display_name $core</div><div class="line">## set_property VENDOR &#123;pavel-demin&#125; $core</div><div class="line">## set_property VENDOR_DISPLAY_NAME &#123;Pavel Demin&#125; $core</div><div class="line">## set_property COMPANY_URL &#123;https://github.com/pavel-demin/red-pitaya-notes&#125; $core</div><div class="line">## core_parameter AXI_DATA_WIDTH &#123;AXI DATA WIDTH&#125; &#123;Width of the AXI data bus.&#125;</div><div class="line">## core_parameter AXI_ADDR_WIDTH &#123;AXI ADDR WIDTH&#125; &#123;Width of the AXI address bus.&#125;</div><div class="line">## core_parameter CFG_DATA_WIDTH &#123;CFG DATA WIDTH&#125; &#123;Width of the configuration data.&#125;</div><div class="line">## set bus [ipx::get_bus_interfaces -of_objects $core s_axi]</div><div class="line">## set_property NAME S_AXI $bus</div><div class="line">## set_property INTERFACE_MODE slave $bus</div><div class="line">## set bus [ipx::get_bus_interfaces aclk]</div><div class="line">## set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]</div><div class="line">## set_property VALUE S_AXI $parameter</div><div class="line"># rename core_parameter &#123;&#125;</div><div class="line"># ipx::create_xgui_files $core</div><div class="line"># ipx::update_checksums $core</div><div class="line"># ipx::save_core $core</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:06:02 2017...</div><div class="line">[axi_cfg_register_v1_0] OK</div></pre></td></tr></table></figure>
<h2 id="启动Vivado编译IP-axi-sts-register-v1-0"><a href="#启动Vivado编译IP-axi-sts-register-v1-0" class="headerlink" title="启动Vivado编译IP  axi_sts_register_v1_0"></a>启动Vivado编译IP  axi_sts_register_v1_0</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div><div class="line">61</div><div class="line">62</div><div class="line">63</div><div class="line">64</div><div class="line">65</div><div class="line">66</div><div class="line">67</div><div class="line">68</div><div class="line">69</div><div class="line">70</div><div class="line">71</div><div class="line">72</div><div class="line">73</div><div class="line">74</div><div class="line">75</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp/cores/axi_sts_register_v1_0</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/core.tcl -tclargs fpga/cores/axi_sts_register_v1_0 `cat boards/red-pitaya/PART`</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/core.tcl</div><div class="line"># set core_path [lindex $argv 0]</div><div class="line"># set part_name [lindex $argv 1]</div><div class="line"># set core_name [lindex [split $core_path /] end]</div><div class="line"># set elements [split $core_name _]</div><div class="line"># set project_name [join [lrange $elements 0 end-2] _]</div><div class="line"># set version [string trimleft [join [lrange $elements end-1 end] .] v]</div><div class="line"># file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr</div><div class="line"># create_project -part $part_name $project_name tmp/cores</div><div class="line"># add_files -norecurse [glob $core_path/*.v]</div><div class="line"># set testbench_files [glob -nocomplain $core_path/*_tb.v]</div><div class="line"># if &#123;[llength testbench_files] &gt; 0&#125; &#123;</div><div class="line">#   remove_files $testbench_files</div><div class="line"># &#125;</div><div class="line">WARNING: [Vivado 12-818] No files matched &apos;&apos;</div><div class="line"># ipx::package_project -import_files -root_dir tmp/cores/$core_name</div><div class="line">WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to &apos;user.org&apos;.</div><div class="line">WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter &apos;int_data_mux&apos; has a dependency on the module local parameter or undefined parameter &apos;STS_SIZE&apos;.</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1704] No user IP repositories specified</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line">INFO: [IP_Flow 19-2228] Inferred bus interface &apos;s_axi&apos; of definition &apos;xilinx.com:interface:aximm:1.0&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;reset&apos; from port &apos;aresetn&apos; as interface &apos;aresetn&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aresetn&apos;: Added interface parameter &apos;POLARITY&apos; with value &apos;ACTIVE_LOW&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;clock&apos; from port &apos;aclk&apos; as interface &apos;aclk&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aclk&apos;: Added interface parameter &apos;ASSOCIATED_BUSIF&apos; with value &apos;s_axi&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aclk&apos;: Added interface parameter &apos;ASSOCIATED_RESET&apos; with value &apos;aresetn&apos;.</div><div class="line"># set core [ipx::current_core]</div><div class="line"># set_property VERSION $version $core</div><div class="line"># set_property NAME $project_name $core</div><div class="line"># set_property LIBRARY &#123;user&#125; $core</div><div class="line"># set_property SUPPORTED_FAMILIES &#123;zynq Production&#125; $core</div><div class="line"># proc core_parameter &#123;name display_name description&#125; &#123;</div><div class="line">#   set core [ipx::current_core]</div><div class="line"># </div><div class="line">#   set parameter [ipx::get_user_parameters $name -of_objects $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property DESCRIPTION $description $parameter</div><div class="line"># </div><div class="line">#   set parameter [ipgui::get_guiparamspec -name $name -component $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property TOOLTIP $description $parameter</div><div class="line"># &#125;</div><div class="line"># source $core_path/core_config.tcl</div><div class="line">## set display_name &#123;AXI Status Register&#125;</div><div class="line">## set core [ipx::current_core]</div><div class="line">## set_property DISPLAY_NAME $display_name $core</div><div class="line">## set_property DESCRIPTION $display_name $core</div><div class="line">## set_property VENDOR &#123;pavel-demin&#125; $core</div><div class="line">## set_property VENDOR_DISPLAY_NAME &#123;Pavel Demin&#125; $core</div><div class="line">## set_property COMPANY_URL &#123;https://github.com/pavel-demin/red-pitaya-notes&#125; $core</div><div class="line">## core_parameter AXI_ADDR_WIDTH &#123;AXI ADDR WIDTH&#125; &#123;Width of the AXI address bus.&#125;</div><div class="line">## core_parameter AXI_DATA_WIDTH &#123;AXI DATA WIDTH&#125; &#123;Width of the AXI data bus.&#125;</div><div class="line">## core_parameter STS_DATA_WIDTH &#123;STS DATA WIDTH&#125; &#123;Width of the status data.&#125;</div><div class="line">## set bus [ipx::get_bus_interfaces -of_objects $core s_axi]</div><div class="line">## set_property NAME S_AXI $bus</div><div class="line">## set_property INTERFACE_MODE slave $bus</div><div class="line">## set bus [ipx::get_bus_interfaces aclk]</div><div class="line">## set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]</div><div class="line">## set_property VALUE S_AXI $parameter</div><div class="line"># rename core_parameter &#123;&#125;</div><div class="line"># ipx::create_xgui_files $core</div><div class="line"># ipx::update_checksums $core</div><div class="line"># ipx::save_core $core</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:06:10 2017...</div><div class="line">[axi_sts_register_v1_0] OK</div></pre></td></tr></table></figure>
<h2 id="启动Vivado编译IP-dna-reader-v1-0"><a href="#启动Vivado编译IP-dna-reader-v1-0" class="headerlink" title="启动Vivado编译IP dna_reader_v1_0"></a>启动Vivado编译IP dna_reader_v1_0</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div><div class="line">61</div><div class="line">62</div><div class="line">63</div><div class="line">64</div><div class="line">65</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp/cores/dna_reader_v1_0</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/core.tcl -tclargs fpga/cores/dna_reader_v1_0 `cat boards/red-pitaya/PART`</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/core.tcl</div><div class="line"># set core_path [lindex $argv 0]</div><div class="line"># set part_name [lindex $argv 1]</div><div class="line"># set core_name [lindex [split $core_path /] end]</div><div class="line"># set elements [split $core_name _]</div><div class="line"># set project_name [join [lrange $elements 0 end-2] _]</div><div class="line"># set version [string trimleft [join [lrange $elements end-1 end] .] v]</div><div class="line"># file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr</div><div class="line"># create_project -part $part_name $project_name tmp/cores</div><div class="line"># add_files -norecurse [glob $core_path/*.v]</div><div class="line"># set testbench_files [glob -nocomplain $core_path/*_tb.v]</div><div class="line"># if &#123;[llength testbench_files] &gt; 0&#125; &#123;</div><div class="line">#   remove_files $testbench_files</div><div class="line"># &#125;</div><div class="line">WARNING: [Vivado 12-818] No files matched &apos;&apos;</div><div class="line"># ipx::package_project -import_files -root_dir tmp/cores/$core_name</div><div class="line">WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to &apos;user.org&apos;.</div><div class="line">INFO: [IP_Flow 19-1976] HDL Parser: Replacing &apos;CNTR_WIDTH&apos; by 16 for port or parameter &apos;int_cntr_reg&apos;</div><div class="line">INFO: [IP_Flow 19-1976] HDL Parser: Replacing &apos;DATA_WIDTH&apos; by 57 for port or parameter &apos;int_data_reg&apos;</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1704] No user IP repositories specified</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;reset&apos; from port &apos;aresetn&apos; as interface &apos;aresetn&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aresetn&apos;: Added interface parameter &apos;POLARITY&apos; with value &apos;ACTIVE_LOW&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;clock&apos; from port &apos;aclk&apos; as interface &apos;aclk&apos;.</div><div class="line">INFO: [IP_Flow 19-4728] Bus Interface &apos;aclk&apos;: Added interface parameter &apos;ASSOCIATED_RESET&apos; with value &apos;aresetn&apos;.</div><div class="line"># set core [ipx::current_core]</div><div class="line"># set_property VERSION $version $core</div><div class="line"># set_property NAME $project_name $core</div><div class="line"># set_property LIBRARY &#123;user&#125; $core</div><div class="line"># set_property SUPPORTED_FAMILIES &#123;zynq Production&#125; $core</div><div class="line"># proc core_parameter &#123;name display_name description&#125; &#123;</div><div class="line">#   set core [ipx::current_core]</div><div class="line"># </div><div class="line">#   set parameter [ipx::get_user_parameters $name -of_objects $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property DESCRIPTION $description $parameter</div><div class="line"># </div><div class="line">#   set parameter [ipgui::get_guiparamspec -name $name -component $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property TOOLTIP $description $parameter</div><div class="line"># &#125;</div><div class="line"># source $core_path/core_config.tcl</div><div class="line">## set display_name &#123;DNA Reader&#125;</div><div class="line">## set core [ipx::current_core]</div><div class="line">## set_property DISPLAY_NAME $display_name $core</div><div class="line">## set_property DESCRIPTION $display_name $core</div><div class="line">## set_property VENDOR &#123;pavel-demin&#125; $core</div><div class="line">## set_property VENDOR_DISPLAY_NAME &#123;Pavel Demin&#125; $core</div><div class="line">## set_property COMPANY_URL &#123;https://github.com/pavel-demin/red-pitaya-notes&#125; $core</div><div class="line"># rename core_parameter &#123;&#125;</div><div class="line"># ipx::create_xgui_files $core</div><div class="line"># ipx::update_checksums $core</div><div class="line"># ipx::save_core $core</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:06:16 2017...</div><div class="line">[dna_reader_v1_0] OK</div></pre></td></tr></table></figure>
<h2 id="启动Vivado编译IP-redp-dac-v1-0"><a href="#启动Vivado编译IP-redp-dac-v1-0" class="headerlink" title="启动Vivado编译IP redp_dac_v1_0"></a>启动Vivado编译IP redp_dac_v1_0</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp/cores/redp_dac_v1_0</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/core.tcl -tclargs fpga/cores/redp_dac_v1_0 `cat boards/red-pitaya/PART`</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/core.tcl</div><div class="line"># set core_path [lindex $argv 0]</div><div class="line"># set part_name [lindex $argv 1]</div><div class="line"># set core_name [lindex [split $core_path /] end]</div><div class="line"># set elements [split $core_name _]</div><div class="line"># set project_name [join [lrange $elements 0 end-2] _]</div><div class="line"># set version [string trimleft [join [lrange $elements end-1 end] .] v]</div><div class="line"># file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr</div><div class="line"># create_project -part $part_name $project_name tmp/cores</div><div class="line"># add_files -norecurse [glob $core_path/*.v]</div><div class="line"># set testbench_files [glob -nocomplain $core_path/*_tb.v]</div><div class="line"># if &#123;[llength testbench_files] &gt; 0&#125; &#123;</div><div class="line">#   remove_files $testbench_files</div><div class="line"># &#125;</div><div class="line">WARNING: [Vivado 12-818] No files matched &apos;&apos;</div><div class="line"># ipx::package_project -import_files -root_dir tmp/cores/$core_name</div><div class="line">WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to &apos;user.org&apos;.</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1704] No user IP repositories specified</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line"># set core [ipx::current_core]</div><div class="line"># set_property VERSION $version $core</div><div class="line"># set_property NAME $project_name $core</div><div class="line"># set_property LIBRARY &#123;user&#125; $core</div><div class="line"># set_property SUPPORTED_FAMILIES &#123;zynq Production&#125; $core</div><div class="line"># proc core_parameter &#123;name display_name description&#125; &#123;</div><div class="line">#   set core [ipx::current_core]</div><div class="line"># </div><div class="line">#   set parameter [ipx::get_user_parameters $name -of_objects $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property DESCRIPTION $description $parameter</div><div class="line"># </div><div class="line">#   set parameter [ipgui::get_guiparamspec -name $name -component $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property TOOLTIP $description $parameter</div><div class="line"># &#125;</div><div class="line"># source $core_path/core_config.tcl</div><div class="line">## set display_name &#123;Red Pitaya DAC&#125;</div><div class="line">## set core [ipx::current_core]</div><div class="line">## set_property DISPLAY_NAME $display_name $core</div><div class="line">## set_property DESCRIPTION $display_name $core</div><div class="line">## set_property VENDOR &#123;pavel-demin&#125; $core</div><div class="line">## set_property VENDOR_DISPLAY_NAME &#123;Pavel Demin&#125; $core</div><div class="line">## set_property COMPANY_URL &#123;https://github.com/pavel-demin/red-pitaya-notes&#125; $core</div><div class="line"># rename core_parameter &#123;&#125;</div><div class="line"># ipx::create_xgui_files $core</div><div class="line"># ipx::update_checksums $core</div><div class="line"># ipx::save_core $core</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:06:22 2017...</div><div class="line">[redp_dac_v1_0] OK</div></pre></td></tr></table></figure>
<h2 id="启动Vivado编译IP-redp-adc-v1-0"><a href="#启动Vivado编译IP-redp-adc-v1-0" class="headerlink" title="启动Vivado编译IP redp_adc_v1_0"></a>启动Vivado编译IP redp_adc_v1_0</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp/cores/redp_adc_v1_0</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/core.tcl -tclargs fpga/cores/redp_adc_v1_0 `cat boards/red-pitaya/PART`</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/core.tcl</div><div class="line"># set core_path [lindex $argv 0]</div><div class="line"># set part_name [lindex $argv 1]</div><div class="line"># set core_name [lindex [split $core_path /] end]</div><div class="line"># set elements [split $core_name _]</div><div class="line"># set project_name [join [lrange $elements 0 end-2] _]</div><div class="line"># set version [string trimleft [join [lrange $elements end-1 end] .] v]</div><div class="line"># file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr</div><div class="line"># create_project -part $part_name $project_name tmp/cores</div><div class="line"># add_files -norecurse [glob $core_path/*.v]</div><div class="line"># set testbench_files [glob -nocomplain $core_path/*_tb.v]</div><div class="line"># if &#123;[llength testbench_files] &gt; 0&#125; &#123;</div><div class="line">#   remove_files $testbench_files</div><div class="line"># &#125;</div><div class="line">WARNING: [Vivado 12-818] No files matched &apos;&apos;</div><div class="line"># ipx::package_project -import_files -root_dir tmp/cores/$core_name</div><div class="line">WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to &apos;user.org&apos;.</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1704] No user IP repositories specified</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line">INFO: [IP_Flow 19-4753] Inferred signal &apos;clock&apos; from port &apos;adc_clk&apos; as interface &apos;adc_clk&apos;.</div><div class="line"># set core [ipx::current_core]</div><div class="line"># set_property VERSION $version $core</div><div class="line"># set_property NAME $project_name $core</div><div class="line"># set_property LIBRARY &#123;user&#125; $core</div><div class="line"># set_property SUPPORTED_FAMILIES &#123;zynq Production&#125; $core</div><div class="line"># proc core_parameter &#123;name display_name description&#125; &#123;</div><div class="line">#   set core [ipx::current_core]</div><div class="line"># </div><div class="line">#   set parameter [ipx::get_user_parameters $name -of_objects $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property DESCRIPTION $description $parameter</div><div class="line"># </div><div class="line">#   set parameter [ipgui::get_guiparamspec -name $name -component $core]</div><div class="line">#   set_property DISPLAY_NAME $display_name $parameter</div><div class="line">#   set_property TOOLTIP $description $parameter</div><div class="line"># &#125;</div><div class="line"># source $core_path/core_config.tcl</div><div class="line">## set display_name &#123;Red Pitaya ADC&#125;</div><div class="line">## set core [ipx::current_core]</div><div class="line">## set_property DISPLAY_NAME $display_name $core</div><div class="line">## set_property DESCRIPTION $display_name $core</div><div class="line">## set_property VENDOR &#123;pavel-demin&#125; $core</div><div class="line">## set_property VENDOR_DISPLAY_NAME &#123;Pavel Demin&#125; $core</div><div class="line">## set_property COMPANY_URL &#123;https://github.com/pavel-demin/red-pitaya-notes&#125; $core</div><div class="line"># rename core_parameter &#123;&#125;</div><div class="line"># ipx::create_xgui_files $core</div><div class="line"># ipx::update_checksums $core</div><div class="line"># ipx::save_core $core</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:06:28 2017...</div><div class="line">[redp_adc_v1_0] OK</div></pre></td></tr></table></figure>
<h2 id="搭建Vivado整体工程"><a href="#搭建Vivado整体工程" class="headerlink" title="搭建Vivado整体工程"></a>搭建Vivado整体工程</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div><div class="line">61</div><div class="line">62</div><div class="line">63</div><div class="line">64</div><div class="line">65</div><div class="line">66</div><div class="line">67</div><div class="line">68</div><div class="line">69</div><div class="line">70</div><div class="line">71</div><div class="line">72</div><div class="line">73</div><div class="line">74</div><div class="line">75</div><div class="line">76</div><div class="line">77</div><div class="line">78</div><div class="line">79</div><div class="line">80</div><div class="line">81</div><div class="line">82</div><div class="line">83</div><div class="line">84</div><div class="line">85</div><div class="line">86</div><div class="line">87</div><div class="line">88</div><div class="line">89</div><div class="line">90</div><div class="line">91</div><div class="line">92</div><div class="line">93</div><div class="line">94</div><div class="line">95</div><div class="line">96</div><div class="line">97</div><div class="line">98</div><div class="line">99</div><div class="line">100</div><div class="line">101</div><div class="line">102</div><div class="line">103</div><div class="line">104</div><div class="line">105</div><div class="line">106</div><div class="line">107</div><div class="line">108</div><div class="line">109</div><div class="line">110</div><div class="line">111</div><div class="line">112</div><div class="line">113</div><div class="line">114</div><div class="line">115</div><div class="line">116</div><div class="line">117</div><div class="line">118</div><div class="line">119</div><div class="line">120</div><div class="line">121</div><div class="line">122</div><div class="line">123</div><div class="line">124</div><div class="line">125</div><div class="line">126</div><div class="line">127</div><div class="line">128</div><div class="line">129</div><div class="line">130</div><div class="line">131</div><div class="line">132</div><div class="line">133</div><div class="line">134</div><div class="line">135</div><div class="line">136</div><div class="line">137</div><div class="line">138</div><div class="line">139</div><div class="line">140</div><div class="line">141</div><div class="line">142</div><div class="line">143</div><div class="line">144</div><div class="line">145</div><div class="line">146</div><div class="line">147</div><div class="line">148</div><div class="line">149</div><div class="line">150</div><div class="line">151</div><div class="line">152</div><div class="line">153</div><div class="line">154</div><div class="line">155</div><div class="line">156</div><div class="line">157</div><div class="line">158</div><div class="line">159</div><div class="line">160</div><div class="line">161</div><div class="line">162</div><div class="line">163</div><div class="line">164</div><div class="line">165</div><div class="line">166</div><div class="line">167</div><div class="line">168</div><div class="line">169</div><div class="line">170</div><div class="line">171</div><div class="line">172</div><div class="line">173</div><div class="line">174</div><div class="line">175</div><div class="line">176</div><div class="line">177</div><div class="line">178</div><div class="line">179</div><div class="line">180</div><div class="line">181</div><div class="line">182</div><div class="line">183</div><div class="line">184</div><div class="line">185</div><div class="line">186</div><div class="line">187</div><div class="line">188</div><div class="line">189</div><div class="line">190</div><div class="line">191</div><div class="line">192</div><div class="line">193</div><div class="line">194</div><div class="line">195</div><div class="line">196</div><div class="line">197</div><div class="line">198</div><div class="line">199</div><div class="line">200</div><div class="line">201</div><div class="line">202</div><div class="line">203</div><div class="line">204</div><div class="line">205</div><div class="line">206</div><div class="line">207</div><div class="line">208</div><div class="line">209</div><div class="line">210</div><div class="line">211</div><div class="line">212</div><div class="line">213</div><div class="line">214</div><div class="line">215</div><div class="line">216</div><div class="line">217</div><div class="line">218</div><div class="line">219</div><div class="line">220</div><div class="line">221</div><div class="line">222</div><div class="line">223</div><div class="line">224</div><div class="line">225</div><div class="line">226</div><div class="line">227</div><div class="line">228</div><div class="line">229</div><div class="line">230</div><div class="line">231</div><div class="line">232</div><div class="line">233</div><div class="line">234</div><div class="line">235</div><div class="line">236</div><div class="line">237</div><div class="line">238</div><div class="line">239</div><div class="line">240</div><div class="line">241</div><div class="line">242</div><div class="line">243</div><div class="line">244</div><div class="line">245</div><div class="line">246</div><div class="line">247</div><div class="line">248</div><div class="line">249</div><div class="line">250</div><div class="line">251</div><div class="line">252</div><div class="line">253</div><div class="line">254</div><div class="line">255</div><div class="line">256</div><div class="line">257</div><div class="line">258</div><div class="line">259</div><div class="line">260</div><div class="line">261</div><div class="line">262</div><div class="line">263</div><div class="line">264</div><div class="line">265</div><div class="line">266</div><div class="line">267</div><div class="line">268</div><div class="line">269</div><div class="line">270</div><div class="line">271</div><div class="line">272</div><div class="line">273</div><div class="line">274</div><div class="line">275</div><div class="line">276</div><div class="line">277</div><div class="line">278</div><div class="line">279</div><div class="line">280</div><div class="line">281</div><div class="line">282</div><div class="line">283</div><div class="line">284</div><div class="line">285</div><div class="line">286</div><div class="line">287</div><div class="line">288</div><div class="line">289</div><div class="line">290</div><div class="line">291</div><div class="line">292</div><div class="line">293</div><div class="line">294</div><div class="line">295</div><div class="line">296</div><div class="line">297</div><div class="line">298</div><div class="line">299</div><div class="line">300</div><div class="line">301</div><div class="line">302</div><div class="line">303</div><div class="line">304</div><div class="line">305</div><div class="line">306</div><div class="line">307</div><div class="line">308</div><div class="line">309</div><div class="line">310</div><div class="line">311</div><div class="line">312</div><div class="line">313</div><div class="line">314</div><div class="line">315</div><div class="line">316</div><div class="line">317</div><div class="line">318</div><div class="line">319</div><div class="line">320</div><div class="line">321</div><div class="line">322</div><div class="line">323</div><div class="line">324</div><div class="line">325</div><div class="line">326</div><div class="line">327</div><div class="line">328</div><div class="line">329</div><div class="line">330</div><div class="line">331</div><div class="line">332</div><div class="line">333</div><div class="line">334</div><div class="line">335</div><div class="line">336</div><div class="line">337</div><div class="line">338</div><div class="line">339</div><div class="line">340</div><div class="line">341</div><div class="line">342</div><div class="line">343</div><div class="line">344</div><div class="line">345</div><div class="line">346</div><div class="line">347</div><div class="line">348</div><div class="line">349</div><div class="line">350</div><div class="line">351</div><div class="line">352</div><div class="line">353</div><div class="line">354</div><div class="line">355</div><div class="line">356</div><div class="line">357</div><div class="line">358</div><div class="line">359</div><div class="line">360</div><div class="line">361</div><div class="line">362</div><div class="line">363</div><div class="line">364</div><div class="line">365</div><div class="line">366</div><div class="line">367</div><div class="line">368</div><div class="line">369</div><div class="line">370</div><div class="line">371</div><div class="line">372</div><div class="line">373</div><div class="line">374</div><div class="line">375</div><div class="line">376</div><div class="line">377</div><div class="line">378</div><div class="line">379</div><div class="line">380</div><div class="line">381</div><div class="line">382</div><div class="line">383</div><div class="line">384</div><div class="line">385</div><div class="line">386</div><div class="line">387</div><div class="line">388</div><div class="line">389</div><div class="line">390</div><div class="line">391</div><div class="line">392</div><div class="line">393</div><div class="line">394</div><div class="line">395</div><div class="line">396</div><div class="line">397</div><div class="line">398</div><div class="line">399</div><div class="line">400</div><div class="line">401</div><div class="line">402</div><div class="line">403</div><div class="line">404</div><div class="line">405</div><div class="line">406</div><div class="line">407</div><div class="line">408</div><div class="line">409</div><div class="line">410</div><div class="line">411</div><div class="line">412</div><div class="line">413</div><div class="line">414</div><div class="line">415</div><div class="line">416</div><div class="line">417</div><div class="line">418</div><div class="line">419</div><div class="line">420</div><div class="line">421</div><div class="line">422</div><div class="line">423</div><div class="line">424</div><div class="line">425</div><div class="line">426</div><div class="line">427</div><div class="line">428</div><div class="line">429</div><div class="line">430</div><div class="line">431</div><div class="line">432</div><div class="line">433</div><div class="line">434</div><div class="line">435</div><div class="line">436</div><div class="line">437</div><div class="line">438</div><div class="line">439</div><div class="line">440</div><div class="line">441</div><div class="line">442</div><div class="line">443</div><div class="line">444</div><div class="line">445</div><div class="line">446</div><div class="line">447</div><div class="line">448</div><div class="line">449</div><div class="line">450</div><div class="line">451</div><div class="line">452</div><div class="line">453</div><div class="line">454</div><div class="line">455</div><div class="line">456</div><div class="line">457</div><div class="line">458</div><div class="line">459</div><div class="line">460</div><div class="line">461</div><div class="line">462</div><div class="line">463</div><div class="line">464</div><div class="line">465</div><div class="line">466</div><div class="line">467</div><div class="line">468</div><div class="line">469</div><div class="line">470</div><div class="line">471</div><div class="line">472</div><div class="line">473</div><div class="line">474</div><div class="line">475</div><div class="line">476</div><div class="line">477</div><div class="line">478</div><div class="line">479</div><div class="line">480</div><div class="line">481</div><div class="line">482</div><div class="line">483</div><div class="line">484</div><div class="line">485</div><div class="line">486</div><div class="line">487</div><div class="line">488</div><div class="line">489</div><div class="line">490</div><div class="line">491</div><div class="line">492</div><div class="line">493</div><div class="line">494</div><div class="line">495</div><div class="line">496</div><div class="line">497</div><div class="line">498</div><div class="line">499</div><div class="line">500</div><div class="line">501</div><div class="line">502</div><div class="line">503</div><div class="line">504</div><div class="line">505</div><div class="line">506</div><div class="line">507</div><div class="line">508</div><div class="line">509</div><div class="line">510</div><div class="line">511</div><div class="line">512</div><div class="line">513</div><div class="line">514</div><div class="line">515</div><div class="line">516</div><div class="line">517</div><div class="line">518</div><div class="line">519</div><div class="line">520</div><div class="line">521</div><div class="line">522</div><div class="line">523</div><div class="line">524</div><div class="line">525</div><div class="line">526</div><div class="line">527</div><div class="line">528</div><div class="line">529</div><div class="line">530</div><div class="line">531</div><div class="line">532</div><div class="line">533</div><div class="line">534</div><div class="line">535</div><div class="line">536</div><div class="line">537</div><div class="line">538</div><div class="line">539</div><div class="line">540</div><div class="line">541</div><div class="line">542</div><div class="line">543</div><div class="line">544</div><div class="line">545</div><div class="line">546</div><div class="line">547</div><div class="line">548</div><div class="line">549</div><div class="line">550</div><div class="line">551</div><div class="line">552</div><div class="line">553</div><div class="line">554</div><div class="line">555</div><div class="line">556</div><div class="line">557</div><div class="line">558</div><div class="line">559</div><div class="line">560</div><div class="line">561</div><div class="line">562</div><div class="line">563</div><div class="line">564</div><div class="line">565</div><div class="line">566</div><div class="line">567</div><div class="line">568</div><div class="line">569</div><div class="line">570</div><div class="line">571</div><div class="line">572</div><div class="line">573</div><div class="line">574</div><div class="line">575</div><div class="line">576</div><div class="line">577</div><div class="line">578</div><div class="line">579</div><div class="line">580</div><div class="line">581</div><div class="line">582</div><div class="line">583</div><div class="line">584</div><div class="line">585</div><div class="line">586</div><div class="line">587</div><div class="line">588</div><div class="line">589</div><div class="line">590</div><div class="line">591</div><div class="line">592</div><div class="line">593</div><div class="line">594</div><div class="line">595</div><div class="line">596</div><div class="line">597</div><div class="line">598</div><div class="line">599</div><div class="line">600</div><div class="line">601</div><div class="line">602</div><div class="line">603</div><div class="line">604</div><div class="line">605</div><div class="line">606</div><div class="line">607</div><div class="line">608</div><div class="line">609</div><div class="line">610</div><div class="line">611</div><div class="line">612</div><div class="line">613</div><div class="line">614</div><div class="line">615</div><div class="line">616</div><div class="line">617</div><div class="line">618</div><div class="line">619</div><div class="line">620</div><div class="line">621</div><div class="line">622</div><div class="line">623</div><div class="line">624</div><div class="line">625</div><div class="line">626</div><div class="line">627</div><div class="line">628</div><div class="line">629</div><div class="line">630</div><div class="line">631</div><div class="line">632</div><div class="line">633</div><div class="line">634</div><div class="line">635</div><div class="line">636</div><div class="line">637</div><div class="line">638</div><div class="line">639</div><div class="line">640</div><div class="line">641</div><div class="line">642</div><div class="line">643</div><div class="line">644</div><div class="line">645</div><div class="line">646</div><div class="line">647</div><div class="line">648</div><div class="line">649</div><div class="line">650</div><div class="line">651</div><div class="line">652</div><div class="line">653</div><div class="line">654</div><div class="line">655</div><div class="line">656</div><div class="line">657</div><div class="line">658</div><div class="line">659</div><div class="line">660</div><div class="line">661</div><div class="line">662</div><div class="line">663</div><div class="line">664</div><div class="line">665</div><div class="line">666</div><div class="line">667</div><div class="line">668</div><div class="line">669</div><div class="line">670</div><div class="line">671</div><div class="line">672</div><div class="line">673</div><div class="line">674</div><div class="line">675</div><div class="line">676</div><div class="line">677</div><div class="line">678</div><div class="line">679</div><div class="line">680</div><div class="line">681</div><div class="line">682</div><div class="line">683</div><div class="line">684</div><div class="line">685</div><div class="line">686</div><div class="line">687</div><div class="line">688</div><div class="line">689</div><div class="line">690</div><div class="line">691</div><div class="line">692</div><div class="line">693</div><div class="line">694</div><div class="line">695</div><div class="line">696</div><div class="line">697</div><div class="line">698</div><div class="line">699</div><div class="line">700</div><div class="line">701</div><div class="line">702</div><div class="line">703</div><div class="line">704</div><div class="line">705</div><div class="line">706</div><div class="line">707</div><div class="line">708</div><div class="line">709</div><div class="line">710</div><div class="line">711</div><div class="line">712</div><div class="line">713</div><div class="line">714</div><div class="line">715</div><div class="line">716</div><div class="line">717</div><div class="line">718</div><div class="line">719</div><div class="line">720</div><div class="line">721</div><div class="line">722</div><div class="line">723</div><div class="line">724</div><div class="line">725</div><div class="line">726</div><div class="line">727</div><div class="line">728</div><div class="line">729</div><div class="line">730</div><div class="line">731</div><div class="line">732</div><div class="line">733</div><div class="line">734</div><div class="line">735</div><div class="line">736</div><div class="line">737</div><div class="line">738</div><div class="line">739</div><div class="line">740</div><div class="line">741</div><div class="line">742</div><div class="line">743</div><div class="line">744</div><div class="line">745</div><div class="line">746</div><div class="line">747</div><div class="line">748</div><div class="line">749</div><div class="line">750</div><div class="line">751</div><div class="line">752</div><div class="line">753</div><div class="line">754</div><div class="line">755</div><div class="line">756</div><div class="line">757</div><div class="line">758</div><div class="line">759</div><div class="line">760</div><div class="line">761</div><div class="line">762</div><div class="line">763</div><div class="line">764</div><div class="line">765</div><div class="line">766</div><div class="line">767</div><div class="line">768</div><div class="line">769</div><div class="line">770</div><div class="line">771</div><div class="line">772</div><div class="line">773</div><div class="line">774</div><div class="line">775</div><div class="line">776</div><div class="line">777</div><div class="line">778</div><div class="line">779</div><div class="line">780</div><div class="line">781</div><div class="line">782</div><div class="line">783</div><div class="line">784</div><div class="line">785</div><div class="line">786</div><div class="line">787</div><div class="line">788</div><div class="line">789</div><div class="line">790</div><div class="line">791</div><div class="line">792</div><div class="line">793</div><div class="line">794</div><div class="line">795</div><div class="line">796</div><div class="line">797</div><div class="line">798</div><div class="line">799</div><div class="line">800</div><div class="line">801</div><div class="line">802</div><div class="line">803</div><div class="line">804</div><div class="line">805</div><div class="line">806</div><div class="line">807</div><div class="line">808</div><div class="line">809</div><div class="line">810</div><div class="line">811</div><div class="line">812</div><div class="line">813</div><div class="line">814</div><div class="line">815</div><div class="line">816</div><div class="line">817</div><div class="line">818</div><div class="line">819</div><div class="line">820</div><div class="line">821</div><div class="line">822</div><div class="line">823</div><div class="line">824</div><div class="line">825</div><div class="line">826</div><div class="line">827</div><div class="line">828</div><div class="line">829</div><div class="line">830</div><div class="line">831</div><div class="line">832</div><div class="line">833</div><div class="line">834</div><div class="line">835</div><div class="line">836</div><div class="line">837</div><div class="line">838</div><div class="line">839</div><div class="line">840</div><div class="line">841</div><div class="line">842</div><div class="line">843</div><div class="line">844</div><div class="line">845</div><div class="line">846</div><div class="line">847</div><div class="line">848</div><div class="line">849</div><div class="line">850</div><div class="line">851</div><div class="line">852</div><div class="line">853</div><div class="line">854</div><div class="line">855</div><div class="line">856</div><div class="line">857</div><div class="line">858</div><div class="line">859</div><div class="line">860</div><div class="line">861</div><div class="line">862</div><div class="line">863</div><div class="line">864</div><div class="line">865</div><div class="line">866</div><div class="line">867</div><div class="line">868</div><div class="line">869</div><div class="line">870</div><div class="line">871</div><div class="line">872</div><div class="line">873</div><div class="line">874</div><div class="line">875</div><div class="line">876</div><div class="line">877</div><div class="line">878</div><div class="line">879</div><div class="line">880</div><div class="line">881</div><div class="line">882</div><div class="line">883</div><div class="line">884</div><div class="line">885</div><div class="line">886</div><div class="line">887</div><div class="line">888</div><div class="line">889</div><div class="line">890</div><div class="line">891</div><div class="line">892</div><div class="line">893</div><div class="line">894</div><div class="line">895</div><div class="line">896</div><div class="line">897</div><div class="line">898</div><div class="line">899</div><div class="line">900</div><div class="line">901</div><div class="line">902</div><div class="line">903</div><div class="line">904</div><div class="line">905</div><div class="line">906</div><div class="line">907</div><div class="line">908</div><div class="line">909</div><div class="line">910</div><div class="line">911</div><div class="line">912</div><div class="line">913</div><div class="line">914</div><div class="line">915</div><div class="line">916</div><div class="line">917</div><div class="line">918</div><div class="line">919</div><div class="line">920</div><div class="line">921</div><div class="line">922</div><div class="line">923</div><div class="line">924</div><div class="line">925</div><div class="line">926</div><div class="line">927</div><div class="line">928</div><div class="line">929</div><div class="line">930</div><div class="line">931</div><div class="line">932</div><div class="line">933</div><div class="line">934</div><div class="line">935</div><div class="line">936</div><div class="line">937</div><div class="line">938</div><div class="line">939</div><div class="line">940</div><div class="line">941</div><div class="line">942</div><div class="line">943</div><div class="line">944</div><div class="line">945</div><div class="line">946</div><div class="line">947</div><div class="line">948</div><div class="line">949</div><div class="line">950</div><div class="line">951</div><div class="line">952</div><div class="line">953</div><div class="line">954</div><div class="line">955</div><div class="line">956</div><div class="line">957</div><div class="line">958</div><div class="line">959</div><div class="line">960</div><div class="line">961</div><div class="line">962</div><div class="line">963</div><div class="line">964</div><div class="line">965</div><div class="line">966</div><div class="line">967</div><div class="line">968</div><div class="line">969</div><div class="line">970</div><div class="line">971</div><div class="line">972</div><div class="line">973</div><div class="line">974</div><div class="line">975</div><div class="line">976</div><div class="line">977</div><div class="line">978</div><div class="line">979</div><div class="line">980</div><div class="line">981</div><div class="line">982</div><div class="line">983</div><div class="line">984</div><div class="line">985</div><div class="line">986</div><div class="line">987</div><div class="line">988</div><div class="line">989</div><div class="line">990</div><div class="line">991</div><div class="line">992</div><div class="line">993</div><div class="line">994</div><div class="line">995</div><div class="line">996</div><div class="line">997</div><div class="line">998</div><div class="line">999</div><div class="line">1000</div><div class="line">1001</div><div class="line">1002</div><div class="line">1003</div><div class="line">1004</div><div class="line">1005</div><div class="line">1006</div><div class="line">1007</div><div class="line">1008</div><div class="line">1009</div><div class="line">1010</div><div class="line">1011</div><div class="line">1012</div><div class="line">1013</div><div class="line">1014</div><div class="line">1015</div><div class="line">1016</div><div class="line">1017</div><div class="line">1018</div><div class="line">1019</div><div class="line">1020</div><div class="line">1021</div><div class="line">1022</div><div class="line">1023</div><div class="line">1024</div><div class="line">1025</div><div class="line">1026</div><div class="line">1027</div><div class="line">1028</div><div class="line">1029</div><div class="line">1030</div><div class="line">1031</div><div class="line">1032</div><div class="line">1033</div><div class="line">1034</div><div class="line">1035</div><div class="line">1036</div><div class="line">1037</div><div class="line">1038</div><div class="line">1039</div><div class="line">1040</div><div class="line">1041</div><div class="line">1042</div><div class="line">1043</div><div class="line">1044</div><div class="line">1045</div><div class="line">1046</div><div class="line">1047</div><div class="line">1048</div><div class="line">1049</div><div class="line">1050</div><div class="line">1051</div><div class="line">1052</div><div class="line">1053</div><div class="line">1054</div><div class="line">1055</div><div class="line">1056</div><div class="line">1057</div><div class="line">1058</div><div class="line">1059</div><div class="line">1060</div><div class="line">1061</div><div class="line">1062</div><div class="line">1063</div><div class="line">1064</div><div class="line">1065</div><div class="line">1066</div><div class="line">1067</div><div class="line">1068</div><div class="line">1069</div><div class="line">1070</div><div class="line">1071</div><div class="line">1072</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/project.tcl -tclargs adc_dac instruments/adc_dac `cat boards/red-pitaya/PART` red-pitaya</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/project.tcl</div><div class="line"># source fpga/scripts/block_design.tcl</div><div class="line">## set project_name [lindex $argv 0]</div><div class="line">## set project_path [lindex $argv 1]</div><div class="line">## set part_name [lindex $argv 2]</div><div class="line">## set board_name [lindex $argv 3]</div><div class="line">## set prefix [lindex $argv 4]</div><div class="line">## set prefixed_project_name $prefix$project_name</div><div class="line">## file delete -force \</div><div class="line">##   tmp/$prefixed_project_name.cache \</div><div class="line">##   tmp/$prefixed_project_name.hw \</div><div class="line">##   tmp/$prefixed_project_name.srcs \</div><div class="line">##   tmp/$prefixed_project_name.runs \</div><div class="line">##   tmp/$prefixed_project_name.xpr \</div><div class="line">##   tmp/$prefixed_project_name.sim</div><div class="line">## create_project -part $part_name $prefixed_project_name tmp</div><div class="line">## set_property IP_REPO_PATHS tmp/cores [current_project]</div><div class="line">## update_ip_catalog -rebuild -scan_changes</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1700] Loaded user IP repository &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/cores&apos;.</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line">## set bd_path tmp/$prefixed_project_name.srcs/sources_1/bd/system</div><div class="line">## create_bd_design system</div><div class="line">Wrote  : &lt;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/system.bd&gt; </div><div class="line">## source fpga/lib/utilities.tcl</div><div class="line">### proc lmap &#123;_var list body&#125; &#123;</div><div class="line">###     upvar 1 $_var var</div><div class="line">###     set res &#123;&#125;</div><div class="line">###     foreach var $list &#123;lappend res [uplevel 1 $body]&#125;</div><div class="line">###     set res</div><div class="line">### &#125;</div><div class="line">### proc range &#123;from to&#125; &#123;</div><div class="line">###     if &#123;$to&gt;$from&#125; &#123;concat [range $from [incr to -1]] $to&#125;</div><div class="line">###  &#125;</div><div class="line">### proc cfg_pin &#123;pin_name&#125; &#123;</div><div class="line">###   return cfg/$pin_name</div><div class="line">### &#125;</div><div class="line">### proc sts_pin &#123;pin_name&#125; &#123;</div><div class="line">###   return sts/$pin_name</div><div class="line">### &#125;</div><div class="line">### proc get_parameter &#123;param_name&#125; &#123;</div><div class="line">###   return [set ::config::$param_name]</div><div class="line">### &#125;</div><div class="line">### proc underscore &#123;pin_name&#125; &#123;</div><div class="line">###   return [join [split $pin_name /] _]</div><div class="line">### &#125;</div><div class="line">### proc get_cell_name &#123;op pin_name1 &#123;pin_name2 &quot;&quot;&#125;&#125; &#123;</div><div class="line">###   if &#123;$pin_name2 eq &quot;&quot;&#125; &#123;</div><div class="line">###     return $&#123;op&#125;_[underscore $pin_name1]</div><div class="line">###   &#125; else &#123;</div><div class="line">###     return [underscore $pin_name1]_$&#123;op&#125;_[underscore $pin_name2]</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc get_pin_width &#123;pin_name&#125; &#123;</div><div class="line">###   set left  [get_property LEFT  [get_bd_pins $pin_name]]</div><div class="line">###   set right [get_property RIGHT [get_bd_pins $pin_name]]</div><div class="line">###   set width [expr $left - $right + 1]</div><div class="line">###   if &#123;$width &lt; 1&#125; &#123;return 1&#125; else &#123;return $width&#125;</div><div class="line">### &#125;</div><div class="line">### proc get_concat_pin &#123;pins &#123;cell_name &quot;&quot;&#125;&#125; &#123;</div><div class="line">###   set pin_names [uplevel 1 [list subst $pins]]</div><div class="line">###   if &#123;$cell_name eq &quot;&quot;&#125; &#123;</div><div class="line">###     set cell_name concat_[join [lmap pin $pin_names &#123;set pin [lindex [split $pin /] end]&#125;] _]</div><div class="line">###   &#125;</div><div class="line">###   if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123; </div><div class="line">###     cell xilinx.com:ip:xlconcat:2.1 $cell_name &#123;</div><div class="line">###       NUM_PORTS [llength $pin_names]</div><div class="line">###     &#125; &#123;&#125;</div><div class="line">###   &#125;</div><div class="line">###   set i 0</div><div class="line">###   foreach &#123;pin_name&#125; [uplevel 1 [list subst $pins]] &#123;</div><div class="line">###     connect_pins $cell_name/In$i $pin_name</div><div class="line">###     set_cell_props $cell_name &#123;IN$&#123;i&#125;_WIDTH [get_pin_width $pin_name]&#125;</div><div class="line">###     incr i</div><div class="line">###   &#125;</div><div class="line">###   return $cell_name/dout</div><div class="line">### &#125;</div><div class="line">### foreach op &#123;and or nor not&#125; &#123;</div><div class="line">###   proc get_$&#123;op&#125;_pin &#123;pin_name1 &#123;pin_name2 &quot;&quot;&#125; &#123;cell_name &quot;&quot;&#125;&#125; &#123;</div><div class="line">###     set proc_name [lindex [info level 0] 0]</div><div class="line">###     set op [lindex [split $proc_name _] 1]</div><div class="line">###     if &#123;$cell_name eq &quot;&quot;&#125; &#123;</div><div class="line">###       set cell_name [get_cell_name $op $pin_name1 $pin_name2] </div><div class="line">###     &#125;</div><div class="line">###     if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###       cell xilinx.com:ip:util_vector_logic:2.0 $cell_name &#123;</div><div class="line">###         C_SIZE [get_pin_width $pin_name1]</div><div class="line">###         C_OPERATION $op</div><div class="line">###       &#125; &#123;</div><div class="line">###         Op1 $pin_name1</div><div class="line">###       &#125;</div><div class="line">###       if &#123;$pin_name2 ne &quot;&quot;&#125; &#123;connect_pins $cell_name/Op2 $pin_name2&#125;</div><div class="line">###     &#125;</div><div class="line">###     return $cell_name/Res</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### foreach op &#123;GE GT LE LT EQ NE&#125; &#123;</div><div class="line">###   proc get_$&#123;op&#125;_pin &#123;pin_name1 pin_name2 &#123;cell_name &quot;&quot;&#125;&#125; &#123;</div><div class="line">###     set proc_name [lindex [info level 0] 0]</div><div class="line">###     set op [lindex [split $proc_name _] 1]</div><div class="line">###     if &#123;$cell_name eq &quot;&quot;&#125; &#123;</div><div class="line">###       set cell_name [get_cell_name $op $pin_name1 $pin_name2]</div><div class="line">###     &#125;</div><div class="line">###     if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###       cell koheron:user:comparator:1.0 $cell_name &#123;</div><div class="line">###         DATA_WIDTH [get_pin_width $pin_name1]</div><div class="line">###         OPERATION $op</div><div class="line">###       &#125; &#123;</div><div class="line">###         a $pin_name1</div><div class="line">###         b $pin_name2</div><div class="line">###       &#125;</div><div class="line">###     &#125;</div><div class="line">###     return $cell_name/dout</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc get_slice_pin &#123;pin_name from to &#123;cell_name &quot;&quot;&#125;&#125; &#123;</div><div class="line">###   if &#123;$cell_name eq &quot;&quot;&#125; &#123;</div><div class="line">###     set cell_name slice_$&#123;from&#125;_$&#123;to&#125;_[underscore $pin_name]</div><div class="line">###   &#125;</div><div class="line">###   if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###     cell xilinx.com:ip:xlslice:1.0 $cell_name &#123;</div><div class="line">###       DIN_WIDTH [get_pin_width $pin_name]</div><div class="line">###       DIN_FROM $from</div><div class="line">###       DIN_TO $to</div><div class="line">###     &#125; &#123;</div><div class="line">###       Din $pin_name</div><div class="line">###     &#125;</div><div class="line">###   &#125;</div><div class="line">###   return $cell_name/Dout</div><div class="line">### &#125;</div><div class="line">### proc get_Q_pin &#123;pin_name &#123;depth 1&#125; &#123;ce_pin_name &quot;noce&quot;&#125; &#123;clk clk&#125; &#123;cell_name &quot;&quot;&#125;&#125; &#123;</div><div class="line">###   if &#123;$cell_name eq &quot;&quot;&#125; &#123;</div><div class="line">###     set cell_name Q_d$&#123;depth&#125;_[underscore $ce_pin_name]_[underscore $pin_name]</div><div class="line">###   &#125;</div><div class="line">###   set width [get_pin_width $pin_name]</div><div class="line">###   if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###     if &#123; [string match &quot;noce&quot; $ce_pin_name] &#125; &#123;</div><div class="line">###       cell xilinx.com:ip:c_shift_ram:12.0 $cell_name &#123;</div><div class="line">###         Width $width</div><div class="line">###         Depth $depth</div><div class="line">###       &#125; &#123;</div><div class="line">###         CLK $clk</div><div class="line">###         D   $pin_name</div><div class="line">###       &#125;</div><div class="line">###     &#125; else &#123;</div><div class="line">###       cell xilinx.com:ip:c_shift_ram:12.0 $cell_name &#123;</div><div class="line">###         Width $width</div><div class="line">###         Depth $depth</div><div class="line">###         CE true</div><div class="line">###       &#125; &#123;</div><div class="line">###         CLK $clk</div><div class="line">###         D   $pin_name</div><div class="line">###         CE  $ce_pin_name</div><div class="line">###       &#125;</div><div class="line">###     &#125;</div><div class="line">###   &#125;</div><div class="line">###   return $cell_name/Q</div><div class="line">### &#125;</div><div class="line">### proc get_constant_pin &#123;value width&#125; &#123;</div><div class="line">###   set cell_name const_v$&#123;value&#125;_w$&#123;width&#125;</div><div class="line">###   if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###     cell xilinx.com:ip:xlconstant:1.1 $cell_name &#123;</div><div class="line">###       CONST_VAL $value</div><div class="line">###       CONST_WIDTH $width</div><div class="line">###     &#125; &#123;&#125;</div><div class="line">###   &#125;</div><div class="line">###   return $cell_name/dout</div><div class="line">### &#125;</div><div class="line">### proc get_edge_detector_pin &#123;pin_name &#123;clk clk&#125;&#125; &#123;</div><div class="line">###   set cell_name edge_detector_[lindex [split $pin_name /] end]</div><div class="line">###   if &#123;[get_bd_cells $cell_name] eq &quot;&quot;&#125; &#123;</div><div class="line">###     cell koheron:user:edge_detector:1.0 $cell_name &#123;&#125; &#123;</div><div class="line">###       clk $clk</div><div class="line">###       din $pin_name</div><div class="line">###     &#125;</div><div class="line">###   &#125;</div><div class="line">###   return $cell_name/dout</div><div class="line">### &#125;</div><div class="line">### proc connect_pins &#123;pin1 pin2&#125; &#123;</div><div class="line">###   connect_bd_net [get_bd_pins $pin1] [get_bd_pins $pin2]</div><div class="line">### &#125;</div><div class="line">### proc connect_port_pin &#123;port pin&#125; &#123;</div><div class="line">###   connect_bd_net [get_bd_ports $port] [get_bd_pins $pin]</div><div class="line">### &#125;</div><div class="line">### proc connect_constant &#123;name value width pin&#125; &#123;</div><div class="line">###   cell xilinx.com:ip:xlconstant:1.1 $name &#123;</div><div class="line">###     CONST_VAL $value</div><div class="line">###     CONST_WIDTH $width</div><div class="line">###   &#125; &#123; </div><div class="line">###     dout $pin</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc connect_ports &#123;cell_name&#125; &#123;</div><div class="line">###   set cell_pins [lmap pin [get_bd_pins $cell_name/*] &#123;set pin [lindex [split $pin /] end]&#125;]</div><div class="line">###   set ports     [lmap pin [get_bd_ports /*]          &#123;set pin [lindex [split $pin /] end]&#125;]</div><div class="line">###   package require struct::set</div><div class="line">###   set common_ports [::struct::set intersect $cell_pins $ports]</div><div class="line">###   foreach port $common_ports &#123;</div><div class="line">###     connect_bd_net [get_bd_ports /$port] [get_bd_pins $cell_name/$port]</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc connect_cell &#123;cell_name cell_ports&#125; &#123;</div><div class="line">###   foreach &#123;local_name remote_name&#125; [uplevel 1 [list subst $cell_ports]] &#123;</div><div class="line">###     set local_port [get_bd_pins $cell_name/$local_name]</div><div class="line">###     set remote_port [get_bd_pins $remote_name]</div><div class="line">###     if &#123;[llength $local_port] == 1 &amp;&amp; [llength $remote_port] == 1&#125; &#123;</div><div class="line">###       connect_bd_net $local_port $remote_port</div><div class="line">###       continue</div><div class="line">###     &#125;</div><div class="line">###     set local_port [get_bd_intf_pins $cell_name/$local_name]</div><div class="line">###     set remote_port [get_bd_intf_pins $remote_name]</div><div class="line">###     if &#123;[llength $local_port] == 1 &amp;&amp; [llength $remote_port] == 1&#125; &#123;</div><div class="line">###       connect_bd_intf_net $local_port $remote_port</div><div class="line">###       continue</div><div class="line">###     &#125;</div><div class="line">###     error &quot;** ERROR: can&apos;t connect $cell_name/$local_name and $remote_name&quot;</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc set_cell_props &#123;cell_name cell_props&#125; &#123;</div><div class="line">###   set prop_list &#123;&#125;</div><div class="line">###   foreach &#123;prop_name prop_value&#125; [uplevel 1 [list subst $cell_props]] &#123;</div><div class="line">###     lappend prop_list CONFIG.$prop_name $prop_value</div><div class="line">###   &#125;</div><div class="line">###   if &#123;[llength $prop_list] &gt; 1&#125; &#123;</div><div class="line">###     set_property -dict $prop_list [get_bd_cell $cell_name]</div><div class="line">###   &#125;</div><div class="line">### &#125;</div><div class="line">### proc cell &#123;cell_vlnv cell_name &#123;cell_props &#123;&#125;&#125; &#123;cell_ports &#123;&#125;&#125;&#125; &#123;</div><div class="line">###   create_bd_cell -type ip -vlnv $cell_vlnv $cell_name</div><div class="line">###   set_cell_props $cell_name [uplevel 1 [list subst $cell_props]]</div><div class="line">###   connect_cell   $cell_name [uplevel 1 [list subst $cell_ports]]</div><div class="line">### &#125;</div><div class="line">### proc get_memory_range &#123;memory_name&#125; &#123;</div><div class="line">###   return [set config::memory_$&#123;memory_name&#125;_range]</div><div class="line">### &#125;</div><div class="line">### proc get_memory_offset &#123;memory_name&#125; &#123;</div><div class="line">###   return [set config::memory_$&#123;memory_name&#125;_offset]</div><div class="line">### &#125;</div><div class="line">### proc get_memory_depth &#123;memory_name &#123;width 32&#125;&#125; &#123;</div><div class="line">###   return [expr [string map &#123;K *1024 M *1024*1024&#125; [get_memory_range $memory_name]] * 8 / $width]</div><div class="line">### &#125;</div><div class="line">### proc get_memory_addr_width &#123;memory_name&#125; &#123;</div><div class="line">###   set depth [get_memory_depth $memory_name]</div><div class="line">###   return [expr int(ceil(log($depth)/log(2)))]</div><div class="line">### &#125;</div><div class="line">### proc add_master_interface &#123;&#123;intercon_idx 0&#125;&#125; &#123;</div><div class="line">###   # Creates an empty M_$&#123;idx&#125;_AXI interface in interconnect $intercon_idx</div><div class="line">###   # Return $idx</div><div class="line">### </div><div class="line">###   set num_mi [get_property CONFIG.NUM_MI [get_bd_cells /axi_mem_intercon_$intercon_idx]]</div><div class="line">### </div><div class="line">###   # Look for an already empty interface</div><div class="line">###   set found 0</div><div class="line">###   for &#123;set i [expr $num_mi]&#125; &#123;$i &gt; 0&#125; &#123;incr i -1&#125; &#123;</div><div class="line">###     if &#123; $i &lt;= 10 &#125; &#123; set idx 0[expr $i-1] &#125; &#123; set idx [expr $i-1] &#125;</div><div class="line">###     set net [get_bd_intf_nets -of_objects [get_bd_intf_pins /axi_mem_intercon_$&#123;intercon_idx&#125;/M$&#123;idx&#125;_AXI]]</div><div class="line">###     if &#123;$net eq &quot;&quot;&#125; &#123;</div><div class="line">###       puts &quot;Found empty interface M$&#123;idx&#125;_AXI on interconnect $intercon_idx...&quot;</div><div class="line">###       set found 1</div><div class="line">###       break</div><div class="line">###     &#125;</div><div class="line">###   &#125;</div><div class="line">###   if &#123;$found == 0&#125; &#123;</div><div class="line">###     puts &quot;No empty interface found on interconnect $intercon_idx...&quot;</div><div class="line">###     incr num_mi</div><div class="line">###     set_property -dict [list CONFIG.NUM_MI $num_mi] [get_bd_cells /axi_mem_intercon_$intercon_idx]</div><div class="line">###     if &#123; $num_mi &lt;= 10 &#125; &#123; set idx 0[expr $num_mi-1] &#125; &#123; set idx [expr $num_mi-1] &#125;</div><div class="line">###   &#125;</div><div class="line">###   connect_pins /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_ACLK    /[set ::ps_clk$intercon_idx]</div><div class="line">###   connect_pins /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_ARESETN /[set ::rst$&#123;intercon_idx&#125;_name]/peripheral_aresetn </div><div class="line">###   puts &quot;Connect your AXI Slave to axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_AXI&quot;</div><div class="line">###   return $idx</div><div class="line">### &#125;</div><div class="line">## source tmp/$project_name.config.tcl</div><div class="line">### namespace eval config &#123;</div><div class="line">### </div><div class="line">### ##########################################################</div><div class="line">### # Define config offsets</div><div class="line">### ##########################################################</div><div class="line">### variable cfg_register</div><div class="line">### set cfg_register(0) led</div><div class="line">### set cfg_register(1) dac0</div><div class="line">### set cfg_register(2) dac1</div><div class="line">### variable config_size 3</div><div class="line">### </div><div class="line">### ##########################################################</div><div class="line">### # Define status offsets</div><div class="line">### ##########################################################</div><div class="line">### set sts_start 10</div><div class="line">### variable sts_register</div><div class="line">### set sts_register([expr 0 + $sts_start]) adc0</div><div class="line">### set sts_register([expr 1 + $sts_start]) adc1</div><div class="line">### variable status_size [expr 2 + $sts_start]</div><div class="line">### </div><div class="line">### ##########################################################</div><div class="line">### # Define parameters</div><div class="line">### ##########################################################</div><div class="line">### variable sha2 1153215389</div><div class="line">### variable sha3 948347226</div><div class="line">### variable sha0 3496316368</div><div class="line">### variable sha1 2700148823</div><div class="line">### variable sha6 1791227348</div><div class="line">### variable sha7 2613153540</div><div class="line">### variable sha4 1119558025</div><div class="line">### variable sha5 2748453302</div><div class="line">### variable n_dac 2</div><div class="line">### variable fclk0 200000000</div><div class="line">### variable dac_width 14</div><div class="line">### variable adc_width 14</div><div class="line">### variable n_adc 2</div><div class="line">### ##########################################################</div><div class="line">### # Define offsets and ranges of AXI Slaves</div><div class="line">### ##########################################################</div><div class="line">### </div><div class="line">### variable memory_config_offset 0x60000000</div><div class="line">### variable memory_config_range 4K</div><div class="line">### </div><div class="line">### </div><div class="line">### variable memory_status_offset 0x50000000</div><div class="line">### variable memory_status_range 4K</div><div class="line">### </div><div class="line">### &#125; ;</div><div class="line">## source $project_path/block_design.tcl</div><div class="line">### source boards/$board_name/config/ports.tcl</div><div class="line">#### create_bd_port -dir I -from 13 -to 0 adc_dat_a_i</div><div class="line">#### create_bd_port -dir I -from 13 -to 0 adc_dat_b_i</div><div class="line">#### create_bd_port -dir I adc_clk_p_i</div><div class="line">#### create_bd_port -dir I adc_clk_n_i</div><div class="line">#### create_bd_port -dir O -from 1 -to 0 adc_clk_source</div><div class="line">#### create_bd_port -dir O adc_cdcs_o</div><div class="line">#### create_bd_port -dir O -from 13 -to 0 dac_dat_o</div><div class="line">#### create_bd_port -dir O dac_clk_o</div><div class="line">#### create_bd_port -dir O dac_rst_o</div><div class="line">#### create_bd_port -dir O dac_sel_o</div><div class="line">#### create_bd_port -dir O dac_wrt_o</div><div class="line">#### create_bd_port -dir O -from 3 -to 0 dac_pwm_o</div><div class="line">#### create_bd_port -dir O -from 7 -to 0 led_o</div><div class="line">#### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn</div><div class="line">#### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0</div><div class="line">#### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1</div><div class="line">#### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9</div><div class="line">#### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8</div><div class="line">### set board_preset boards/$board_name/config/board_preset.tcl</div><div class="line">### source fpga/lib/starting_point.tcl</div><div class="line">#### set ps_name ps_0</div><div class="line">#### set i 0</div><div class="line">#### while &#123;[info exists config::fclk$i] == 1&#125; &#123;</div><div class="line">####   set interconnect_$&#123;i&#125;_name axi_mem_intercon_$i</div><div class="line">####   set ps_clk$i $ps_name/FCLK_CLK$i</div><div class="line">####   incr i</div><div class="line">#### &#125;</div><div class="line">#### set n_interconnects $i</div><div class="line">#### cell xilinx.com:ip:processing_system7:5.5 $ps_name &#123;</div><div class="line">####   PCW_USE_S_AXI_HP0 0</div><div class="line">####   PCW_EN_CLK1_PORT 1</div><div class="line">#### &#125; &#123;&#125;</div><div class="line">#### source $board_preset</div><div class="line">##### set_property -dict [list \</div><div class="line">#####     CONFIG.PCW_FCLK_CLK1_BUF &#123;true&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT &#123;15&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_T_RC &#123;48.91&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_T_FAW &#123;40.0&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ &#123;125&#125;  \</div><div class="line">#####     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ &#123;111.111115&#125;  \</div><div class="line">#####     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ &#123;200&#125;  \</div><div class="line">#####     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ &#123;200&#125;  \</div><div class="line">#####     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ &#123;200&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ &#123;125.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ &#123;125.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ &#123;100.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ &#123;100.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ &#123;166.666672&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ &#123;200.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ &#123;200.000000&#125;  \</div><div class="line">#####     CONFIG.PCW_CLK0_FREQ &#123;200000000&#125;  \</div><div class="line">#####     CONFIG.PCW_CLK1_FREQ &#123;200000000&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 &#123;8&#125;  \</div><div class="line">#####     CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 &#123;10&#125;  \</div><div class="line">#####     CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 &#123;10&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 &#123;6&#125;  \</div><div class="line">#####     CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 &#123;5&#125;  \</div><div class="line">#####     CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 &#123;5&#125;  \</div><div class="line">#####     CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 &#123;8&#125;  \</div><div class="line">#####     CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 &#123;5&#125;  \</div><div class="line">#####     CONFIG.PCW_IOPLL_CTRL_FBDIV &#123;30&#125;  \</div><div class="line">#####     CONFIG.PCW_IO_IO_PLL_FREQMHZ &#123;1000.000&#125;  \</div><div class="line">#####     CONFIG.PCW_SDIO_PERIPHERAL_VALID &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI_PERIPHERAL_VALID &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_UART_PERIPHERAL_VALID &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_EMIO_SPI0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_EMIO_TTC0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_M_AXI_GP0_FREQMHZ &#123;125&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_IN0 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_IN1 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_IN2 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_IN3 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_OUT0 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_OUT1 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_OUT2 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_FTM_CTI_OUT3 &#123;&lt;Select&gt;&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_QSPI &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_ENET0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_GPIO &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_I2C0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_SDIO0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_SPI0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_SPI1 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_UART0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_UART1 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_TTC0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_USB0 &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_EN_CLK1_PORT &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_PRESET_BANK1_VOLTAGE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH &#123;16 Bit&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_PARTNO &#123;MT41J256M16 RE-125&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH &#123;16 Bits&#125;  \</div><div class="line">#####     CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY &#123;4096 MBits&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_QSPI_IO &#123;MIO 1 .. 6&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO &#123;MIO 1 .. 6&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET0_ENET0_IO &#123;MIO 16 .. 27&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET0_GRP_MDIO_IO &#123;MIO 52 .. 53&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET_RESET_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_ENET_RESET_SELECT &#123;Share reset pin&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_SD0_IO &#123;MIO 40 .. 45&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_GRP_CD_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_GRP_CD_IO &#123;MIO 46&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_GRP_WP_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SD0_GRP_WP_IO &#123;MIO 47&#125;  \</div><div class="line">#####     CONFIG.PCW_UART0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_UART0_UART0_IO &#123;MIO 14 .. 15&#125;  \</div><div class="line">#####     CONFIG.PCW_UART1_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_UART1_UART1_IO &#123;MIO 8 .. 9&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_SPI0_IO &#123;EMIO&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS0_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS0_IO &#123;EMIO&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS1_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS1_IO &#123;EMIO&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS2_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI0_GRP_SS2_IO &#123;EMIO&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI1_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI1_SPI1_IO &#123;MIO 10 .. 15&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI1_GRP_SS0_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_SPI1_GRP_SS0_IO &#123;MIO 13&#125;  \</div><div class="line">#####     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_TTC0_TTC0_IO &#123;EMIO&#125;  \</div><div class="line">#####     CONFIG.PCW_USB0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_USB0_USB0_IO &#123;MIO 28 .. 39&#125;  \</div><div class="line">#####     CONFIG.PCW_USB_RESET_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_USB_RESET_SELECT &#123;Share reset pin&#125;  \</div><div class="line">#####     CONFIG.PCW_USB0_RESET_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_USB0_RESET_IO &#123;MIO 48&#125;  \</div><div class="line">#####     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_I2C0_I2C0_IO &#123;MIO 50 .. 51&#125;  \</div><div class="line">#####     CONFIG.PCW_I2C_RESET_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_I2C_RESET_SELECT &#123;Share reset pin&#125;  \</div><div class="line">#####     CONFIG.PCW_GPIO_PERIPHERAL_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE &#123;1&#125;  \</div><div class="line">#####     CONFIG.PCW_GPIO_MIO_GPIO_IO &#123;MIO&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_0_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_0_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_0_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_0_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_1_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_1_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_1_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_1_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_2_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_2_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_2_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_2_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_3_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_3_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_3_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_3_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_4_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_4_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_4_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_4_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_5_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_5_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_5_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_5_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_6_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_6_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_6_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_6_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_7_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_7_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_7_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_7_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_8_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_8_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_8_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_8_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_9_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_9_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_9_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_9_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_10_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_10_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_10_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_10_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_11_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_11_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_11_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_11_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_12_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_12_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_12_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_12_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_13_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_13_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_13_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_13_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_14_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_14_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_14_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_14_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_15_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_15_IOTYPE &#123;LVCMOS 3.3V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_15_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_15_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_16_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_16_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_16_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_16_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_17_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_17_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_17_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_17_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_18_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_18_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_18_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_18_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_19_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_19_IOTYPE &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_19_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_19_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_20_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_20_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_20_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_20_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_21_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_21_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_21_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_21_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_22_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_22_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_22_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_22_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_23_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_23_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_23_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_23_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_24_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_24_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_24_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_24_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_25_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_25_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_25_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_25_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_26_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_26_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_26_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_26_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_27_PULLUP &#123;disabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_27_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_27_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_27_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_28_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_28_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_28_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_28_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_29_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_29_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_29_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_29_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_30_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_30_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_30_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_30_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_31_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_31_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_31_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_31_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_32_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_32_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_32_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_32_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_33_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_33_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_33_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_33_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_34_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_34_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_34_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_34_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_35_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_35_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_35_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_35_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_36_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_36_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_36_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_36_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_37_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_37_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_37_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_37_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_38_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_38_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_38_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_38_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_39_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_39_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_39_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_39_SLEW &#123;fast&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_40_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_40_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_40_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_40_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_41_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_41_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_41_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_41_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_42_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_42_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_42_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_42_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_43_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_43_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_43_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_43_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_44_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_44_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_44_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_44_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_45_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_45_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_45_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_45_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_46_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_46_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_46_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_46_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_47_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_47_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_47_DIRECTION &#123;in&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_47_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_48_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_48_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_48_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_48_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_49_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_49_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_49_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_49_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_50_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_50_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_50_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_50_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_51_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_51_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_51_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_51_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_52_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_52_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_52_DIRECTION &#123;out&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_52_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_53_PULLUP &#123;enabled&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_53_IOTYPE &#123;LVCMOS 2.5V&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_53_DIRECTION &#123;inout&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_53_SLEW &#123;slow&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_TREE_PERIPHERALS &#123;GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0&#125;  \</div><div class="line">#####     CONFIG.PCW_MIO_TREE_SIGNALS &#123;gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio&#125;  \</div><div class="line">#####     CONFIG.PCW_FPGA_FCLK1_ENABLE &#123;1&#125;  \</div><div class="line">##### ] [get_bd_cells $&#123;::ps_name&#125;]</div><div class="line">#### for &#123;set i 0&#125; &#123;$i &lt; $n_interconnects&#125; &#123;incr i&#125; &#123;</div><div class="line">####     set_property -dict [list CONFIG.PCW_USE_M_AXI_GP$&#123;i&#125; 1] [get_bd_cells $ps_name]</div><div class="line">####     set_property -dict [list CONFIG.PCW_FPGA$&#123;i&#125;_PERIPHERAL_FREQMHZ [expr [set config::fclk$i] / 1000000]] [get_bd_cells $ps_name]</div><div class="line">####     connect_pins $ps_name/M_AXI_GP$&#123;i&#125;_ACLK [set ps_clk$i]</div><div class="line">#### &#125;</div><div class="line">#### apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config &#123;</div><div class="line">####   make_external &#123;FIXED_IO, DDR&#125;</div><div class="line">####   Master Disable</div><div class="line">####   Slave Disable</div><div class="line">#### &#125; [get_bd_cells $ps_name]</div><div class="line">#### for &#123;set i 0&#125; &#123;$i &lt; $n_interconnects&#125; &#123;incr i&#125; &#123;</div><div class="line">####   # Add processor system reset</div><div class="line">####   set rst$&#123;i&#125;_name proc_sys_reset_$i</div><div class="line">#### </div><div class="line">####   cell xilinx.com:ip:proc_sys_reset:5.0 [set rst$&#123;i&#125;_name] &#123;&#125; &#123;</div><div class="line">####     slowest_sync_clk [set ps_clk$i]</div><div class="line">####     ext_reset_in $ps_name/FCLK_RESET0_N</div><div class="line">####   &#125;</div><div class="line">####   # Add AXI interconnect</div><div class="line">####   cell xilinx.com:ip:axi_interconnect:2.1 [set interconnect_$&#123;i&#125;_name] &#123;</div><div class="line">####     NUM_MI 1</div><div class="line">####   &#125; &#123;</div><div class="line">####     ARESETN [set rst$&#123;i&#125;_name]/interconnect_aresetn</div><div class="line">####     S00_ARESETN [set rst$&#123;i&#125;_name]/peripheral_aresetn</div><div class="line">####     ACLK [set ps_clk$i]</div><div class="line">####     S00_ACLK [set ps_clk$i]</div><div class="line">####   &#125;</div><div class="line">####   connect_bd_intf_net -boundary_type upper [get_bd_intf_pins [set interconnect_$&#123;i&#125;_name]/S00_AXI] [get_bd_intf_pins $ps_name/M_AXI_GP$i]</div><div class="line">#### &#125;</div><div class="line">### source fpga/lib/redp_adc_dac.tcl</div><div class="line">#### proc add_redp_adc_dac &#123;module_name&#125; &#123;</div><div class="line">####   set bd [current_bd_instance .]</div><div class="line">####   current_bd_instance [create_bd_cell -type hier $module_name]</div><div class="line">#### </div><div class="line">####   for &#123;set i 1&#125; &#123;$i &lt;= 2&#125; &#123;incr i&#125; &#123;</div><div class="line">####     create_bd_pin -dir I -from 13 -to 0 dac$i</div><div class="line">####     create_bd_pin -dir O -from 13 -to 0 adc$i</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   create_bd_pin -dir O adc_clk</div><div class="line">####   create_bd_pin -dir O ser_clk</div><div class="line">####   create_bd_pin -dir O pwm_clk</div><div class="line">#### </div><div class="line">####   # Phase-locked Loop (PLL)</div><div class="line">####   cell xilinx.com:ip:clk_wiz:5.3 pll &#123;</div><div class="line">####     PRIMITIVE              PLL</div><div class="line">####     PRIM_IN_FREQ.VALUE_SRC USER</div><div class="line">####     PRIM_IN_FREQ           125.0</div><div class="line">####     PRIM_SOURCE            Differential_clock_capable_pin</div><div class="line">####     CLKOUT1_USED true CLKOUT1_REQUESTED_OUT_FREQ 125.0</div><div class="line">####     CLKOUT2_USED true CLKOUT2_REQUESTED_OUT_FREQ 125.0</div><div class="line">####     CLKOUT3_USED true CLKOUT3_REQUESTED_OUT_FREQ 250.0</div><div class="line">####     CLKOUT4_USED true CLKOUT4_REQUESTED_OUT_FREQ 250.0 CLKOUT4_REQUESTED_PHASE -45</div><div class="line">####     CLKOUT5_USED true CLKOUT5_REQUESTED_OUT_FREQ 250.0</div><div class="line">####     CLKOUT6_USED true CLKOUT6_REQUESTED_OUT_FREQ 250.0</div><div class="line">####     USE_RESET false</div><div class="line">####   &#125; &#123;</div><div class="line">####     clk_out1 adc_clk</div><div class="line">####     clk_out5 ser_clk</div><div class="line">####     clk_out6 pwm_clk</div><div class="line">####   &#125;</div><div class="line">####   </div><div class="line">####   foreach &#123;pol&#125; &#123;p n&#125; &#123;connect_port_pin /adc_clk_$&#123;pol&#125;_i pll/clk_in1_$&#123;pol&#125;&#125;</div><div class="line">#### </div><div class="line">####   # Add ADC IP block</div><div class="line">####   cell pavel-demin:user:redp_adc:1.0 adc &#123;&#125; &#123;</div><div class="line">####     adc_clk     pll/clk_out1</div><div class="line">####     adc_dat_a_o adc1</div><div class="line">####     adc_dat_b_o adc2</div><div class="line">####   &#125;</div><div class="line">####   </div><div class="line">####   connect_ports adc</div><div class="line">#### </div><div class="line">####   # Add DAC IP block</div><div class="line">####   cell pavel-demin:user:redp_dac:1.0 dac &#123;&#125; &#123;</div><div class="line">####     dac_dat_a_i dac1</div><div class="line">####     dac_dat_b_i dac2</div><div class="line">####     dac_clk_1x pll/clk_out2</div><div class="line">####     dac_clk_2x pll/clk_out3</div><div class="line">####     dac_clk_2p pll/clk_out4</div><div class="line">####     dac_locked pll/locked</div><div class="line">####   &#125;</div><div class="line">####   </div><div class="line">####   connect_ports dac</div><div class="line">#### </div><div class="line">####   # Connect reset</div><div class="line">####   cell xilinx.com:ip:xlconstant:1.1 adc_rst &#123;&#125; &#123;</div><div class="line">####     dout adc/adc_rst_i</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   current_bd_instance $bd</div><div class="line">#### &#125;</div><div class="line">### set adc_dac_name adc_dac</div><div class="line">### add_redp_adc_dac $adc_dac_name</div><div class="line">WARNING: [BD 41-1306] The connection to interface pin /adc_dac/pll/clk_in1_p is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN1_D</div><div class="line">WARNING: [BD 41-1306] The connection to interface pin /adc_dac/pll/clk_in1_n is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN1_D</div><div class="line">WARNING: [BD 41-1731] Type mismatch between connected pins: /adc_dac/dac/dac_clk_1x(undef) and /adc_dac/pll/clk_out2(clk)</div><div class="line">WARNING: [BD 41-1731] Type mismatch between connected pins: /adc_dac/dac/dac_clk_2x(undef) and /adc_dac/pll/clk_out3(clk)</div><div class="line">WARNING: [BD 41-1731] Type mismatch between connected pins: /adc_dac/dac/dac_clk_2p(undef) and /adc_dac/pll/clk_out4(clk)</div><div class="line">### set adc_clk $adc_dac_name/adc_clk</div><div class="line">### set rst_adc_clk_name proc_sys_reset_adc_clk</div><div class="line">### cell xilinx.com:ip:proc_sys_reset:5.0 $rst_adc_clk_name &#123;&#125; &#123;</div><div class="line">###   ext_reset_in $ps_name/FCLK_RESET0_N</div><div class="line">###   slowest_sync_clk $adc_clk</div><div class="line">### &#125;</div><div class="line">### source fpga/lib/cfg_sts.tcl</div><div class="line">#### proc add_cfg_sts &#123;&#123;mclk &quot;None&quot;&#125;  &#123;mrstn &quot;None&quot;&#125;&#125; &#123;</div><div class="line">####   add_config_register cfg config $mclk $mrstn $config::config_size</div><div class="line">####   add_status_register sts status $mclk $mrstn $config::status_size</div><div class="line">#### &#125;</div><div class="line">#### proc add_config_register &#123;module_name memory_name mclk mrstn &#123;num_ports 32&#125; &#123;intercon_idx 0&#125;&#125; &#123;</div><div class="line">#### </div><div class="line">####   set bd [current_bd_instance .]</div><div class="line">####   current_bd_instance [create_bd_cell -type hier $module_name]</div><div class="line">#### </div><div class="line">####   for &#123;set i 0&#125; &#123;$i &lt; $num_ports&#125; &#123;incr i&#125; &#123;</div><div class="line">####     create_bd_pin -dir O -from 31 -to 0 $config::cfg_register($i)</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   # Add a new Master Interface to AXI Interconnect</div><div class="line">####   set idx [add_master_interface $intercon_idx]</div><div class="line">#### </div><div class="line">####   set sclk [set ::ps_clk$intercon_idx]</div><div class="line">####   set srstn [set ::rst$&#123;intercon_idx&#125;_name]/peripheral_aresetn</div><div class="line">#### </div><div class="line">####   if &#123;$mclk eq &quot;None&quot;&#125; &#123;</div><div class="line">####     set mclk $sclk</div><div class="line">####     set mrstn $srstn</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   if &#123;$sclk != $mclk&#125; &#123;</div><div class="line">####     # Add AXI clock converter</div><div class="line">####     cell xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0 &#123;&#125; &#123;</div><div class="line">####       s_axi_aclk /$sclk</div><div class="line">####       s_axi_aresetn /$srstn</div><div class="line">####       m_axi_aclk /$mclk</div><div class="line">####       m_axi_aresetn /$mrstn</div><div class="line">####       S_AXI /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_AXI</div><div class="line">####     &#125;</div><div class="line">####     set m_axi_aclk axi_clock_converter_0/m_axi_aclk</div><div class="line">####     set M_AXI axi_clock_converter_0/M_AXI</div><div class="line">####   &#125; else &#123;</div><div class="line">####     set m_axi_aclk /$sclk</div><div class="line">####     set M_AXI /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_AXI</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   # Cfg register</div><div class="line">####   cell pavel-demin:user:axi_cfg_register:1.0 axi_cfg_register_0 &#123;</div><div class="line">####     CFG_DATA_WIDTH [expr $num_ports*32]</div><div class="line">####   &#125; &#123;</div><div class="line">####     aclk $m_axi_aclk</div><div class="line">####     aresetn /$mrstn</div><div class="line">####     S_AXI $M_AXI</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   assign_bd_address [get_bd_addr_segs &#123;axi_cfg_register_0/s_axi/reg0 &#125;]</div><div class="line">####   set memory_segment [get_bd_addr_segs /$&#123;::ps_name&#125;/Data/SEG_axi_cfg_register_0_reg0]</div><div class="line">####   set_property range  [get_memory_range $memory_name]  $memory_segment</div><div class="line">####   set_property offset [get_memory_offset $memory_name] $memory_segment</div><div class="line">#### </div><div class="line">####   for &#123;set i 0&#125; &#123;$i &lt; $num_ports&#125; &#123;incr i&#125; &#123;</div><div class="line">####     set wid  [expr $num_ports*32]</div><div class="line">####     set from [expr 31+$i*32]</div><div class="line">####     set to   [expr $i*32]</div><div class="line">####     connect_pins $config::cfg_register($i) [get_slice_pin axi_cfg_register_0/cfg_data $from $to]</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   current_bd_instance $bd</div><div class="line">#### </div><div class="line">#### &#125;</div><div class="line">#### proc add_status_register &#123;module_name memory_name mclk mrstn &#123;num_ports 32&#125; &#123;intercon_idx 0&#125;&#125;  &#123;</div><div class="line">#### </div><div class="line">####   set bd [current_bd_instance .]</div><div class="line">####   current_bd_instance [create_bd_cell -type hier $module_name]</div><div class="line">#### </div><div class="line">####   set sha_size 8</div><div class="line">####   set dna_size 2</div><div class="line">####   set n_hidden_ports [expr $sha_size + $dna_size]</div><div class="line">#### </div><div class="line">####   for &#123;set i $n_hidden_ports&#125; &#123;$i &lt; $num_ports&#125; &#123;incr i&#125; &#123;</div><div class="line">####     create_bd_pin -dir I -from 31 -to 0 $config::sts_register($i)</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   # Add a new Master Interface to AXI Interconnect</div><div class="line">####   set idx [add_master_interface $intercon_idx]</div><div class="line">#### </div><div class="line">####   set sclk [set ::ps_clk$intercon_idx]</div><div class="line">####   set srstn [set ::rst$&#123;intercon_idx&#125;_name]/peripheral_aresetn</div><div class="line">#### </div><div class="line">####   if &#123;$mclk eq &quot;None&quot;&#125; &#123;</div><div class="line">####     set mclk $sclk</div><div class="line">####     set mrstn $srstn</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   if &#123;$sclk != $mclk&#125; &#123;</div><div class="line">####     # Add AXI clock converter</div><div class="line">####     cell xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0 &#123;&#125; &#123;</div><div class="line">####       s_axi_aclk /$sclk</div><div class="line">####       s_axi_aresetn /$srstn</div><div class="line">####       m_axi_aclk /$mclk</div><div class="line">####       m_axi_aresetn /$mrstn</div><div class="line">####       S_AXI /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_AXI</div><div class="line">####     &#125;</div><div class="line">####     set m_axi_aclk axi_clock_converter_0/m_axi_aclk</div><div class="line">####     set M_AXI axi_clock_converter_0/M_AXI</div><div class="line">####   &#125; else &#123;</div><div class="line">####     set m_axi_aclk /$sclk</div><div class="line">####     set M_AXI /axi_mem_intercon_$intercon_idx/M$&#123;idx&#125;_AXI</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   # Sts register</div><div class="line">####   cell pavel-demin:user:axi_sts_register:1.0 axi_sts_register_0 &#123;</div><div class="line">####     STS_DATA_WIDTH [expr $num_ports*32]</div><div class="line">####   &#125; &#123;</div><div class="line">####     aclk $m_axi_aclk</div><div class="line">####     aresetn /$mrstn</div><div class="line">####     S_AXI $M_AXI</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   assign_bd_address [get_bd_addr_segs &#123;axi_sts_register_0/s_axi/reg0 &#125;]</div><div class="line">####   set memory_segment [get_bd_addr_segs /$&#123;::ps_name&#125;/Data/SEG_axi_sts_register_0_reg0]</div><div class="line">####   set_property range  [get_memory_range $memory_name]  $memory_segment</div><div class="line">####   set_property offset [get_memory_offset $memory_name] $memory_segment</div><div class="line">#### </div><div class="line">####   # DNA (hidden ports)</div><div class="line">####   cell pavel-demin:user:dna_reader:1.0 dna &#123;&#125; &#123;</div><div class="line">####     aclk /$mclk</div><div class="line">####     aresetn /$mrstn</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   set left_ports $num_ports</div><div class="line">####   set concat_idx 0</div><div class="line">####   </div><div class="line">####   # Use multiple concats because Xilinx IP does not allow num_ports &gt; 32</div><div class="line">####   set concat_num [expr $num_ports / 32 + 1]</div><div class="line">####   # Concat the multiple concat blocks</div><div class="line">####   cell xilinx.com:ip:xlconcat:2.1 concat_concat &#123;</div><div class="line">####     NUM_PORTS $concat_num</div><div class="line">####   &#125; &#123;</div><div class="line">####     dout axi_sts_register_0/sts_data</div><div class="line">####   &#125;</div><div class="line">####   </div><div class="line">####   while &#123;$left_ports &gt; 0&#125; &#123;</div><div class="line">####     set concat_num_ports [expr min($left_ports, 32)]</div><div class="line">#### </div><div class="line">####     cell xilinx.com:ip:xlconcat:2.1 concat_$concat_idx &#123;</div><div class="line">####       NUM_PORTS $concat_num_ports</div><div class="line">####     &#125; &#123;</div><div class="line">####       dout concat_concat/In$concat_idx</div><div class="line">####     &#125;</div><div class="line">####     set_property -dict [list CONFIG.IN$&#123;concat_idx&#125;_WIDTH [expr $concat_num_ports * 32]] [get_bd_cells concat_concat]</div><div class="line">####     for &#123;set i 0&#125; &#123;$i &lt; $num_ports&#125; &#123;incr i&#125; &#123;</div><div class="line">####       set_property -dict [list CONFIG.IN$&#123;i&#125;_WIDTH 32] [get_bd_cells concat_$concat_idx]</div><div class="line">####     &#125;</div><div class="line">####     set left_ports [expr $left_ports - $concat_num_ports]</div><div class="line">####     incr concat_idx</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   connect_pins concat_0/In[expr $sha_size+0] [get_slice_pin dna/dna_data 31 0]</div><div class="line">####   connect_pins concat_0/In[expr $sha_size+1] [get_slice_pin dna/dna_data 56 32]</div><div class="line">#### </div><div class="line">####   # SHA (hidden_ports)</div><div class="line">####   for &#123;set i 0&#125; &#123;$i &lt; $sha_size&#125; &#123;incr i&#125; &#123;</div><div class="line">####     connect_constant sha_constant_$i [set config::sha$i] 32 concat_0/In$i</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   # Other ports</div><div class="line">####   for &#123;set i $n_hidden_ports&#125; &#123;$i &lt; $num_ports&#125; &#123;incr i&#125; &#123;</div><div class="line">####     set iidx [expr $i % 32]</div><div class="line">####     set cidx [expr $i / 32]</div><div class="line">####     connect_pins concat_$cidx/In$iidx $config::sts_register($i)</div><div class="line">####   &#125;</div><div class="line">#### </div><div class="line">####   current_bd_instance $bd</div><div class="line">#### </div><div class="line">#### &#125;</div><div class="line">### add_cfg_sts $adc_clk $rst_adc_clk_name/peripheral_aresetn</div><div class="line">WARNING: [BD 5-231] No interface nets matched &apos;get_bd_intf_nets -of_objects /axi_mem_intercon_0/M00_AXI&apos;</div><div class="line">Found empty interface M00_AXI on interconnect 0...</div><div class="line">Connect your AXI Slave to axi_mem_intercon_0/M00_AXI</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_clock_converter_0/S_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins /axi_mem_intercon_0/M00_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_cfg_register_0/S_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_clock_converter_0/M_AXI&apos;</div><div class="line">&lt;/cfg/axi_cfg_register_0/s_axi/reg0&gt; is being mapped into &lt;/ps_0/Data&gt; at &lt;0x43C00000 [ 64K ]&gt;</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_31_0_axi_cfg_register_0_cfg_data&apos;</div><div class="line">WARNING: [BD 41-1753] The name &apos;slice_31_0_axi_cfg_register_0_cfg_data&apos; you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_63_32_axi_cfg_register_0_cfg_data&apos;</div><div class="line">WARNING: [BD 41-1753] The name &apos;slice_63_32_axi_cfg_register_0_cfg_data&apos; you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_95_64_axi_cfg_register_0_cfg_data&apos;</div><div class="line">WARNING: [BD 41-1753] The name &apos;slice_95_64_axi_cfg_register_0_cfg_data&apos; you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.</div><div class="line">No empty interface found on interconnect 0...</div><div class="line">Connect your AXI Slave to axi_mem_intercon_0/M01_AXI</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_clock_converter_0/S_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins /axi_mem_intercon_0/M01_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_sts_register_0/S_AXI&apos;</div><div class="line">WARNING: [BD 5-235] No pins matched &apos;get_bd_pins axi_clock_converter_0/M_AXI&apos;</div><div class="line">&lt;/sts/axi_sts_register_0/s_axi/reg0&gt; is being mapped into &lt;/ps_0/Data&gt; at &lt;0x43C00000 [ 64K ]&gt;</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_31_0_dna_dna_data&apos;</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_56_32_dna_dna_data&apos;</div><div class="line">WARNING: [BD 5-230] No cells matched &apos;get_bd_cells slice_7_0_cfg_led&apos;</div><div class="line">### connect_port_pin led_o [get_slice_pin [cfg_pin led] 7 0]</div><div class="line">### for &#123;set i 0&#125; &#123;$i &lt; [get_parameter n_adc]&#125; &#123;incr i&#125; &#123;</div><div class="line">###   connect_pins [cfg_pin dac$i] adc_dac/dac[expr $i+1]</div><div class="line">###   connect_pins [sts_pin adc$i] adc_dac/adc[expr $i+1]</div><div class="line">### &#125;</div><div class="line"># if &#123;[version -short] &gt;= 2016.3&#125; &#123;</div><div class="line">#   set_property synth_checkpoint_mode None [get_files $bd_path/system.bd]</div><div class="line"># &#125;</div><div class="line"># generate_target all [get_files $bd_path/system.bd]</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In11_width(32) on &apos;/sts/concat_0&apos; with propagated value(14). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In10_width(32) on &apos;/sts/concat_0&apos; with propagated value(14). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In9_width(32) on &apos;/sts/concat_0&apos; with propagated value(25). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In11_width(32) on &apos;/sts/concat_0&apos; with propagated value(14). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In10_width(32) on &apos;/sts/concat_0&apos; with propagated value(14). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In9_width(32) on &apos;/sts/concat_0&apos; with propagated value(25). Command ignored</div><div class="line">WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(125) on &apos;/ps_0&apos; with propagated value(200). Command ignored</div><div class="line">WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream</div><div class="line">CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/adc_dac/dac/dac_dat_a_i&apos;(14) to net &apos;dac1_1&apos;(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.</div><div class="line">CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/adc_dac/dac/dac_dat_b_i&apos;(14) to net &apos;dac2_1&apos;(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.</div><div class="line">CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/sts/concat_0/In9&apos;(32) to net &apos;slice_56_32_dna_dna_data_Dout&apos;(25) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.</div><div class="line">CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/sts/concat_0/In10&apos;(32) to net &apos;adc0_1&apos;(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.</div><div class="line">CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/sts/concat_0/In11&apos;(32) to net &apos;adc1_1&apos;(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.</div><div class="line">Verilog Output written to : /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/hdl/system.v</div><div class="line">Verilog Output written to : /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/hdl/system_wrapper.v</div><div class="line">Wrote  : &lt;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/system.bd&gt; </div><div class="line">WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_ps_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_dac/pll .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_dac/adc .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_dac/dac .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_dac/adc_rst .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_adc_clk .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg/axi_clock_converter_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg/axi_cfg_register_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg/slice_31_0_axi_cfg_register_0_cfg_data .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg/slice_63_32_axi_cfg_register_0_cfg_data .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg/slice_95_64_axi_cfg_register_0_cfg_data .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/xbar .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/axi_clock_converter_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/axi_sts_register_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/dna .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/concat_concat .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/concat_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/slice_31_0_dna_dna_data .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/slice_56_32_dna_dna_data .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_0 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_1 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_2 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_3 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_4 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_5 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_6 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block sts/sha_constant_7 .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_7_0_cfg_led .</div><div class="line">INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .</div><div class="line">Exporting to file /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/hw_handoff/system.hwh</div><div class="line">Generated Block Design Tcl file /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl</div><div class="line">Generated Hardware Definition File /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/hdl/system.hwdef</div><div class="line">generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.078 ; gain = 125.492 ; free physical = 34 ; free virtual = 6002</div><div class="line"># make_wrapper -files [get_files $bd_path/system.bd] -top</div><div class="line"># add_files -norecurse $bd_path/hdl/system_wrapper.v</div><div class="line"># set files [glob -nocomplain $project_path/*.v $project_path/*.sv]</div><div class="line"># if &#123;[llength $files] &gt; 0&#125; &#123;</div><div class="line">#   add_files -norecurse $files</div><div class="line"># &#125;</div><div class="line"># set fp [open tmp/$project_name.xdc r]</div><div class="line"># set files [split [read $fp]]</div><div class="line"># close $fp</div><div class="line"># if &#123;[llength $files] &gt; 0&#125; &#123;</div><div class="line">#   add_files -norecurse -fileset constrs_1 $files</div><div class="line"># &#125;</div><div class="line"># set_property VERILOG_DEFINE &#123;TOOL_VIVADO&#125; [current_fileset]</div><div class="line"># set_property STRATEGY Flow_PerfOptimized_High [get_runs synth_1]</div><div class="line"># set_property STRATEGY Performance_NetDelay_high [get_runs impl_1]</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:07:00 2017...</div><div class="line">[tmp/adc_dac.xpr] OK</div></pre></td></tr></table></figure>
<h2 id="编译工程文件-综合-实现-生成bit"><a href="#编译工程文件-综合-实现-生成bit" class="headerlink" title="编译工程文件-综合-实现-生成bit"></a>编译工程文件-综合-实现-生成bit</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div><div class="line">45</div><div class="line">46</div><div class="line">47</div><div class="line">48</div><div class="line">49</div><div class="line">50</div><div class="line">51</div><div class="line">52</div><div class="line">53</div><div class="line">54</div><div class="line">55</div><div class="line">56</div><div class="line">57</div><div class="line">58</div><div class="line">59</div><div class="line">60</div><div class="line">61</div><div class="line">62</div><div class="line">63</div><div class="line">64</div><div class="line">65</div><div class="line">66</div><div class="line">67</div><div class="line">68</div><div class="line">69</div><div class="line">70</div><div class="line">71</div><div class="line">72</div><div class="line">73</div><div class="line">74</div><div class="line">75</div><div class="line">76</div><div class="line">77</div><div class="line">78</div><div class="line">79</div><div class="line">80</div><div class="line">81</div><div class="line">82</div><div class="line">83</div><div class="line">84</div><div class="line">85</div><div class="line">86</div><div class="line">87</div><div class="line">88</div><div class="line">89</div><div class="line">90</div><div class="line">91</div><div class="line">92</div><div class="line">93</div><div class="line">94</div><div class="line">95</div><div class="line">96</div><div class="line">97</div><div class="line">98</div><div class="line">99</div><div class="line">100</div><div class="line">101</div><div class="line">102</div><div class="line">103</div><div class="line">104</div><div class="line">105</div><div class="line">106</div><div class="line">107</div><div class="line">108</div><div class="line">109</div><div class="line">110</div><div class="line">111</div><div class="line">112</div><div class="line">113</div><div class="line">114</div><div class="line">115</div><div class="line">116</div><div class="line">117</div><div class="line">118</div><div class="line">119</div><div class="line">120</div><div class="line">121</div><div class="line">122</div><div class="line">123</div><div class="line">124</div><div class="line">125</div><div class="line">126</div><div class="line">127</div><div class="line">128</div><div class="line">129</div><div class="line">130</div><div class="line">131</div><div class="line">132</div><div class="line">133</div><div class="line">134</div><div class="line">135</div><div class="line">136</div><div class="line">137</div><div class="line">138</div><div class="line">139</div><div class="line">140</div><div class="line">141</div><div class="line">142</div><div class="line">143</div><div class="line">144</div><div class="line">145</div><div class="line">146</div><div class="line">147</div><div class="line">148</div><div class="line">149</div><div class="line">150</div><div class="line">151</div><div class="line">152</div><div class="line">153</div><div class="line">154</div><div class="line">155</div><div class="line">156</div><div class="line">157</div><div class="line">158</div><div class="line">159</div><div class="line">160</div><div class="line">161</div><div class="line">162</div><div class="line">163</div><div class="line">164</div><div class="line">165</div><div class="line">166</div><div class="line">167</div><div class="line">168</div><div class="line">169</div><div class="line">170</div><div class="line">171</div><div class="line">172</div><div class="line">173</div><div class="line">174</div><div class="line">175</div><div class="line">176</div><div class="line">177</div><div class="line">178</div><div class="line">179</div><div class="line">180</div><div class="line">181</div><div class="line">182</div><div class="line">183</div><div class="line">184</div><div class="line">185</div><div class="line">186</div><div class="line">187</div><div class="line">188</div><div class="line">189</div><div class="line">190</div><div class="line">191</div><div class="line">192</div><div class="line">193</div><div class="line">194</div><div class="line">195</div><div class="line">196</div><div class="line">197</div><div class="line">198</div><div class="line">199</div><div class="line">200</div><div class="line">201</div><div class="line">202</div><div class="line">203</div><div class="line">204</div><div class="line">205</div><div class="line">206</div><div class="line">207</div><div class="line">208</div><div class="line">209</div><div class="line">210</div><div class="line">211</div><div class="line">212</div><div class="line">213</div><div class="line">214</div><div class="line">215</div><div class="line">216</div><div class="line">217</div><div class="line">218</div><div class="line">219</div><div class="line">220</div><div class="line">221</div><div class="line">222</div><div class="line">223</div><div class="line">224</div><div class="line">225</div><div class="line">226</div><div class="line">227</div><div class="line">228</div><div class="line">229</div><div class="line">230</div><div class="line">231</div><div class="line">232</div><div class="line">233</div><div class="line">234</div><div class="line">235</div><div class="line">236</div><div class="line">237</div><div class="line">238</div><div class="line">239</div><div class="line">240</div><div class="line">241</div><div class="line">242</div><div class="line">243</div><div class="line">244</div><div class="line">245</div><div class="line">246</div><div class="line">247</div><div class="line">248</div><div class="line">249</div><div class="line">250</div><div class="line">251</div><div class="line">252</div><div class="line">253</div><div class="line">254</div><div class="line">255</div><div class="line">256</div><div class="line">257</div><div class="line">258</div><div class="line">259</div><div class="line">260</div><div class="line">261</div><div class="line">262</div><div class="line">263</div><div class="line">264</div><div class="line">265</div><div class="line">266</div><div class="line">267</div><div class="line">268</div><div class="line">269</div><div class="line">270</div><div class="line">271</div><div class="line">272</div><div class="line">273</div><div class="line">274</div><div class="line">275</div><div class="line">276</div><div class="line">277</div><div class="line">278</div><div class="line">279</div><div class="line">280</div><div class="line">281</div><div class="line">282</div><div class="line">283</div><div class="line">284</div><div class="line">285</div><div class="line">286</div><div class="line">287</div><div class="line">288</div><div class="line">289</div><div class="line">290</div><div class="line">291</div><div class="line">292</div><div class="line">293</div><div class="line">294</div><div class="line">295</div><div class="line">296</div><div class="line">297</div><div class="line">298</div><div class="line">299</div><div class="line">300</div><div class="line">301</div><div class="line">302</div><div class="line">303</div><div class="line">304</div><div class="line">305</div><div class="line">306</div><div class="line">307</div><div class="line">308</div><div class="line">309</div><div class="line">310</div><div class="line">311</div><div class="line">312</div><div class="line">313</div><div class="line">314</div><div class="line">315</div><div class="line">316</div><div class="line">317</div><div class="line">318</div><div class="line">319</div><div class="line">320</div><div class="line">321</div><div class="line">322</div><div class="line">323</div><div class="line">324</div><div class="line">325</div><div class="line">326</div><div class="line">327</div><div class="line">328</div><div class="line">329</div><div class="line">330</div><div class="line">331</div><div class="line">332</div><div class="line">333</div><div class="line">334</div><div class="line">335</div><div class="line">336</div><div class="line">337</div><div class="line">338</div><div class="line">339</div><div class="line">340</div><div class="line">341</div><div class="line">342</div><div class="line">343</div><div class="line">344</div><div class="line">345</div><div class="line">346</div><div class="line">347</div><div class="line">348</div><div class="line">349</div><div class="line">350</div><div class="line">351</div><div class="line">352</div><div class="line">353</div><div class="line">354</div><div class="line">355</div><div class="line">356</div><div class="line">357</div><div class="line">358</div><div class="line">359</div><div class="line">360</div><div class="line">361</div><div class="line">362</div><div class="line">363</div><div class="line">364</div><div class="line">365</div><div class="line">366</div><div class="line">367</div><div class="line">368</div><div class="line">369</div><div class="line">370</div><div class="line">371</div><div class="line">372</div><div class="line">373</div><div class="line">374</div><div class="line">375</div><div class="line">376</div><div class="line">377</div><div class="line">378</div><div class="line">379</div><div class="line">380</div><div class="line">381</div><div class="line">382</div><div class="line">383</div><div class="line">384</div><div class="line">385</div><div class="line">386</div><div class="line">387</div><div class="line">388</div><div class="line">389</div><div class="line">390</div><div class="line">391</div><div class="line">392</div><div class="line">393</div><div class="line">394</div><div class="line">395</div><div class="line">396</div><div class="line">397</div><div class="line">398</div><div class="line">399</div><div class="line">400</div><div class="line">401</div><div class="line">402</div><div class="line">403</div><div class="line">404</div><div class="line">405</div><div class="line">406</div><div class="line">407</div><div class="line">408</div><div class="line">409</div><div class="line">410</div><div class="line">411</div><div class="line">412</div><div class="line">413</div><div class="line">414</div><div class="line">415</div><div class="line">416</div><div class="line">417</div><div class="line">418</div><div class="line">419</div><div class="line">420</div><div class="line">421</div><div class="line">422</div><div class="line">423</div><div class="line">424</div><div class="line">425</div><div class="line">426</div><div class="line">427</div><div class="line">428</div><div class="line">429</div><div class="line">430</div><div class="line">431</div><div class="line">432</div><div class="line">433</div><div class="line">434</div><div class="line">435</div><div class="line">436</div><div class="line">437</div><div class="line">438</div><div class="line">439</div><div class="line">440</div><div class="line">441</div><div class="line">442</div><div class="line">443</div><div class="line">444</div><div class="line">445</div><div class="line">446</div><div class="line">447</div><div class="line">448</div><div class="line">449</div><div class="line">450</div><div class="line">451</div><div class="line">452</div><div class="line">453</div><div class="line">454</div><div class="line">455</div><div class="line">456</div><div class="line">457</div><div class="line">458</div><div class="line">459</div><div class="line">460</div><div class="line">461</div><div class="line">462</div><div class="line">463</div><div class="line">464</div><div class="line">465</div><div class="line">466</div><div class="line">467</div><div class="line">468</div><div class="line">469</div><div class="line">470</div><div class="line">471</div><div class="line">472</div><div class="line">473</div><div class="line">474</div><div class="line">475</div><div class="line">476</div><div class="line">477</div><div class="line">478</div><div class="line">479</div><div class="line">480</div><div class="line">481</div><div class="line">482</div><div class="line">483</div><div class="line">484</div><div class="line">485</div><div class="line">486</div><div class="line">487</div><div class="line">488</div><div class="line">489</div><div class="line">490</div><div class="line">491</div><div class="line">492</div><div class="line">493</div><div class="line">494</div><div class="line">495</div><div class="line">496</div><div class="line">497</div><div class="line">498</div><div class="line">499</div><div class="line">500</div><div class="line">501</div><div class="line">502</div><div class="line">503</div><div class="line">504</div><div class="line">505</div><div class="line">506</div><div class="line">507</div><div class="line">508</div><div class="line">509</div><div class="line">510</div><div class="line">511</div><div class="line">512</div><div class="line">513</div><div class="line">514</div><div class="line">515</div><div class="line">516</div><div class="line">517</div><div class="line">518</div><div class="line">519</div><div class="line">520</div><div class="line">521</div><div class="line">522</div><div class="line">523</div><div class="line">524</div><div class="line">525</div><div class="line">526</div><div class="line">527</div><div class="line">528</div><div class="line">529</div><div class="line">530</div><div class="line">531</div><div class="line">532</div><div class="line">533</div><div class="line">534</div><div class="line">535</div><div class="line">536</div><div class="line">537</div><div class="line">538</div><div class="line">539</div><div class="line">540</div><div class="line">541</div><div class="line">542</div><div class="line">543</div><div class="line">544</div><div class="line">545</div><div class="line">546</div><div class="line">547</div><div class="line">548</div><div class="line">549</div><div class="line">550</div><div class="line">551</div><div class="line">552</div><div class="line">553</div><div class="line">554</div><div class="line">555</div><div class="line">556</div><div class="line">557</div><div class="line">558</div><div class="line">559</div><div class="line">560</div><div class="line">561</div><div class="line">562</div><div class="line">563</div><div class="line">564</div><div class="line">565</div><div class="line">566</div><div class="line">567</div><div class="line">568</div><div class="line">569</div><div class="line">570</div><div class="line">571</div><div class="line">572</div><div class="line">573</div><div class="line">574</div><div class="line">575</div><div class="line">576</div><div class="line">577</div><div class="line">578</div><div class="line">579</div><div class="line">580</div><div class="line">581</div><div class="line">582</div><div class="line">583</div><div class="line">584</div><div class="line">585</div><div class="line">586</div><div class="line">587</div><div class="line">588</div><div class="line">589</div><div class="line">590</div><div class="line">591</div><div class="line">592</div><div class="line">593</div><div class="line">594</div><div class="line">595</div><div class="line">596</div><div class="line">597</div><div class="line">598</div><div class="line">599</div><div class="line">600</div><div class="line">601</div><div class="line">602</div><div class="line">603</div><div class="line">604</div><div class="line">605</div><div class="line">606</div><div class="line">607</div><div class="line">608</div><div class="line">609</div><div class="line">610</div><div class="line">611</div><div class="line">612</div><div class="line">613</div><div class="line">614</div><div class="line">615</div><div class="line">616</div><div class="line">617</div><div class="line">618</div><div class="line">619</div><div class="line">620</div><div class="line">621</div><div class="line">622</div><div class="line">623</div><div class="line">624</div><div class="line">625</div><div class="line">626</div><div class="line">627</div><div class="line">628</div><div class="line">629</div><div class="line">630</div><div class="line">631</div><div class="line">632</div><div class="line">633</div><div class="line">634</div><div class="line">635</div><div class="line">636</div><div class="line">637</div><div class="line">638</div><div class="line">639</div><div class="line">640</div><div class="line">641</div><div class="line">642</div><div class="line">643</div><div class="line">644</div><div class="line">645</div><div class="line">646</div><div class="line">647</div><div class="line">648</div><div class="line">649</div><div class="line">650</div><div class="line">651</div><div class="line">652</div><div class="line">653</div><div class="line">654</div><div class="line">655</div><div class="line">656</div><div class="line">657</div><div class="line">658</div><div class="line">659</div><div class="line">660</div><div class="line">661</div><div class="line">662</div><div class="line">663</div><div class="line">664</div><div class="line">665</div><div class="line">666</div><div class="line">667</div><div class="line">668</div><div class="line">669</div><div class="line">670</div><div class="line">671</div><div class="line">672</div><div class="line">673</div><div class="line">674</div><div class="line">675</div><div class="line">676</div><div class="line">677</div><div class="line">678</div><div class="line">679</div><div class="line">680</div><div class="line">681</div><div class="line">682</div><div class="line">683</div><div class="line">684</div><div class="line">685</div><div class="line">686</div><div class="line">687</div><div class="line">688</div><div class="line">689</div><div class="line">690</div><div class="line">691</div><div class="line">692</div><div class="line">693</div><div class="line">694</div><div class="line">695</div><div class="line">696</div><div class="line">697</div><div class="line">698</div><div class="line">699</div><div class="line">700</div><div class="line">701</div><div class="line">702</div><div class="line">703</div><div class="line">704</div><div class="line">705</div><div class="line">706</div><div class="line">707</div><div class="line">708</div><div class="line">709</div><div class="line">710</div><div class="line">711</div><div class="line">712</div><div class="line">713</div><div class="line">714</div><div class="line">715</div><div class="line">716</div><div class="line">717</div><div class="line">718</div><div class="line">719</div><div class="line">720</div><div class="line">721</div><div class="line">722</div><div class="line">723</div><div class="line">724</div><div class="line">725</div><div class="line">726</div><div class="line">727</div><div class="line">728</div><div class="line">729</div><div class="line">730</div><div class="line">731</div><div class="line">732</div><div class="line">733</div><div class="line">734</div><div class="line">735</div><div class="line">736</div><div class="line">737</div><div class="line">738</div><div class="line">739</div><div class="line">740</div><div class="line">741</div><div class="line">742</div><div class="line">743</div><div class="line">744</div><div class="line">745</div><div class="line">746</div><div class="line">747</div><div class="line">748</div><div class="line">749</div><div class="line">750</div><div class="line">751</div><div class="line">752</div><div class="line">753</div><div class="line">754</div><div class="line">755</div><div class="line">756</div><div class="line">757</div><div class="line">758</div><div class="line">759</div><div class="line">760</div><div class="line">761</div><div class="line">762</div><div class="line">763</div><div class="line">764</div><div class="line">765</div><div class="line">766</div><div class="line">767</div><div class="line">768</div><div class="line">769</div><div class="line">770</div><div class="line">771</div><div class="line">772</div><div class="line">773</div><div class="line">774</div><div class="line">775</div><div class="line">776</div><div class="line">777</div><div class="line">778</div><div class="line">779</div><div class="line">780</div><div class="line">781</div><div class="line">782</div><div class="line">783</div><div class="line">784</div><div class="line">785</div><div class="line">786</div><div class="line">787</div><div class="line">788</div><div class="line">789</div><div class="line">790</div><div class="line">791</div><div class="line">792</div><div class="line">793</div><div class="line">794</div><div class="line">795</div><div class="line">796</div><div class="line">797</div><div class="line">798</div><div class="line">799</div><div class="line">800</div><div class="line">801</div><div class="line">802</div><div class="line">803</div><div class="line">804</div><div class="line">805</div><div class="line">806</div><div class="line">807</div><div class="line">808</div><div class="line">809</div><div class="line">810</div><div class="line">811</div><div class="line">812</div><div class="line">813</div><div class="line">814</div><div class="line">815</div><div class="line">816</div><div class="line">817</div><div class="line">818</div><div class="line">819</div><div class="line">820</div><div class="line">821</div><div class="line">822</div><div class="line">823</div><div class="line">824</div><div class="line">825</div><div class="line">826</div><div class="line">827</div><div class="line">828</div><div class="line">829</div><div class="line">830</div><div class="line">831</div><div class="line">832</div><div class="line">833</div><div class="line">834</div><div class="line">835</div><div class="line">836</div><div class="line">837</div><div class="line">838</div><div class="line">839</div><div class="line">840</div><div class="line">841</div><div class="line">842</div><div class="line">843</div><div class="line">844</div><div class="line">845</div><div class="line">846</div><div class="line">847</div><div class="line">848</div></pre></td><td class="code"><pre><div class="line">mkdir -p tmp</div><div class="line">vivado -nolog -nojournal -mode batch -source fpga/scripts/bitstream.tcl -tclargs adc_dac</div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source fpga/scripts/bitstream.tcl</div><div class="line"># set instrument_name [lindex $argv 0]</div><div class="line"># open_project tmp/$instrument_name.xpr</div><div class="line">Scanning sources...</div><div class="line">Finished scanning sources</div><div class="line">INFO: [IP_Flow 19-234] Refreshing IP repositories</div><div class="line">INFO: [IP_Flow 19-1700] Loaded user IP repository &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/cores&apos;.</div><div class="line">INFO: [IP_Flow 19-2313] Loaded Vivado IP repository &apos;/opt/Xilinx/Vivado/2016.4/data/ip&apos;.</div><div class="line"># if &#123;[get_property PROGRESS [get_runs impl_1]] != &quot;100%&quot;&#125; &#123;</div><div class="line">#   launch_runs impl_1 -to_step route_design</div><div class="line">#   wait_on_run impl_1</div><div class="line"># &#125;</div><div class="line">[Fri Feb 17 18:07:08 2017] Launched synth_1...</div><div class="line">Run output will be captured here: /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/synth_1/runme.log</div><div class="line">[Fri Feb 17 18:07:08 2017] Launched impl_1...</div><div class="line">Run output will be captured here: /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/runme.log</div><div class="line">[Fri Feb 17 18:07:08 2017] Waiting for impl_1 to finish...</div><div class="line"></div><div class="line">*** Running vivado</div><div class="line">    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace</div><div class="line"></div><div class="line"></div><div class="line">****** Vivado v2016.4 (64-bit)</div><div class="line">  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016</div><div class="line">  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016</div><div class="line">    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.</div><div class="line"></div><div class="line">source system_wrapper.tcl -notrace</div><div class="line">Design is defaulting to srcset: sources_1</div><div class="line">Design is defaulting to constrset: constrs_1</div><div class="line">INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement</div><div class="line">INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds</div><div class="line">INFO: [Project 1-479] Netlist was created with Vivado 2016.4</div><div class="line">INFO: [Device 21-403] Loading part xc7z010clg400-1</div><div class="line">INFO: [Project 1-570] Preparing netlist for logic optimization</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell &apos;system_i/ps_0/inst&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell &apos;system_i/ps_0/inst&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell &apos;system_i/proc_sys_reset_0/U0&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell &apos;system_i/proc_sys_reset_0/U0&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell &apos;system_i/proc_sys_reset_0/U0&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell &apos;system_i/proc_sys_reset_0/U0&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0_board.xdc] for cell &apos;system_i/adc_dac/pll/inst&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0_board.xdc] for cell &apos;system_i/adc_dac/pll/inst&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc] for cell &apos;system_i/adc_dac/pll/inst&apos;</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc:57]</div><div class="line">INFO: [Timing 38-2] Deriving generated clocks [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc:57]</div><div class="line">get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.551 ; gain = 471.508 ; free physical = 56 ; free virtual = 5583</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc] for cell &apos;system_i/adc_dac/pll/inst&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_adc_clk_0/system_proc_sys_reset_adc_clk_0_board.xdc] for cell &apos;system_i/proc_sys_reset_adc_clk/U0&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_adc_clk_0/system_proc_sys_reset_adc_clk_0_board.xdc] for cell &apos;system_i/proc_sys_reset_adc_clk/U0&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_adc_clk_0/system_proc_sys_reset_adc_clk_0.xdc] for cell &apos;system_i/proc_sys_reset_adc_clk/U0&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_proc_sys_reset_adc_clk_0/system_proc_sys_reset_adc_clk_0.xdc] for cell &apos;system_i/proc_sys_reset_adc_clk/U0&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc]</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vp_Vn_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:114]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:114]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vp_Vn_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:115]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:115]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux0_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:116]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:116]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux0_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:117]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:117]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux1_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:118]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:118]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux1_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:119]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:119]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux8_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:120]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:120]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux8_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:121]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:121]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux9_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:122]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:122]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux9_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:123]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:123]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vp_Vn_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:125]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:125]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vp_Vn_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:126]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:126]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux0_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:127]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:127]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux0_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:128]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:128]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux1_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:129]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:129]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux1_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:130]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:130]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux8_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:131]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:131]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux8_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:132]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:132]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux9_v_p&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:133]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:133]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">WARNING: [Vivado 12-584] No ports matched &apos;Vaux9_v_n&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:134]</div><div class="line">CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc:134]</div><div class="line">Resolution: If [get_&lt;value&gt;] was used to populate the object, check to make sure this command returns at least one valid object.</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/ports.xdc]</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/clocks.xdc]</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/clocks.xdc]</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_axi_clock_converter_0_0/system_axi_clock_converter_0_0_clocks.xdc] for cell &apos;system_i/cfg/axi_clock_converter_0/inst&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_axi_clock_converter_0_0/system_axi_clock_converter_0_0_clocks.xdc] for cell &apos;system_i/cfg/axi_clock_converter_0/inst&apos;</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_axi_clock_converter_0_1/system_axi_clock_converter_0_1_clocks.xdc] for cell &apos;system_i/sts/axi_clock_converter_0/inst&apos;</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_axi_clock_converter_0_1/system_axi_clock_converter_0_1_clocks.xdc] for cell &apos;system_i/sts/axi_clock_converter_0/inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/sts/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst&apos;</div><div class="line">Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell &apos;system_i/cfg/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst&apos;</div><div class="line">INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).</div><div class="line">INFO: [Project 1-111] Unisim Transformation Summary:</div><div class="line">No Unisim elements were transformed.</div><div class="line"></div><div class="line">link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1720.551 ; gain = 715.156 ; free physical = 60 ; free virtual = 5580</div><div class="line">Command: opt_design</div><div class="line">Attempting to get a license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Common 17-349] Got license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">Running DRC as a precondition to command opt_design</div><div class="line"></div><div class="line">Starting DRC Task</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Project 1-461] DRC finished with 0 Errors</div><div class="line">INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1752.566 ; gain = 32.016 ; free physical = 52 ; free virtual = 5572</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line"></div><div class="line">Starting Logic Optimization Task</div><div class="line">Implement Debug Cores | Checksum: 1d9dde041</div><div class="line"></div><div class="line">Phase 1 Retarget</div><div class="line">INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).</div><div class="line">INFO: [Opt 31-49] Retargeted 0 cell(s).</div><div class="line">Phase 1 Retarget | Checksum: 8a77e8d5</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 51 ; free virtual = 5571</div><div class="line"></div><div class="line">Phase 2 Constant propagation</div><div class="line">INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).</div><div class="line">INFO: [Opt 31-10] Eliminated 144 cells.</div><div class="line">Phase 2 Constant propagation | Checksum: 14ca39593</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line"></div><div class="line">Phase 3 Sweep</div><div class="line">INFO: [Opt 31-12] Eliminated 359 unconnected nets.</div><div class="line">INFO: [Opt 31-11] Eliminated 548 unconnected cells.</div><div class="line">Phase 3 Sweep | Checksum: d4dd7f32</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line"></div><div class="line">Phase 4 BUFG optimization</div><div class="line">INFO: [Opt 31-12] Eliminated 0 unconnected nets.</div><div class="line">INFO: [Opt 31-11] Eliminated 0 unconnected cells.</div><div class="line">Phase 4 BUFG optimization | Checksum: b39d2e9b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line"></div><div class="line">Starting Connectivity Check Task</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line">Ending Logic Optimization Task | Checksum: b39d2e9b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line"></div><div class="line">Starting Power Optimization Task</div><div class="line">INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period &lt; 2.00 ns.</div><div class="line">Ending Power Optimization Task | Checksum: b39d2e9b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 50 ; free virtual = 5571</div><div class="line">INFO: [Common 17-83] Releasing license: Implementation</div><div class="line">24 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.</div><div class="line">opt_design completed successfully</div><div class="line">Writing placer database...</div><div class="line">Writing XDEF routing.</div><div class="line">Writing XDEF routing logical nets.</div><div class="line">Writing XDEF routing special nets.</div><div class="line">Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 48 ; free virtual = 5571</div><div class="line">INFO: [Common 17-1381] The checkpoint &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_opt.dcp&apos; has been generated.</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Coretcl 2-168] The results of DRC are in file /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_drc_opted.rpt.</div><div class="line">INFO: [Chipscope 16-241] No debug cores found in the current design.</div><div class="line">Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)</div><div class="line">or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.</div><div class="line">Command: place_design -directive ExtraNetDelay_high</div><div class="line">Attempting to get a license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Common 17-349] Got license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</div><div class="line">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</div><div class="line">Running DRC as a precondition to command place_design</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</div><div class="line">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</div><div class="line"></div><div class="line">Starting Placer Task</div><div class="line">INFO: [Place 46-5] The placer was invoked with the &apos;ExtraNetDelay_high&apos; directive.</div><div class="line">INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs</div><div class="line"></div><div class="line">Phase 1 Placer Initialization</div><div class="line">Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 45 ; free virtual = 5567</div><div class="line">Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 45 ; free virtual = 5567</div><div class="line"></div><div class="line">Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line">Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143da6e48</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1752.566 ; gain = 0.000 ; free physical = 40 ; free virtual = 5566</div><div class="line"></div><div class="line">Phase 1.2 Build Placer Netlist Model</div><div class="line">Phase 1.2 Build Placer Netlist Model | Checksum: 278cda8c5</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.590 ; gain = 27.023 ; free physical = 30 ; free virtual = 5559</div><div class="line"></div><div class="line">Phase 1.3 Constrain Clocks/Macros</div><div class="line">Phase 1.3 Constrain Clocks/Macros | Checksum: 278cda8c5</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.590 ; gain = 27.023 ; free physical = 30 ; free virtual = 5559</div><div class="line">Phase 1 Placer Initialization | Checksum: 278cda8c5</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1779.590 ; gain = 27.023 ; free physical = 30 ; free virtual = 5558</div><div class="line"></div><div class="line">Phase 2 Global Placement</div><div class="line">Phase 2 Global Placement | Checksum: 2669d2c76</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 41 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3 Detail Placement</div><div class="line"></div><div class="line">Phase 3.1 Commit Multi Column Macros</div><div class="line">Phase 3.1 Commit Multi Column Macros | Checksum: 2669d2c76</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 41 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.2 Commit Most Macros &amp; LUTRAMs</div><div class="line">Phase 3.2 Commit Most Macros &amp; LUTRAMs | Checksum: 25f5a6293</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 40 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.3 Area Swap Optimization</div><div class="line">Phase 3.3 Area Swap Optimization | Checksum: 27c2aa102</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 40 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.4 Pipeline Register Optimization</div><div class="line">Phase 3.4 Pipeline Register Optimization | Checksum: 27c2aa102</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 40 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.5 Timing Path Optimizer</div><div class="line">Phase 3.5 Timing Path Optimizer | Checksum: 22afdb3b5</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 40 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.6 Fast Optimization</div><div class="line">Phase 3.6 Fast Optimization | Checksum: 229c54c52</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 40 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.7 Small Shape Detail Placement</div><div class="line">Phase 3.7 Small Shape Detail Placement | Checksum: 176e75d99</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 39 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.8 Re-assign LUT pins</div><div class="line">Phase 3.8 Re-assign LUT pins | Checksum: 1a25b0f80</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 39 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 3.9 Pipeline Register Optimization</div><div class="line">Phase 3.9 Pipeline Register Optimization | Checksum: 1a25b0f80</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 39 ; free virtual = 5560</div><div class="line">Phase 3 Detail Placement | Checksum: 1a25b0f80</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 39 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 4 Post Placement Optimization and Clean-Up</div><div class="line"></div><div class="line">Phase 4.1 Post Commit Optimization</div><div class="line">INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line"></div><div class="line">Phase 4.1.1 Post Placement Optimization</div><div class="line">INFO: [Place 30-746] Post Placement Timing Summary WNS=0.482. For the most accurate timing information please run report_timing.</div><div class="line">Phase 4.1.1 Post Placement Optimization | Checksum: 21c4a0317</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5559</div><div class="line">Phase 4.1 Post Commit Optimization | Checksum: 21c4a0317</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 43 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 4.2 Post Placement Cleanup</div><div class="line">Phase 4.2 Post Placement Cleanup | Checksum: 21c4a0317</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 4.3 Placer Reporting</div><div class="line">Phase 4.3 Placer Reporting | Checksum: 21c4a0317</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line"></div><div class="line">Phase 4.4 Final Placement Cleanup</div><div class="line">Phase 4.4 Final Placement Cleanup | Checksum: 1ca1dc36f</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line">Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca1dc36f</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line">Ending Placer Task | Checksum: e2d63247</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line">INFO: [Common 17-83] Releasing license: Implementation</div><div class="line">42 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.</div><div class="line">place_design completed successfully</div><div class="line">place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.602 ; gain = 51.035 ; free physical = 42 ; free virtual = 5560</div><div class="line">Writing placer database...</div><div class="line">Writing XDEF routing.</div><div class="line">Writing XDEF routing logical nets.</div><div class="line">Writing XDEF routing special nets.</div><div class="line">Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 37 ; free virtual = 5559</div><div class="line">INFO: [Common 17-1381] The checkpoint &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_placed.dcp&apos; has been generated.</div><div class="line">report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 42 ; free virtual = 5550</div><div class="line">report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 42 ; free virtual = 5550</div><div class="line">report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 41 ; free virtual = 5549</div><div class="line">Command: phys_opt_design -directive AggressiveExplore</div><div class="line">Attempting to get a license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Common 17-349] Got license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore</div><div class="line">Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 41 ; free virtual = 5549</div><div class="line"></div><div class="line">Starting Physical Synthesis Task</div><div class="line"></div><div class="line">Phase 1 Physical Synthesis Initialization</div><div class="line">INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs</div><div class="line">Phase 1 Physical Synthesis Initialization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 41 ; free virtual = 5550</div><div class="line">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.482 | TNS=0.000 |</div><div class="line"></div><div class="line">Phase 2 Fanout Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.</div><div class="line">Phase 2 Fanout Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 3 Placement Based Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.</div><div class="line">Phase 3 Placement Based Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 4 Rewire</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.</div><div class="line">Phase 4 Rewire | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 5 Critical Cell Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.</div><div class="line">Phase 5 Critical Cell Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 6 Fanout Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.</div><div class="line">Phase 6 Fanout Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 7 Placement Based Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.</div><div class="line">Phase 7 Placement Based Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 8 Rewire</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.</div><div class="line">Phase 8 Rewire | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 9 Critical Cell Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.</div><div class="line">Phase 9 Critical Cell Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 10 Fanout Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.</div><div class="line">Phase 10 Fanout Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 11 Placement Based Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.</div><div class="line">Phase 11 Placement Based Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 12 Rewire</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.</div><div class="line">Phase 12 Rewire | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 13 Critical Cell Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.</div><div class="line">Phase 13 Critical Cell Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 14 DSP Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.</div><div class="line">Phase 14 DSP Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 15 BRAM Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.</div><div class="line">Phase 15 BRAM Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 16 Shift Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.</div><div class="line">Phase 16 Shift Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 17 DSP Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.</div><div class="line">Phase 17 DSP Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 18 BRAM Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.</div><div class="line">Phase 18 BRAM Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 19 Shift Register Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.</div><div class="line">Phase 19 Shift Register Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 20 Critical Pin Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.</div><div class="line">Phase 20 Critical Pin Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 21 Very High Fanout Optimization</div><div class="line">INFO: [Physopt 32-64] No nets found for fanout-optimization.</div><div class="line">Phase 21 Very High Fanout Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 22 Placement Based Optimization</div><div class="line">INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.</div><div class="line">Phase 22 Placement Based Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 23 Critical Path Optimization</div><div class="line">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.482 | TNS=0.000 |</div><div class="line">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.482 | TNS=0.000 |</div><div class="line">Phase 23 Critical Path Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line"></div><div class="line">Phase 24 BRAM Enable Optimization</div><div class="line">Phase 24 BRAM Enable Optimization | Checksum: 174d9c38e</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line">Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5550</div><div class="line">INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.482 | TNS=0.000 |</div><div class="line"></div><div class="line">Summary of Physical Synthesis Optimizations</div><div class="line">============================================</div><div class="line"></div><div class="line"></div><div class="line">-----------------------------------------------------------------------------------------------------------------------------------------------------------------</div><div class="line">|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |</div><div class="line">-----------------------------------------------------------------------------------------------------------------------------------------------------------------</div><div class="line">|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |</div><div class="line">|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |</div><div class="line">|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |</div><div class="line">-----------------------------------------------------------------------------------------------------------------------------------------------------------------</div><div class="line"></div><div class="line"></div><div class="line">Ending Physical Synthesis Task | Checksum: 13321d6e6</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 40 ; free virtual = 5551</div><div class="line">INFO: [Common 17-83] Releasing license: Implementation</div><div class="line">72 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.</div><div class="line">phys_opt_design completed successfully</div><div class="line">Writing placer database...</div><div class="line">Writing XDEF routing.</div><div class="line">Writing XDEF routing logical nets.</div><div class="line">Writing XDEF routing special nets.</div><div class="line">Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1803.602 ; gain = 0.000 ; free physical = 36 ; free virtual = 5551</div><div class="line">INFO: [Common 17-1381] The checkpoint &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_physopt.dcp&apos; has been generated.</div><div class="line">Command: route_design -directive Explore</div><div class="line">Attempting to get a license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Common 17-349] Got license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">Running DRC as a precondition to command route_design</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</div><div class="line">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</div><div class="line"></div><div class="line"></div><div class="line">Starting Routing Task</div><div class="line">INFO: [Route 35-270] Using Router directive &apos;Explore&apos;.</div><div class="line">INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs</div><div class="line">Checksum: PlaceDB: 68a7e6a5 ConstDB: 0 ShapeSum: 7a2e4ba2 RouteDB: 0</div><div class="line"></div><div class="line">Phase 1 Build RT Design</div><div class="line">Phase 1 Build RT Design | Checksum: 2eaa0b8b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.594 ; gain = 51.992 ; free physical = 32 ; free virtual = 5482</div><div class="line"></div><div class="line">Phase 2 Router Initialization</div><div class="line"></div><div class="line">Phase 2.1 Create Timer</div><div class="line">Phase 2.1 Create Timer | Checksum: 2eaa0b8b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.594 ; gain = 51.992 ; free physical = 31 ; free virtual = 5481</div><div class="line"></div><div class="line">Phase 2.2 Fix Topology Constraints</div><div class="line">Phase 2.2 Fix Topology Constraints | Checksum: 2eaa0b8b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.594 ; gain = 51.992 ; free physical = 29 ; free virtual = 5471</div><div class="line"></div><div class="line">Phase 2.3 Pre Route Cleanup</div><div class="line">Phase 2.3 Pre Route Cleanup | Checksum: 2eaa0b8b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.594 ; gain = 51.992 ; free physical = 29 ; free virtual = 5471</div><div class="line"> Number of Nodes with overlaps = 0</div><div class="line"></div><div class="line">Phase 2.4 Update Timing</div><div class="line">Phase 2.4 Update Timing | Checksum: 17efb36fd</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5460</div><div class="line">INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.449  | TNS=0.000  | WHS=-0.398 | THS=-38.996|</div><div class="line"></div><div class="line">Phase 2 Router Initialization | Checksum: cc3c169a</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5460</div><div class="line"></div><div class="line">Phase 3 Initial Routing</div><div class="line">Phase 3 Initial Routing | Checksum: 23078e6b0</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5460</div><div class="line"></div><div class="line">Phase 4 Rip-up And Reroute</div><div class="line"></div><div class="line">Phase 4.1 Global Iteration 0</div><div class="line"> Number of Nodes with overlaps = 222</div><div class="line"> Number of Nodes with overlaps = 43</div><div class="line"> Number of Nodes with overlaps = 20</div><div class="line"> Number of Nodes with overlaps = 10</div><div class="line"> Number of Nodes with overlaps = 6</div><div class="line"> Number of Nodes with overlaps = 4</div><div class="line"> Number of Nodes with overlaps = 3</div><div class="line"> Number of Nodes with overlaps = 3</div><div class="line"> Number of Nodes with overlaps = 0</div><div class="line"></div><div class="line">Phase 4.1.1 Update Timing</div><div class="line">Phase 4.1.1 Update Timing | Checksum: 12946e6b4</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |</div><div class="line"></div><div class="line">Phase 4.1 Global Iteration 0 | Checksum: 10d3c6282</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">Phase 4 Rip-up And Reroute | Checksum: 10d3c6282</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 5 Delay and Skew Optimization</div><div class="line"></div><div class="line">Phase 5.1 Delay CleanUp</div><div class="line"></div><div class="line">Phase 5.1.1 Update Timing</div><div class="line">Phase 5.1.1 Update Timing | Checksum: 10f56db3b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |</div><div class="line"></div><div class="line">Phase 5.1 Delay CleanUp | Checksum: 10f56db3b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 5.2 Clock Skew Optimization</div><div class="line">Phase 5.2 Clock Skew Optimization | Checksum: 10f56db3b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">Phase 5 Delay and Skew Optimization | Checksum: 10f56db3b</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 6 Post Hold Fix</div><div class="line"></div><div class="line">Phase 6.1 Hold Fix Iter</div><div class="line"></div><div class="line">Phase 6.1.1 Update Timing</div><div class="line">Phase 6.1.1 Update Timing | Checksum: 125771317</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.266  | TNS=0.000  | WHS=0.036  | THS=0.000  |</div><div class="line"></div><div class="line">Phase 6.1 Hold Fix Iter | Checksum: c8eba7e8</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">Phase 6 Post Hold Fix | Checksum: c8eba7e8</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 7 Timing Verification</div><div class="line"></div><div class="line">Phase 7.1 Update Timing</div><div class="line">Phase 7.1 Update Timing | Checksum: 142e4fe09</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line">INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |</div><div class="line"></div><div class="line">Phase 7 Timing Verification | Checksum: 142e4fe09</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 8 Route finalize</div><div class="line"></div><div class="line">Router Utilization Summary</div><div class="line">  Global Vertical Routing Utilization    = 0.956081 %</div><div class="line">  Global Horizontal Routing Utilization  = 1.22863 %</div><div class="line">  Routable Net Status*</div><div class="line">  *Does not include unroutable nets such as driverless and loadless.</div><div class="line">  Run report_route_status for detailed report.</div><div class="line">  Number of Failed Nets               = 0</div><div class="line">  Number of Unrouted Nets             = 0</div><div class="line">  Number of Partially Routed Nets     = 0</div><div class="line">  Number of Node Overlaps             = 0</div><div class="line"></div><div class="line">Phase 8 Route finalize | Checksum: 142e4fe09</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 35 ; free virtual = 5459</div><div class="line"></div><div class="line">Phase 9 Verifying routed nets</div><div class="line"></div><div class="line"> Verification completed successfully</div><div class="line">Phase 9 Verifying routed nets | Checksum: 142e4fe09</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 34 ; free virtual = 5458</div><div class="line"></div><div class="line">Phase 10 Depositing Routes</div><div class="line">Phase 10 Depositing Routes | Checksum: 164c9acc9</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 34 ; free virtual = 5458</div><div class="line"></div><div class="line">Phase 11 Post Router Timing</div><div class="line">INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.269  | TNS=0.000  | WHS=0.037  | THS=0.000  |</div><div class="line"></div><div class="line">INFO: [Route 35-61] The design met the timing requirement.</div><div class="line">Phase 11 Post Router Timing | Checksum: efab7c69</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 34 ; free virtual = 5458</div><div class="line">INFO: [Route 35-16] Router Completed Successfully</div><div class="line"></div><div class="line">Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 34 ; free virtual = 5458</div><div class="line"></div><div class="line">Routing Is Done.</div><div class="line">INFO: [Common 17-83] Releasing license: Implementation</div><div class="line">88 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.</div><div class="line">route_design completed successfully</div><div class="line">route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.594 ; gain = 55.992 ; free physical = 32 ; free virtual = 5457</div><div class="line">Writing placer database...</div><div class="line">Writing XDEF routing.</div><div class="line">Writing XDEF routing logical nets.</div><div class="line">Writing XDEF routing special nets.</div><div class="line">Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1865.648 ; gain = 0.000 ; free physical = 37 ; free virtual = 5457</div><div class="line">INFO: [Common 17-1381] The checkpoint &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_routed.dcp&apos; has been generated.</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Coretcl 2-168] The results of DRC are in file /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_drc_routed.rpt.</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line">INFO: [DRC 23-133] Running Methodology with 4 threads</div><div class="line">INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line">INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.</div><div class="line">INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints.</div><div class="line">Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx</div><div class="line">INFO: [Power 33-23] Power model is not available for dna_0</div><div class="line">Running Vector-less Activity Propagation...</div><div class="line"></div><div class="line">Finished Running Vector-less Activity Propagation</div><div class="line">99 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.</div><div class="line">report_power completed successfully</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:08:43 2017...</div><div class="line">[Fri Feb 17 18:08:45 2017] impl_1 finished</div><div class="line">wait_on_run: Time (s): cpu = 00:00:46 ; elapsed = 00:01:37 . Memory (MB): peak = 1079.070 ; gain = 8.000 ; free physical = 957 ; free virtual = 6333</div><div class="line"># open_run [get_runs impl_1]</div><div class="line">INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement</div><div class="line">INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds</div><div class="line">INFO: [Project 1-479] Netlist was created with Vivado 2016.4</div><div class="line">INFO: [Device 21-403] Loading part xc7z010clg400-1</div><div class="line">INFO: [Project 1-570] Preparing netlist for logic optimization</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper_early.xdc]</div><div class="line">INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc:57]</div><div class="line">INFO: [Timing 38-2] Deriving generated clocks [/home/ubuntu1604/Downloads/koheron-sdk/tmp/adc_dac.srcs/sources_1/bd/system/ip/system_pll_0/system_pll_0.xdc:57]</div><div class="line">get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.906 ; gain = 471.508 ; free physical = 358 ; free virtual = 5740</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper_early.xdc]</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper.xdc]</div><div class="line">WARNING: [Vivado 12-627] No clocks matched &apos;clk_out6_system_pll_0&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/clocks.xdc:6]</div><div class="line">INFO: [Vivado 12-626] No clocks found. Please use &apos;create_clock&apos; or &apos;create_generated_clock&apos; command to create clocks. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/clocks.xdc:6]</div><div class="line">CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for &apos;-to [get_clocks clk_out6_system_pll_0]&apos;. [/home/ubuntu1604/Downloads/koheron-sdk/boards/red-pitaya/config/clocks.xdc:6]</div><div class="line">Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper.xdc]</div><div class="line">Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper_late.xdc]</div><div class="line">Finished Parsing XDC File [/home/ubuntu1604/Downloads/koheron-sdk/.Xil/Vivado-19198-ubuntu1604-virtual-machine/dcp/system_wrapper_late.xdc]</div><div class="line">Reading XDEF placement.</div><div class="line">Reading placer database...</div><div class="line">Reading XDEF routing.</div><div class="line">Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1775.906 ; gain = 4.000 ; free physical = 352 ; free virtual = 5735</div><div class="line">Restored from archive | CPU: 0.200000 secs | Memory: 2.382957 MB |</div><div class="line">Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1775.906 ; gain = 4.000 ; free physical = 352 ; free virtual = 5735</div><div class="line">INFO: [Project 1-111] Unisim Transformation Summary:</div><div class="line">No Unisim elements were transformed.</div><div class="line"></div><div class="line">open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.906 ; gain = 696.836 ; free physical = 357 ; free virtual = 5735</div><div class="line"># set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]</div><div class="line"># set_property BITSTREAM.GENERAL.XADCENHANCEDLINEARITY On [current_design]</div><div class="line"># write_bitstream -force -file tmp/$instrument_name.bit</div><div class="line">Command: write_bitstream -force -file tmp/adc_dac.bit</div><div class="line">Attempting to get a license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">INFO: [Common 17-349] Got license for feature &apos;Implementation&apos; and/or device &apos;xc7z010&apos;</div><div class="line">Running DRC as a precondition to command write_bitstream</div><div class="line">INFO: [DRC 23-27] Running DRC with 4 threads</div><div class="line">INFO: [Vivado 12-3199] DRC finished with 0 Errors</div><div class="line">INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.</div><div class="line">Loading data files...</div><div class="line">Loading site data...</div><div class="line">Loading route data...</div><div class="line">Processing options...</div><div class="line">Creating bitmap...</div><div class="line">Creating bitstream...</div><div class="line">Bitstream compression saved 10830816 bits.</div><div class="line">Writing bitstream tmp/adc_dac.bit...</div><div class="line">INFO: [Vivado 12-1842] Bitgen Completed Successfully.</div><div class="line">INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.</div><div class="line">INFO: [Common 17-186] &apos;/home/ubuntu1604/Downloads/koheron-sdk/tmp/usage_statistics_webtalk.xml&apos; has been successfully sent to Xilinx on Fri Feb 17 18:09:11 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.</div><div class="line">INFO: [Common 17-83] Releasing license: Implementation</div><div class="line">8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.</div><div class="line">write_bitstream completed successfully</div><div class="line">write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2166.336 ; gain = 390.430 ; free physical = 63 ; free virtual = 5378</div><div class="line"># close_project</div><div class="line">INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 18:09:12 2017...</div><div class="line">[tmp/adc_dac.bit] OK</div></pre></td></tr></table></figure>
<h1 id="生成上传文件包"><a href="#生成上传文件包" class="headerlink" title="生成上传文件包"></a>生成上传文件包</h1><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div></pre></td><td class="code"><pre><div class="line">python scripts/make.py --start_sh instruments/adc_dac</div><div class="line">[tmp/adc_dac.start.sh] OK</div><div class="line">python scripts/make.py --live_zip instruments/adc_dac 0.13.1 https://s3.eu-central-1.amazonaws.com/koheron-sdk</div><div class="line">[tmp/adc_dac.live] OK</div><div class="line">zip --junk-paths tmp/adc_dac-d2deb66.zip tmp/adc_dac.bit tmp/adc_dac.live tmp/adc_dac.server.build/kserverd tmp/adc_dac.start.sh tmp/adc_dac.live/*</div><div class="line">  adding: adc_dac.bit (deflated 92%)</div><div class="line">  adding: kserverd (deflated 61%)</div><div class="line">  adding: adc_dac.start.sh (deflated 46%)</div><div class="line">  adding: default.js (deflated 72%)</div><div class="line">  adding: index.html (deflated 63%)</div><div class="line">[tmp/adc_dac-d2deb66.zip] OK</div></pre></td></tr></table></figure>
<h1 id="退出"><a href="#退出" class="headerlink" title="退出"></a>退出</h1><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div></pre></td><td class="code"><pre><div class="line">root@ubuntu1604-virtual-machine:/home/ubuntu1604/Downloads/koheron-sdk#</div></pre></td></tr></table></figure>
<p>##<br>Koheron SDK相关介绍，开发流程，教程请参加相关博文。</p>
<h1 id="相关文章"><a href="#相关文章" class="headerlink" title="相关文章"></a>相关文章</h1><h2 id="1-Koheron-SDK系列教程-点击此处"><a href="#1-Koheron-SDK系列教程-点击此处" class="headerlink" title="1. Koheron SDK系列教程 点击此处"></a>1. Koheron SDK系列教程 <a href="http://blog.fpgaplayer.com/categories/%E6%95%99%E7%A8%8B/Koheron-SDK/" target="_blank" rel="external">点击此处</a></h2><h2 id=""><a href="#" class="headerlink" title=""></a>
<div id="MySignature" style="display: block;">

<p id="PSignature" style="border-top: #e0e0e0 1px dashed; border-right: #e0e0e0 1px dashed; border-bottom: #e0e0e0 1px dashed; border-left: #e0e0e0 1px dashed;            padding-top: 10px;padding-right: 10px;padding-bottom: 10px;padding-left: 110px;            background: url(https://i.creativecommons.org/l/by/4.0/88x31.png) #e5f1f4 no-repeat 1% 50%;            font-family: 微软雅黑; font-size:11px;">  
<br><strong>作者：FPGAPlayer</strong>
<br><strong>出处：</strong><a rel="" href="http://fpgaplayer.com">http://FPGAPlayer.com </a>   
<br><strong>本文采用：</strong><a rel="external" href="http://creativecommons.org/licenses/by/4.0/" target="_blank">知识共享署名 4.0 国际许可协议</a><strong>进行许可</strong>
<br><strong>欢迎转载，但未经原作者同意必须保留此段声明，且在文章页面明显位置给出原文连接。</strong>
</p>
</div>
</h2>
<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
<meta name="ProgId" content="Word.Document">
<meta name="Generator" content="Microsoft Word 15">
<meta name="Originator" content="Microsoft Word 15">
<link rel="File-List" href="/misc/filelist.xml">
<link rel="themeData" href="/misc/themedata.thmx">
<link rel="colorSchemeMapping" href="/misc/colorschememapping.xml">
</head>
<body lang="ZH-CN" style="tab-interval:21.0pt;text-justify-trim:punctuation">
<div class="WordSection1" style="layout-grid:15.6pt">
<p class="MsoNormal" align="center" style="text-align:center"><span lang="EN-US" style="color:red">FPGAPlayer.com</span><span style="color:red">是一个非牟利的网站，网站的运营<span lang="EN-US">/</span>管理<span lang="EN-US">/</span>维护费用其实<span class="GramE"><b style="mso-bidi-font-weight:normal"><u>很低很低</u></b></span>的！<span lang="EN-US"><o:p></o:p></span></span></p>
<p class="MsoNormal" align="center" style="text-align:center"><span style="color:red">但是博<span class="GramE">主坚持</span>原创分享的</span><b style="mso-bidi-font-weight:normal"><u><span style="font-size:12.0pt;
mso-bidi-font-size:11.0pt;color:red"> 心 </span></u></b><span style="color:red">需要广大“玩家”的支持和鼓励！<span lang="EN-US"><o:p></o:p></span></span></p>
<p class="MsoNormal" align="center" style="text-align:center"><span style="color:red">码字不易，点击</span><b style="mso-bidi-font-weight:normal"><u><span style="font-size:12.0pt;mso-bidi-font-size:11.0pt;color:red">“赏”</span></u></b><span style="color:red">，<span class="GramE">请博主喝</span>杯咖啡吧！<span lang="EN-US"><o:p></o:p></span></span></p>
</div>
</body>
</html>



      
    </div>

    <div>
      
        

      
    </div>

    <div>
      
        
  <div style="padding: 10px 0; margin: 20px auto; width: 90%; text-align: center;">
    <div></div>
    <button id="rewardButton" disable="enable" onclick="var qr = document.getElementById('QR'); if (qr.style.display === 'none') {qr.style.display='block';} else {qr.style.display='none'}">
      <span>赏</span>
    </button>
    <div id="QR" style="display: none;">
      
        <div id="wechat" style="display: inline-block">
          <img id="wechat_qr" src="https://raw.githubusercontent.com/hwpro2017/hwpro2017.github.io/master/path/to/wechat-reward-image.png" alt="FPGA玩家 WeChat Pay"/>
          <p>微信打赏</p>
        </div>
      
      
        <div id="alipay" style="display: inline-block">
          <img id="alipay_qr" src="https://raw.githubusercontent.com/hwpro2017/hwpro2017.github.io/master/path/to/alipay-reward-image.png" alt="FPGA玩家 Alipay"/>
          <p>支付宝打赏</p>
        </div>
      
    </div>
  </div>


      
    </div>


    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/ZYNQ/" rel="tag"># ZYNQ</a>
          
            <a href="/tags/Koheron-SDK/" rel="tag"># Koheron SDK</a>
          
        </div>
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2017/02/18/koheronsdk-base1/" rel="next" title="Koheron SDK使用指南之开发环境搭建">
                <i class="fa fa-chevron-left"></i> Koheron SDK使用指南之开发环境搭建
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2017/02/18/koheronsdk-base0/" rel="prev" title="Koheron SDK使用指南之框架介绍">
                Koheron SDK使用指南之框架介绍 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </article>



    <div class="post-spread">
      
        <!-- JiaThis Button BEGIN -->
<div class="jiathis_style_32x32">
<a class="jiathis_button_weixin"></a>
<a class="jiathis_button_email"></a>
<a class="jiathis_button_evernote"></a>
<a class="jiathis_button_ydnote"></a>
<a class="jiathis_button_cqq"></a>
<a class="jiathis_button_copy"></a>
<a href="http://www.jiathis.com/share" class="jiathis jiathis_txt jiathis_separator jtico jtico_jiathis" target="_blank"></a>
<a class="jiathis_counter_style"></a>
</div>
<script type="text/javascript" >
var jiathis_config={
	summary:"",
	shortUrl:false,
	hideMore:false
}
</script>
<script type="text/javascript" src="http://v3.jiathis.com/code/jia.js" charset="utf-8"></script>
<!-- JiaThis Button END -->

      
    </div>
  </div>

          
          </div>
          

  <p>热评文章</p>
  <div class="ds-top-threads" data-range="weekly" data-num-items="4"></div>


          
  <div class="comments" id="comments">
    
      <div class="ds-thread" data-thread-key="2017/02/18/koheronsdk-base3/"
           data-title="Koheron SDK使用指南之项目编译log" data-url="http://fpgaplayer.com/2017/02/18/koheronsdk-base3/">
      </div>
    
  </div>


        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap" >
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
          <img class="site-author-image" itemprop="image"
               src="/images/avatar.png"
               alt="FPGA玩家" />
          <p class="site-author-name" itemprop="name">FPGA玩家</p>
          <p class="site-description motion-element" itemprop="description">软件靠硬件改变世界！</p>
        </div>
        <nav class="site-state motion-element">
        
          
            <div class="site-state-item site-state-posts">
              <a href="/archives">
                <span class="site-state-item-count">19</span>
                <span class="site-state-item-name">日志</span>
              </a>
            </div>
          

          
            <div class="site-state-item site-state-categories">
              <a href="/categories">
                <span class="site-state-item-count">5</span>
                <span class="site-state-item-name">分类</span>
              </a>
            </div>
          

          
            <div class="site-state-item site-state-tags">
              <a href="/tags">
                <span class="site-state-item-count">9</span>
                <span class="site-state-item-name">标签</span>
              </a>
            </div>
          

        </nav>

        

        <div class="links-of-author motion-element">
          
            
              <span class="links-of-author-item">
                <a href="mailto:hwpro2017@163.com" target="_blank" title="Email">
                  
                    <i class="fa fa-fw fa-globe"></i>
                  
                  Email
                </a>
              </span>
            
              <span class="links-of-author-item">
                <a href="http://weibo.com/6122859050" target="_blank" title="微博">
                  
                    <i class="fa fa-fw fa-globe"></i>
                  
                  微博
                </a>
              </span>
            
          
        </div>

        
        

        
        
          <div class="links-of-blogroll motion-element links-of-blogroll-block">
            <div class="links-of-blogroll-title">
              <i class="fa  fa-fw fa-globe"></i>
              Links
            </div>
            <ul class="links-of-blogroll-list">
              
                <li class="links-of-blogroll-item">
                  <a href="http://fpgaplayer.com/" title="FPGAPlayer网站" target="_blank">FPGAPlayer网站</a>
                </li>
              
                <li class="links-of-blogroll-item">
                  <a href="mailto:hwpro2017@163.com" title="交换友情链接请联系" target="_blank">交换友情链接请联系</a>
                </li>
              
                <li class="links-of-blogroll-item">
                  <a href="mailto:hwpro2017@163.com" title="咨询与合作" target="_blank">咨询与合作</a>
                </li>
              
            </ul>
          </div>
        

        


      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#进入Koheron-SDK"><span class="nav-number">1.</span> <span class="nav-text">进入Koheron SDK</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#SOURCE-配置文件"><span class="nav-number">2.</span> <span class="nav-text">SOURCE 配置文件</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#编译工程ADC-DCA"><span class="nav-number">3.</span> <span class="nav-text">编译工程ADC_DCA</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#获取Koheron-Server"><span class="nav-number">3.1.</span> <span class="nav-text">获取Koheron-Server</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动PYTHON"><span class="nav-number">3.2.</span> <span class="nav-text">启动PYTHON</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动Vivado编译IP-axi-cfg-register-v1-0"><span class="nav-number">3.3.</span> <span class="nav-text">启动Vivado编译IP axi_cfg_register_v1_0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动Vivado编译IP-axi-sts-register-v1-0"><span class="nav-number">3.4.</span> <span class="nav-text">启动Vivado编译IP  axi_sts_register_v1_0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动Vivado编译IP-dna-reader-v1-0"><span class="nav-number">3.5.</span> <span class="nav-text">启动Vivado编译IP dna_reader_v1_0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动Vivado编译IP-redp-dac-v1-0"><span class="nav-number">3.6.</span> <span class="nav-text">启动Vivado编译IP redp_dac_v1_0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#启动Vivado编译IP-redp-adc-v1-0"><span class="nav-number">3.7.</span> <span class="nav-text">启动Vivado编译IP redp_adc_v1_0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#搭建Vivado整体工程"><span class="nav-number">3.8.</span> <span class="nav-text">搭建Vivado整体工程</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#编译工程文件-综合-实现-生成bit"><span class="nav-number">3.9.</span> <span class="nav-text">编译工程文件-综合-实现-生成bit</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#生成上传文件包"><span class="nav-number">4.</span> <span class="nav-text">生成上传文件包</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#退出"><span class="nav-number">5.</span> <span class="nav-text">退出</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#相关文章"><span class="nav-number">6.</span> <span class="nav-text">相关文章</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-Koheron-SDK系列教程-点击此处"><span class="nav-number">6.1.</span> <span class="nav-text">1. Koheron SDK系列教程 点击此处</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#"><span class="nav-number">6.2.</span> <span class="nav-text">


  
作者：FPGAPlayer
出处：http://FPGAPlayer.com    
本文采用：知识共享署名 4.0 国际许可协议进行许可
欢迎转载，但未经原作者同意必须保留此段声明，且在文章页面明显位置给出原文连接。


</span></a></li></ol></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright" >
  
  &copy;  2015 - 
  <span itemprop="copyrightYear">2017</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">FPGA玩家</span>
</div>



        

<div class="busuanzi-count">

  <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

  
    <span class="site-uv"><i class="fa fa-user"></i>访客<span class="busuanzi-value" id="busuanzi_value_site_uv"></span>人</span>
  

  
    <span class="site-pv"><i class="fa fa-eye"></i>共<span class="busuanzi-value" id="busuanzi_value_site_pv"></span>次</span>
  
  
</div>



        
      </div>
    </footer>

    <div class="back-to-top">
      <i class="fa fa-arrow-up"></i>
    </div>
  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  




  
  <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>

  
  <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>

  
  <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.0"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.0"></script>



  
  

  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.0"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.0"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.0"></script>



  

  
    
  

  <script type="text/javascript">
    var duoshuoQuery = {short_name:"fpgaplayer"};
    (function() {
      var ds = document.createElement('script');
      ds.type = 'text/javascript';ds.async = true;
      ds.id = 'duoshuo-script';
      ds.src = (document.location.protocol == 'https:' ? 'https:' : 'http:') + '//static.duoshuo.com/embed.js';
      ds.charset = 'UTF-8';
      (document.getElementsByTagName('head')[0]
      || document.getElementsByTagName('body')[0]).appendChild(ds);
    })();
  </script>

  
    
      
      <script src="/lib/ua-parser-js/dist/ua-parser.min.js?v=0.7.9"></script>
      <script src="/js/src/hook-duoshuo.js?v=5.1.0"></script>
    
    
    <script src="/lib/ua-parser-js/dist/ua-parser.min.js?v=0.7.9"></script>
    <script src="/js/src/hook-duoshuo.js"></script>
  












  
  

  

  

  
<script>
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';        
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>


  


</body>
</html>
