* Z:\mnt\design.r\spice\examples\4229.asc
XU1 IN N002 N001 IN N001 N015 0 N015 N015 N016 0 N010 N013 0 0 N014 N012 N011 N009 N007 OUT N005 N004 N008 LTC4229
R1 N001 N010 21.5K
R2 N010 N013 1.1K
R3 N013 0 2K
C1 N015 0 .1µ
M§Q1 N001 N008 IN IN SiR818DP
M§Q2 N002 N003 OUT OUT SiR818DP
R4 N002 N001 2.5m
V1 IN 0 PWL(0 0 .1m 12 200m 12 +100u 12 +100n 0 +100u 0 +100n 12)
C2 IN N004 .1µ
R5 N003 N005 10
R6 N006 N005 1K
C3 N006 0 10n
R7 OUT N007 15K
R8 N007 0 2K
C4 OUT 0 680µ Rser=50m
R9 N001 N009 100K
R10 N001 N011 100K
R11 N001 N012 100K
R12 N001 N014 100K
C5 N016 0 .1µ
Rload OUT 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 200.5m 200m
* LTC4229 protects from Input Brownout
.lib LTC4229.sub
.backanno
.end
