
- author: Arka Maity
- email: arka.maity@starfivetch.com
- date: 2022-10-17

forked from https://github.com/ucb-bar/ccbench

# Objective
1. Access Latencies
2. Memory BW
3. Memory BW multicore
4. Cache 2 cache transfer latencies
