Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jan 13 17:13:56 2022
| Host         : DESKTOP-M0FE9RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.031    -9186.154                   6752                38492       -2.244     -102.724                    228                38269       -0.455       -6.404                      15                 19238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 2.500}        5.000           200.000         
clk_fpga_1                                                                                  {0.000 5.000}        10.000          100.000         
  I                                                                                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O                                                                  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out                                                                            {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/dvi2rgb_1/U0/RefClk                                                              {0.000 2.500}        5.000           200.000         
hdmi_in_clk_p                                                                               {0.000 3.030}        6.060           165.017         
  CLKFBIN                                                                                   {0.000 3.030}        6.060           165.017         
  CLK_OUT_5x_hdmi_clk                                                                       {0.000 0.606}        1.212           825.083         
    dvi2rgb_0_PixelClk                                                                      {0.000 2.424}        6.060           165.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                       -6.031    -7535.184                   5515                25750       -0.169       -2.800                     56                25750        0.000        0.000                       0                 12926  
clk_fpga_1                                                                                                                                                                                                                                    3.000        0.000                       0                     2  
  I                                                                                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O                                                                        0.858        0.000                      0                 4842       -0.105       -0.105                      1                 4842        3.020        0.000                       0                  2653  
  mmcm_fbclk_out                                                                                                                                                                                                                              8.751        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.668        0.000                      0                  938        0.103        0.000                      0                  938       15.250        0.000                       0                   492  
design_1_i/dvi2rgb_1/U0/RefClk                                                                   -0.015       -0.060                      4                  349        0.122        0.000                      0                  349        0.264        0.000                       0                   164  
hdmi_in_clk_p                                                                                                                                                                                                                                 1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                                                                     4.811        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                                                                        -0.455       -6.404                      15                    15  
    dvi2rgb_0_PixelClk                                                                           -4.607    -1174.770                   1052                 5986        0.021        0.000                      0                 5986        1.174        0.000                       0                  2970  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O          clk_fpga_0                           -3.420      -12.446                     14                  100        0.519        0.000                      0                   56  
design_1_i/dvi2rgb_1/U0/RefClk  clk_fpga_0                            3.633        0.000                      0                    2       -0.092       -0.092                      1                    2  
dvi2rgb_0_PixelClk              clk_fpga_0                            4.350        0.000                      0                   44                                                                        
clk_fpga_0                      axi_dynclk_0_PXL_CLK_O               -0.511       -5.277                     11                  246       -2.244      -86.201                    140                  171  
clk_fpga_0                      dvi2rgb_0_PixelClk                   -3.817     -458.418                    156                  220       -1.115      -13.526                     30                  156  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.515        0.000                      0                  204        0.317        0.000                      0                  204  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.199        0.000                      0                  100        0.303        0.000                      0                  100  
**async_default**                                                                           design_1_i/dvi2rgb_1/U0/RefClk                                                              design_1_i/dvi2rgb_1/U0/RefClk                                                                    3.174        0.000                      0                    3        0.433        0.000                      0                    3  
**async_default**                                                                           dvi2rgb_0_PixelClk                                                                          dvi2rgb_0_PixelClk                                                                                1.958        0.000                      0                    3        0.539        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5515  Failing Endpoints,  Worst Slack       -6.031ns,  Total Violation    -7535.184ns
Hold  :           56  Failing Endpoints,  Worst Slack       -0.169ns,  Total Violation       -2.800ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.201ns (20.778%)  route 8.392ns (79.222%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          3.239    13.707    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.521     7.700    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205     7.676    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.201ns (20.778%)  route 8.392ns (79.222%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          3.239    13.707    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.521     7.700    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205     7.676    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.201ns (20.778%)  route 8.392ns (79.222%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          3.239    13.707    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.521     7.700    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205     7.676    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.201ns (20.778%)  route 8.392ns (79.222%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          3.239    13.707    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.521     7.700    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205     7.676    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 2.201ns (21.658%)  route 7.962ns (78.342%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.809    13.277    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.520     7.699    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/C
                         clock pessimism              0.264     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.675    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 2.201ns (21.658%)  route 7.962ns (78.342%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.809    13.277    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.520     7.699    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]/C
                         clock pessimism              0.264     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.675    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[59]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 2.201ns (21.658%)  route 7.962ns (78.342%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.809    13.277    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.520     7.699    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.264     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.675    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 2.201ns (21.658%)  route 7.962ns (78.342%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.809    13.277    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.520     7.699    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y57         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/C
                         clock pessimism              0.264     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.675    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.444ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.001ns  (logic 2.201ns (22.008%)  route 7.800ns (77.992%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 7.695 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.648    13.115    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y64         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.516     7.695    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y64         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.264     7.959    
                         clock uncertainty           -0.083     7.876    
    SLICE_X27Y64         FDRE (Setup_fdre_C_CE)      -0.205     7.671    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                 -5.444    

Slack (VIOLATED) :        -5.444ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.001ns  (logic 2.201ns (22.008%)  route 7.800ns (77.992%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 7.695 - 5.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           2.003     6.394    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.116     6.510 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.428     7.938    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y79         LUT4 (Prop_lut4_I1_O)        0.357     8.295 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     9.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.327     9.440 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.903    10.344    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.468 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          2.648    13.115    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y64         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.516     7.695    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y64         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/C
                         clock pessimism              0.264     7.959    
                         clock uncertainty           -0.083     7.876    
    SLICE_X27Y64         FDRE (Setup_fdre_C_CE)      -0.205     7.671    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                 -5.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.464%)  route 0.117ns (38.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.584     0.920    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X85Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[87]/Q
                         net (fo=1, routed)           0.117     1.177    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[87]
    SLICE_X86Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.222 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.222    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[15]
    SLICE_X86Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.940     1.306    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X86Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[15]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.120     1.391    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.161ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.301%)  route 0.119ns (45.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.584     0.920    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X83Y98         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[32]/Q
                         net (fo=1, routed)           0.119     1.179    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/acc_data_reg[95][32]
    SLICE_X83Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.939     1.305    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X83Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[32]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.070     1.340    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.154ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.189%)  route 0.171ns (54.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.171     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.376    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.441%)  route 0.199ns (58.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.199     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.070%)  route 0.177ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.177     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.223%)  route 0.171ns (54.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.584     0.920    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X87Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[2]/Q
                         net (fo=1, routed)           0.171     1.231    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/acc_data_reg[95][2]
    SLICE_X88Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.940     1.306    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X88Y100        FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.070     1.341    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.541%)  route 0.175ns (48.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.175     1.208    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X42Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.253 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.911     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.224     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.179%)  route 0.402ns (65.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.584     0.920    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X86Y99         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/Q
                         net (fo=2, routed)           0.113     1.197    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[10]
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.242 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[10]_INST_0/O
                         net (fo=1, routed)           0.289     1.531    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.003     1.369    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.035     1.334    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.630    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.780%)  route 0.439ns (70.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.584     0.920    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X88Y97         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/Q
                         net (fo=2, routed)           0.065     1.126    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[29]
    SLICE_X89Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.171 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[5]_INST_0/O
                         net (fo=1, routed)           0.374     1.544    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.003     1.369    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.035     1.334    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.630    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                 -0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.000       0.001      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y6      design_1_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y6      design_1_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y20     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y20     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X5Y24     design_1_i/ila_3/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X5Y24     design_1_i/ila_3/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X5Y25     design_1_i/ila_3/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X5Y25     design_1_i/ila_3/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X3Y16     design_1_i/ila_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.500       0.001      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y85     design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.500       0.001      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X92Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y124    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y123    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y142    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y141    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y148    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y147    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y146    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y145    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X1Y9       design_1_i/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X1Y9        design_1_i/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.105ns,  Total Violation       -0.105ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 0.779ns (8.656%)  route 8.221ns (91.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.221    15.179    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X83Y128        LUT3 (Prop_lut3_I1_O)        0.301    15.480 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1/O
                         net (fo=1, routed)           0.000    15.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.032    16.338    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 0.779ns (8.658%)  route 8.219ns (91.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.219    15.177    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X83Y128        LUT2 (Prop_lut2_I0_O)        0.301    15.478 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][10]_i_1/O
                         net (fo=1, routed)           0.000    15.478    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.031    16.337    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]
  -------------------------------------------------------------------
                         required time                         16.337    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.809ns (8.961%)  route 8.219ns (91.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.219    15.177    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X83Y128        LUT2 (Prop_lut2_I0_O)        0.331    15.508 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1/O
                         net (fo=1, routed)           0.000    15.508    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9]
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.075    16.381    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.805ns (8.919%)  route 8.221ns (91.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.221    15.179    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X83Y128        LUT3 (Prop_lut3_I1_O)        0.327    15.506 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/O
                         net (fo=1, routed)           0.000    15.506    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X83Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.075    16.381    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 0.779ns (8.790%)  route 8.083ns (91.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 15.797 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.083    15.041    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X87Y127        LUT2 (Prop_lut2_I0_O)        0.301    15.342 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1/O
                         net (fo=1, routed)           0.000    15.342    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]
    SLICE_X87Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.887    15.797    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X87Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/C
                         clock pessimism              0.570    16.367    
                         clock uncertainty           -0.066    16.301    
    SLICE_X87Y127        FDRE (Setup_fdre_C_D)        0.031    16.332    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]
  -------------------------------------------------------------------
                         required time                         16.332    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 0.779ns (8.796%)  route 8.077ns (91.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.077    15.035    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X84Y128        LUT3 (Prop_lut3_I1_O)        0.301    15.336 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][10]_i_1/O
                         net (fo=1, routed)           0.000    15.336    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10]
    SLICE_X84Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X84Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)        0.029    16.335    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.807ns (9.083%)  route 8.077ns (90.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 15.802 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         8.077    15.035    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X84Y128        LUT3 (Prop_lut3_I1_O)        0.329    15.364 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1/O
                         net (fo=1, routed)           0.000    15.364    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]
    SLICE_X84Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.892    15.802    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X84Y128        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/C
                         clock pessimism              0.570    16.372    
                         clock uncertainty           -0.066    16.306    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)        0.075    16.381    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.779ns (8.969%)  route 7.907ns (91.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 15.800 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.907    14.865    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y127        LUT2 (Prop_lut2_I0_O)        0.301    15.166 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][7]_i_1/O
                         net (fo=1, routed)           0.000    15.166    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.890    15.800    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/C
                         clock pessimism              0.570    16.370    
                         clock uncertainty           -0.066    16.304    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.029    16.333    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]
  -------------------------------------------------------------------
                         required time                         16.333    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.779ns (8.971%)  route 7.905ns (91.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 15.800 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.905    14.863    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y127        LUT2 (Prop_lut2_I0_O)        0.301    15.164 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][7]_i_1/O
                         net (fo=1, routed)           0.000    15.164    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.890    15.800    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]/C
                         clock pessimism              0.570    16.370    
                         clock uncertainty           -0.066    16.304    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.031    16.335    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                         -15.164    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 0.805ns (9.241%)  route 7.907ns (90.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 15.800 - 10.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.024     6.480    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     6.958 f  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.907    14.865    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y127        LUT2 (Prop_lut2_I0_O)        0.327    15.192 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1/O
                         net (fo=1, routed)           0.000    15.192    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.770    12.949    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.890    15.800    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y127        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/C
                         clock pessimism              0.570    16.370    
                         clock uncertainty           -0.066    16.304    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.075    16.379    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]
  -------------------------------------------------------------------
                         required time                         16.379    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                  1.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.168%)  route 0.311ns (70.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.255     1.946    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y119       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.311     2.385    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y123        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.309     2.506    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y123        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.521     1.985    
    OLOGIC_X1Y123        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.490    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.128ns (20.971%)  route 0.482ns (79.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.255     1.946    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y119       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.482     2.556    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y124        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.309     2.506    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y124        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.521     1.985    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.490    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.305     1.996    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X87Y121        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     2.137 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/Q
                         net (fo=1, routed)           0.056     2.193    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3[5]
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0
    SLICE_X86Y121        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.342     2.539    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]/C
                         clock pessimism             -0.530     2.009    
    SLICE_X86Y121        FDRE (Hold_fdre_C_D)         0.120     2.129    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.290     1.981    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.178    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.328     2.525    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.076     2.057    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.255     1.946    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y119       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDPE (Prop_fdpe_C_Q)         0.141     2.087 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.143    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y119       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.290     2.487    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y119       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.541     1.946    
    SLICE_X111Y119       FDPE (Hold_fdpe_C_D)         0.075     2.021    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.290     1.981    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.178    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.328     2.525    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X95Y101        FDRE (Hold_fdre_C_D)         0.075     2.056    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.290     1.981    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.178    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.328     2.525    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.075     2.056    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.340     2.031    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     2.172 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/Q
                         net (fo=1, routed)           0.056     2.228    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[15]
    SLICE_X51Y101        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.380     2.577    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][15]/C
                         clock pessimism             -0.546     2.031    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.075     2.106    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.322     2.013    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X55Y104        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     2.154 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/Q
                         net (fo=1, routed)           0.056     2.210    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[24]
    SLICE_X55Y104        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.361     2.558    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X55Y104        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][24]/C
                         clock pessimism             -0.545     2.013    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.075     2.088    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.322     2.013    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y105        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     2.154 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/Q
                         net (fo=1, routed)           0.056     2.210    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[44]
    SLICE_X57Y105        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.945     1.311    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.361     2.558    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y105        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]/C
                         clock pessimism             -0.545     2.013    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.075     2.088    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][44]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { design_1_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y21    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y124   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y123   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y142   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y141   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y148   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y147   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y146   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y145   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X101Y112  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X54Y100   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X100Y104  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X100Y104  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X54Y100   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y100   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X54Y100   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y113   design_1_i/v_tc_1/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y105   design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.673ns (23.032%)  route 5.591ns (76.968%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.721     7.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y54         LUT4 (Prop_lut4_I1_O)        0.301     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           1.114     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.756    11.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.436    37.066    
                         clock uncertainty           -0.035    37.031    
    SLICE_X80Y61         FDRE (Setup_fdre_C_D)        0.029    37.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.060    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 25.668    

Slack (MET) :             25.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.673ns (23.066%)  route 5.580ns (76.934%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.721     7.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y54         LUT4 (Prop_lut4_I1_O)        0.301     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           1.114     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.745    11.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.436    37.066    
                         clock uncertainty           -0.035    37.031    
    SLICE_X80Y61         FDRE (Setup_fdre_C_D)        0.031    37.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 25.681    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.145ns (16.872%)  route 5.641ns (83.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.823     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.374     9.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X91Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.665    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.626    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X88Y110        FDRE (Setup_fdre_C_R)       -0.429    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 25.763    

Slack (MET) :             25.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.673ns (23.761%)  route 5.368ns (76.239%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.721     7.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y54         LUT4 (Prop_lut4_I1_O)        0.301     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           1.114     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.533    11.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X81Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.436    37.066    
                         clock uncertainty           -0.035    37.031    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.029    37.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.060    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 25.891    

Slack (MET) :             25.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 1.673ns (23.768%)  route 5.366ns (76.232%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.721     7.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y54         LUT4 (Prop_lut4_I1_O)        0.301     7.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           1.114     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.531    11.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X81Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.436    37.066    
                         clock uncertainty           -0.035    37.031    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031    37.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                 25.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.692     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDCE (Prop_fdce_C_Q)         0.141     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X104Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.967     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X104Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.397     1.759    
    SLICE_X104Y103       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.693     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.141     1.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.125     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X104Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.968     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X104Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.397     1.760    
    SLICE_X104Y102       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.692     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDCE (Prop_fdce_C_Q)         0.141     1.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X104Y104       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.967     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X104Y104       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.397     1.759    
    SLICE_X104Y104       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.693     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_fdce_C_Q)         0.141     1.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.112     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X104Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.968     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X104Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.397     1.760    
    SLICE_X104Y102       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.681     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X93Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y120        FDCE (Prop_fdce_C_Q)         0.141     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X93Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.953     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X93Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.407     1.735    
    SLICE_X93Y120        FDCE (Hold_fdce_C_D)         0.075     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.682     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X95Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X95Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.954     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X95Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.407     1.736    
    SLICE_X95Y120        FDPE (Hold_fdpe_C_D)         0.075     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.688     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.141     1.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.056     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X103Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.961     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.408     1.742    
    SLICE_X103Y114       FDRE (Hold_fdre_C_D)         0.075     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.684     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X91Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDCE (Prop_fdce_C_Q)         0.141     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X91Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.956     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X91Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.407     1.738    
    SLICE_X91Y117        FDCE (Hold_fdce_C_D)         0.075     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.719     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X107Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDCE (Prop_fdce_C_Q)         0.141     1.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X107Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.993     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X107Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.409     1.773    
    SLICE_X107Y103       FDCE (Hold_fdce_C_D)         0.075     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X111Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X111Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.997     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X111Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.411     1.775    
    SLICE_X111Y102       FDPE (Hold_fdpe_C_D)         0.075     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y108   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y110   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X104Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X98Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dvi2rgb_1/U0/RefClk
  To Clock:  design_1_i/dvi2rgb_1/U0/RefClk

Setup :            4  Failing Endpoints,  Worst Slack       -0.015ns,  Total Violation       -0.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.890ns (18.734%)  route 3.861ns (81.266%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.887     6.615    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.154     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X110Y56        FDRE (Setup_fdre_C_CE)      -0.205     6.600    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.890ns (18.734%)  route 3.861ns (81.266%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.887     6.615    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.154     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X110Y56        FDRE (Setup_fdre_C_CE)      -0.205     6.600    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.890ns (18.734%)  route 3.861ns (81.266%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.887     6.615    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.154     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X110Y56        FDRE (Setup_fdre_C_CE)      -0.205     6.600    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.890ns (18.734%)  route 3.861ns (81.266%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.887     6.615    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y56        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.154     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X110Y56        FDRE (Setup_fdre_C_CE)      -0.205     6.600    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.482     6.210    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.685     6.685    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.154     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X110Y57        FDRE (Setup_fdre_C_CE)      -0.205     6.599    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.482     6.210    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.685     6.685    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.154     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X110Y57        FDRE (Setup_fdre_C_CE)      -0.205     6.599    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.482     6.210    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.685     6.685    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.154     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X110Y57        FDRE (Setup_fdre_C_CE)      -0.205     6.599    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.864     1.864    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     2.382 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          1.027     3.409    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.124     3.533 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.968     4.501    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X111Y58        LUT6 (Prop_lut6_I3_O)        0.124     4.625 f  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.979     5.604    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124     5.728 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.482     6.210    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.685     6.685    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.154     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X110Y57        FDRE (Setup_fdre_C_CE)      -0.205     6.599    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.704ns (18.187%)  route 3.167ns (81.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 6.594 - 5.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.771     1.771    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y71        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.456     2.227 f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/Q
                         net (fo=2, routed)           1.249     3.476    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[1]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.124     3.600 f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.008     4.609    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.909     5.642    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X105Y76        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.594     6.594    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y76        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.114     6.708    
                         clock uncertainty           -0.035     6.673    
    SLICE_X105Y76        FDRE (Setup_fdre_C_CE)      -0.205     6.468    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.704ns (18.187%)  route 3.167ns (81.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 6.594 - 5.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.771     1.771    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y71        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.456     2.227 f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/Q
                         net (fo=2, routed)           1.249     3.476    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[1]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.124     3.600 f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.008     4.609    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.909     5.642    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X105Y76        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.594     6.594    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y76        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.114     6.708    
                         clock uncertainty           -0.035     6.673    
    SLICE_X105Y76        FDRE (Setup_fdre_C_CE)      -0.205     6.468    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.631     0.631    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y64        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDPE (Prop_fdpe_C_Q)         0.141     0.772 r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.828    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y64        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.900     0.900    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y64        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X107Y64        FDPE (Hold_fdpe_C_D)         0.075     0.706    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.622     0.622    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y75        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDPE (Prop_fdpe_C_Q)         0.141     0.763 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.819    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y75        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.889     0.889    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y75        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.622    
    SLICE_X107Y75        FDPE (Hold_fdpe_C_D)         0.075     0.697    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.626     0.626    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDPE (Prop_fdpe_C_Q)         0.141     0.767 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.823    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.894     0.894    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.626    
    SLICE_X109Y79        FDPE (Hold_fdpe_C_D)         0.075     0.701    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.626     0.626    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDPE (Prop_fdpe_C_Q)         0.141     0.767 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.832    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y72        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.895     0.895    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X110Y72        FDPE (Hold_fdpe_C_D)         0.075     0.701    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.627     0.627    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.791 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.847    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.897     0.897    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.627    
    SLICE_X112Y79        FDPE (Hold_fdpe_C_D)         0.060     0.687    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.626     0.626    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.774 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059     0.833    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y77        LUT2 (Prop_lut2_I1_O)        0.098     0.931 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.931    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.895     0.895    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.120     0.746    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.530%)  route 0.126ns (40.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.635     0.635    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X113Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/Q
                         net (fo=4, routed)           0.126     0.902    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][3]
    SLICE_X111Y57        LUT5 (Prop_lut5_I4_O)        0.045     0.947 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[4]_i_1/O
                         net (fo=2, routed)           0.000     0.947    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_8
    SLICE_X111Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.907     0.907    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                         clock pessimism             -0.256     0.651    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.092     0.743    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.624     0.624    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.121     0.909    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.895     0.895    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.256     0.639    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060     0.699    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.635     0.635    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     0.799 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.121     0.920    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.907     0.907    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.272     0.635    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.063     0.698    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.548%)  route 0.125ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.635     0.635    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y57        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     0.799 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.125     0.924    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y58        LUT6 (Prop_lut6_I4_O)        0.045     0.969 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.000     0.969    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iDone
    SLICE_X110Y58        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.907     0.907    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.256     0.651    
    SLICE_X110Y58        FDRE (Hold_fdre_C_D)         0.091     0.742    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/dvi2rgb_1/U0/RefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/dvi2rgb_1/U0/RefClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X107Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y60    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y62    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y62    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y72    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y72    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y77    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rDlyRst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X107Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y63    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y68     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y68     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y67     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y67     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y70     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y70     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y69     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y69     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X1Y72     design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X1Y72     design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :         1052  Failing Endpoints,  Worst Slack       -4.607ns,  Total Violation    -1174.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.607ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 0.779ns (7.393%)  route 9.758ns (92.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 11.008 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.758    15.677    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X81Y65         LUT3 (Prop_lut3_I1_O)        0.301    15.978 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][19]_i_1/O
                         net (fo=1, routed)           0.000    15.978    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19]
    SLICE_X81Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.900    11.008    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X81Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]/C
                         clock pessimism              0.388    11.395    
                         clock uncertainty           -0.053    11.342    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.029    11.371    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -15.978    
  -------------------------------------------------------------------
                         slack                                 -4.607    

Slack (VIOLATED) :        -4.589ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 0.807ns (7.638%)  route 9.758ns (92.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 11.008 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.758    15.677    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X81Y65         LUT3 (Prop_lut3_I1_O)        0.329    16.006 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][20]_i_1/O
                         net (fo=1, routed)           0.000    16.006    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20]
    SLICE_X81Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.900    11.008    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X81Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]/C
                         clock pessimism              0.388    11.395    
                         clock uncertainty           -0.053    11.342    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.075    11.417    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -16.006    
  -------------------------------------------------------------------
                         slack                                 -4.589    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.326ns  (logic 0.779ns (7.544%)  route 9.547ns (92.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 11.008 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.547    15.465    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.301    15.766 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][19]_i_1/O
                         net (fo=1, routed)           0.000    15.766    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]
    SLICE_X80Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.900    11.008    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X80Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/C
                         clock pessimism              0.388    11.395    
                         clock uncertainty           -0.053    11.342    
    SLICE_X80Y65         FDRE (Setup_fdre_C_D)        0.029    11.371    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.375ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.805ns (7.777%)  route 9.547ns (92.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 11.008 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.547    15.465    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.327    15.792 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][20]_i_1/O
                         net (fo=1, routed)           0.000    15.792    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]
    SLICE_X80Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.900    11.008    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X80Y65         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/C
                         clock pessimism              0.388    11.395    
                         clock uncertainty           -0.053    11.342    
    SLICE_X80Y65         FDRE (Setup_fdre_C_D)        0.075    11.417    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -15.792    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.169ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.094ns  (logic 0.779ns (7.717%)  route 9.315ns (92.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.003 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.315    15.234    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X81Y69         LUT3 (Prop_lut3_I1_O)        0.301    15.535 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][11]_i_1/O
                         net (fo=1, routed)           0.000    15.535    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0sync_start_hori_int2_reg[11]
    SLICE_X81Y69         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.895    11.003    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X81Y69         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]/C
                         clock pessimism              0.388    11.390    
                         clock uncertainty           -0.053    11.337    
    SLICE_X81Y69         FDRE (Setup_fdre_C_D)        0.029    11.366    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -15.535    
  -------------------------------------------------------------------
                         slack                                 -4.169    

Slack (VIOLATED) :        -4.046ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 0.779ns (7.773%)  route 9.243ns (92.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 11.004 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.243    15.162    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X82Y67         LUT3 (Prop_lut3_I1_O)        0.301    15.463 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][19]_i_1/O
                         net (fo=1, routed)           0.000    15.463    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]
    SLICE_X82Y67         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.896    11.004    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y67         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/C
                         clock pessimism              0.388    11.391    
                         clock uncertainty           -0.053    11.338    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.079    11.417    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 -4.046    

Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        10.051ns  (logic 0.808ns (8.039%)  route 9.243ns (91.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 11.004 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.243    15.162    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X82Y67         LUT3 (Prop_lut3_I1_O)        0.330    15.492 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][20]_i_1/O
                         net (fo=1, routed)           0.000    15.492    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]
    SLICE_X82Y67         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.896    11.004    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y67         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/C
                         clock pessimism              0.388    11.391    
                         clock uncertainty           -0.053    11.338    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.118    11.456    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                 -4.036    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 0.779ns (7.833%)  route 9.167ns (92.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.002 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.167    15.085    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y68         LUT3 (Prop_lut3_I1_O)        0.301    15.386 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][16]_i_1/O
                         net (fo=1, routed)           0.000    15.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[0]
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.894    11.002    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]/C
                         clock pessimism              0.388    11.389    
                         clock uncertainty           -0.053    11.336    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)        0.029    11.365    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.019ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 0.779ns (7.833%)  route 9.167ns (92.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.002 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.167    15.085    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y68         LUT3 (Prop_lut3_I1_O)        0.301    15.386 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][19]_i_1/O
                         net (fo=1, routed)           0.000    15.386    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[3]
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.894    11.002    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]/C
                         clock pessimism              0.388    11.389    
                         clock uncertainty           -0.053    11.336    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)        0.031    11.367    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                 -4.019    

Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 0.809ns (8.110%)  route 9.167ns (91.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.002 - 6.060 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        1.005     5.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.478     5.918 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=453, routed)         9.167    15.085    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X85Y68         LUT3 (Prop_lut3_I1_O)        0.331    15.416 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][20]_i_1/O
                         net (fo=1, routed)           0.000    15.416    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[4]
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.894    11.002    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X85Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]/C
                         clock pessimism              0.388    11.389    
                         clock uncertainty           -0.053    11.336    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)        0.075    11.411    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 -4.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.364%)  route 0.215ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.286     1.898    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X95Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y62         FDRE (Prop_fdre_C_Q)         0.128     2.026 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/Q
                         net (fo=1, routed)           0.215     2.241    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     2.220    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.650%)  route 0.231ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.285     1.897    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X95Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDRE (Prop_fdre_C_Q)         0.128     2.025 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/Q
                         net (fo=1, routed)           0.231     2.256    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.243     2.220    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.857%)  route 0.214ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.286     1.898    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.148     2.046 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[13]/Q
                         net (fo=1, routed)           0.214     2.260    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     2.220    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.440%)  route 0.252ns (60.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.287     1.899    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDRE (Prop_fdre_C_Q)         0.164     2.063 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.252     2.315    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.273    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.286     1.898    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164     2.062 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/Q
                         net (fo=1, routed)           0.253     2.315    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.273    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.028%)  route 0.256ns (60.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.286     1.898    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164     2.062 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[9]/Q
                         net (fo=1, routed)           0.256     2.318    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.364     2.268    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.291     1.977    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.273    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.281     1.893    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.228     2.263    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.317     2.220    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.314     1.906    
    SLICE_X104Y67        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.216    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.281     1.893    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.228     2.263    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.317     2.220    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.314     1.906    
    SLICE_X104Y67        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.216    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.281     1.893    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.228     2.263    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.317     2.220    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.314     1.906    
    SLICE_X104Y67        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.216    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.281     1.893    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.228     2.263    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.317     2.220    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y67        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.314     1.906    
    SLICE_X104Y67        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.216    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi2rgb_0_PixelClk
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB36_X4Y12   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X1Y68   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X1Y70   design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X1Y72   design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y68   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y67   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y70   design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y69   design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y72   design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X1Y71   design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y70  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y71  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X104Y71  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y64  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y65  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X104Y65  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :           14  Failing Endpoints,  Worst Slack       -3.420ns,  Total Violation      -12.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                            (clock source 'axi_dynclk_0_PXL_CLK_O'  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O fall@4.000ns)
  Data Path Delay:        1.647ns  (logic 0.124ns (7.530%)  route 1.523ns (92.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 7.804 - 5.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 9.456 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     7.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     8.425    design_1_i/axi_dynclk_0/U0/I
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     9.456 f  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.523    10.979    design_1_i/ila_4/U0/ila_core_inst/probe0[0]
    SLICE_X50Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.103 f  design_1_i/ila_4/U0/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    11.103    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y123        FDRE                                         f  design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.625     7.804    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y123        FDRE                                         r  design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.804    
                         clock uncertainty           -0.199     7.606    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)        0.077     7.683    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 -3.420    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                            (clock source 'axi_dynclk_0_PXL_CLK_O'  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O fall@4.000ns)
  Data Path Delay:        1.190ns  (logic 0.000ns (0.000%)  route 1.190ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 7.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 9.456 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     7.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     8.425    design_1_i/axi_dynclk_0/U0/I
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     9.456 f  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        1.190    10.646    design_1_i/ila_4/U0/ila_core_inst/probe0[0]
    SLICE_X50Y125        SRL16E                                       f  design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.623     7.802    design_1_i/ila_4/U0/ila_core_inst/clk
    SLICE_X50Y125        SRL16E                                       r  design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     7.802    
                         clock uncertainty           -0.199     7.604    
    SLICE_X50Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     7.557    design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          7.557    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.766ns (25.146%)  route 2.280ns (74.854%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 7.949 - 5.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.883     6.339    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X100Y116       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518     6.857 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=28, routed)          1.466     8.323    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y118        LUT4 (Prop_lut4_I0_O)        0.124     8.447 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_INST_0/O
                         net (fo=4, routed)           0.814     9.261    design_1_i/ila_3/U0/ila_core_inst/probe0[0]
    SLICE_X97Y121        LUT3 (Prop_lut3_I1_O)        0.124     9.385 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X97Y121        FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.770     7.949    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X97Y121        FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.949    
                         clock uncertainty           -0.199     7.751    
    SLICE_X97Y121        FDRE (Setup_fdre_C_D)        0.031     7.782    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.642ns (21.986%)  route 2.278ns (78.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 7.951 - 5.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.883     6.339    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X100Y116       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518     6.857 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=28, routed)          1.466     8.323    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y118        LUT4 (Prop_lut4_I0_O)        0.124     8.447 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_INST_0/O
                         net (fo=4, routed)           0.812     9.259    design_1_i/ila_3/U0/ila_core_inst/probe0[0]
    SLICE_X104Y120       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.772     7.951    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y120       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     7.951    
                         clock uncertainty           -0.199     7.753    
    SLICE_X104Y120       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     7.706    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.326%)  route 1.398ns (70.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 7.949 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.891     6.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X99Y105        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.456     6.803 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/Q
                         net (fo=2, routed)           1.398     8.201    design_1_i/ila_3/U0/ila_core_inst/probe2[0]
    SLICE_X96Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.325 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X96Y121        FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.770     7.949    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X96Y121        FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.949    
                         clock uncertainty           -0.199     7.751    
    SLICE_X96Y121        FDRE (Setup_fdre_C_D)        0.081     7.832    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.525%)  route 1.161ns (73.475%))
  Logic Levels:           0  
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 7.951 - 5.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.875     6.331    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     6.750 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[24]/Q
                         net (fo=2, routed)           1.161     7.911    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[11]
    SLICE_X105Y120       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.772     7.951    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X105Y120       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000     7.951    
                         clock uncertainty           -0.199     7.753    
    SLICE_X105Y120       FDRE (Setup_fdre_C_D)       -0.254     7.499    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.650%)  route 1.312ns (69.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 8.026 - 5.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.875     6.331    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.456     6.787 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[6]/Q
                         net (fo=3, routed)           1.312     8.099    design_1_i/ila_3/U0/ila_core_inst/probe3[6]
    SLICE_X106Y118       LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X106Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.847     8.026    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X106Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     8.026    
                         clock uncertainty           -0.199     7.828    
    SLICE_X106Y118       FDRE (Setup_fdre_C_D)        0.031     7.859    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.419ns (26.489%)  route 1.163ns (73.511%))
  Logic Levels:           0  
  Clock Path Skew:        -3.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 7.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.875     6.331    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     6.750 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[23]/Q
                         net (fo=2, routed)           1.163     7.913    design_1_i/ila_3/U0/ila_core_inst/probe3[23]
    SLICE_X104Y125       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.766     7.945    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y125       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000     7.945    
                         clock uncertainty           -0.199     7.747    
    SLICE_X104Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.190     7.557    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                          7.557    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.272%)  route 1.280ns (73.728%))
  Logic Levels:           0  
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 7.951 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.891     6.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X99Y105        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.456     6.803 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/Q
                         net (fo=2, routed)           1.280     8.083    design_1_i/ila_3/U0/ila_core_inst/probe2[0]
    SLICE_X104Y120       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.772     7.951    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y120       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     7.951    
                         clock uncertainty           -0.199     7.753    
    SLICE_X104Y120       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     7.735    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.419ns (28.919%)  route 1.030ns (71.081%))
  Logic Levels:           0  
  Clock Path Skew:        -3.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 7.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.875     6.331    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.419     6.750 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[22]/Q
                         net (fo=2, routed)           1.030     7.780    design_1_i/ila_3/U0/ila_core_inst/probe3[22]
    SLICE_X104Y125       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.766     7.945    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y125       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.000     7.945    
                         clock uncertainty           -0.199     7.747    
    SLICE_X104Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227     7.520    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 -0.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                            (clock source 'axi_dynclk_0_PXL_CLK_O'  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.385     2.076    design_1_i/ila_4/U0/ila_core_inst/probe0[0]
    SLICE_X50Y125        SRL16E                                       r  design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.890     1.256    design_1_i/ila_4/U0/ila_core_inst/clk
    SLICE_X50Y125        SRL16E                                       r  design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     1.256    
                         clock uncertainty            0.199     1.455    
    SLICE_X50Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.557    design_1_i/ila_4/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.376%)  route 0.184ns (56.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.280     1.971    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.141     2.112 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[20]/Q
                         net (fo=2, routed)           0.184     2.296    design_1_i/ila_3/U0/ila_core_inst/probe3[20]
    SLICE_X104Y121       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.953     1.319    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y121       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     1.319    
                         clock uncertainty            0.199     1.518    
    SLICE_X104Y121       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.701    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.804%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.279     1.970    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     2.111 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[11]/Q
                         net (fo=3, routed)           0.131     2.242    design_1_i/ila_3/U0/ila_core_inst/probe3[11]
    SLICE_X104Y119       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.955     1.321    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y119       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     1.321    
                         clock uncertainty            0.199     1.520    
    SLICE_X104Y119       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.629    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.255     1.946    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X107Y119       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141     2.087 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[10]/Q
                         net (fo=3, routed)           0.121     2.208    design_1_i/ila_3/U0/ila_core_inst/probe3[10]
    SLICE_X106Y119       LUT3 (Prop_lut3_I1_O)        0.045     2.253 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[10]_i_1/O
                         net (fo=1, routed)           0.000     2.253    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[10]
    SLICE_X106Y119       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.981     1.347    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X106Y119       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000     1.347    
                         clock uncertainty            0.199     1.546    
    SLICE_X106Y119       FDRE (Hold_fdre_C_D)         0.092     1.638    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.576%)  route 0.126ns (40.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.257     1.948    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X107Y117       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.141     2.089 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[9]/Q
                         net (fo=3, routed)           0.126     2.215    design_1_i/ila_3/U0/ila_core_inst/probe3[9]
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     2.260 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.260    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X107Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.982     1.348    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     1.348    
                         clock uncertainty            0.199     1.547    
    SLICE_X107Y118       FDRE (Hold_fdre_C_D)         0.092     1.639    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.256     1.947    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.088 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.133     2.221    design_1_i/ila_3/U0/ila_core_inst/probe3[5]
    SLICE_X109Y117       LUT3 (Prop_lut3_I1_O)        0.045     2.266 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.266    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X109Y117       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.983     1.349    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X109Y117       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     1.349    
                         clock uncertainty            0.199     1.548    
    SLICE_X109Y117       FDRE (Hold_fdre_C_D)         0.092     1.640    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.280     1.971    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.141     2.112 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[0]/Q
                         net (fo=3, routed)           0.110     2.222    design_1_i/ila_3/U0/ila_core_inst/probe3[0]
    SLICE_X104Y118       LUT3 (Prop_lut3_I1_O)        0.045     2.267 r  design_1_i/ila_3/U0/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.267    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X104Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X104Y118       FDRE                                         r  design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.322    
                         clock uncertainty            0.199     1.521    
    SLICE_X104Y118       FDRE (Hold_fdre_C_D)         0.120     1.641    design_1_i/ila_3/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                            (clock source 'axi_dynclk_0_PXL_CLK_O'  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.045ns (8.368%)  route 0.493ns (91.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.493     2.184    design_1_i/ila_4/U0/ila_core_inst/probe0[0]
    SLICE_X50Y123        LUT3 (Prop_lut3_I2_O)        0.045     2.229 r  design_1_i/ila_4/U0/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.229    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y123        FDRE                                         r  design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.891     1.257    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y123        FDRE                                         r  design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.257    
                         clock uncertainty            0.199     1.456    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.120     1.576    design_1_i/ila_4/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.889%)  route 0.180ns (56.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.280     1.971    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.141     2.112 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[17]/Q
                         net (fo=2, routed)           0.180     2.292    design_1_i/ila_3/U0/ila_core_inst/probe3[17]
    SLICE_X104Y121       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.953     1.319    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y121       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     1.319    
                         clock uncertainty            0.199     1.518    
    SLICE_X104Y121       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.635    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.387%)  route 0.246ns (63.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.282     1.973    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X103Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141     2.114 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[12]/Q
                         net (fo=3, routed)           0.246     2.360    design_1_i/ila_3/U0/ila_core_inst/probe3[12]
    SLICE_X104Y119       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.955     1.321    design_1_i/ila_3/U0/ila_core_inst/clk
    SLICE_X104Y119       SRL16E                                       r  design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     1.321    
                         clock uncertainty            0.199     1.520    
    SLICE_X104Y119       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.703    design_1_i/ila_3/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dvi2rgb_1/U0/RefClk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.092ns,  Total Violation       -0.092ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.123%)  route 1.725ns (72.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 7.788 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.851     1.851    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.518     2.369 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=3, routed)           1.725     4.094    design_1_i/ila_0/U0/ila_core_inst/probe2[0]
    SLICE_X105Y96        LUT3 (Prop_lut3_I2_O)        0.124     4.218 r  design_1_i/ila_0/U0/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.218    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X105Y96        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.609     7.788    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X105Y96        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.114     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.032     7.851    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.518ns (28.853%)  route 1.277ns (71.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 7.786 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.851     1.851    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.518     2.369 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=3, routed)           1.277     3.646    design_1_i/ila_0/U0/ila_core_inst/probe2[0]
    SLICE_X104Y90        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.607     7.786    design_1_i/ila_0/U0/ila_core_inst/clk
    SLICE_X104Y90        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.114     7.900    
                         clock uncertainty           -0.083     7.817    
    SLICE_X104Y90        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     7.799    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  4.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.418ns (27.621%)  route 1.095ns (72.379%))
  Logic Levels:           0  
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.674     1.674    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.418     2.092 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=3, routed)           1.095     3.187    design_1_i/ila_0/U0/ila_core_inst/probe2[0]
    SLICE_X104Y90        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.783     3.077    design_1_i/ila_0/U0/ila_core_inst/clk
    SLICE_X104Y90        SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism             -0.114     2.963    
                         clock uncertainty            0.083     3.046    
    SLICE_X104Y90        SRL16E (Hold_srl16e_CLK_D)
                                                      0.233     3.279    design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.518ns (26.175%)  route 1.461ns (73.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.674     1.674    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.418     2.092 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=3, routed)           1.461     3.553    design_1_i/ila_0/U0/ila_core_inst/probe2[0]
    SLICE_X105Y96        LUT3 (Prop_lut3_I2_O)        0.100     3.653 r  design_1_i/ila_0/U0/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.653    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X105Y96        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.785     3.079    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X105Y96        FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.114     2.965    
                         clock uncertainty            0.083     3.048    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.271     3.319    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.605ns  (logic 0.518ns (32.271%)  route 1.087ns (67.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.087     1.605    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X65Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.105     5.955    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.357%)  route 0.798ns (60.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.798     1.316    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X63Y84         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)       -0.105     5.955    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.332ns  (logic 0.518ns (38.882%)  route 0.814ns (61.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.814     1.332    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X92Y59         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X92Y59         FDRE (Setup_fdre_C_D)       -0.056     6.004    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.004    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.292ns  (logic 0.518ns (40.097%)  route 0.774ns (59.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/Q
                         net (fo=1, routed)           0.774     1.292    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[32]
    SLICE_X47Y73         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.095     5.965    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.251ns  (logic 0.456ns (36.457%)  route 0.795ns (63.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.795     1.251    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X64Y79         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.103     5.957    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.581     1.059    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X91Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X91Y60         FDRE (Setup_fdre_C_D)       -0.266     5.794    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.197ns  (logic 0.518ns (43.286%)  route 0.679ns (56.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.679     1.197    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X51Y74         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)       -0.095     5.965    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.179ns  (logic 0.518ns (43.944%)  route 0.661ns (56.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.661     1.179    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X52Y91         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.093     5.967    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.382%)  route 0.471ns (49.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)           0.471     0.949    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X47Y68         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)       -0.272     5.788    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.868%)  route 0.660ns (59.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.660     1.116    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X63Y79         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X63Y79         FDRE (Setup_fdre_C_D)       -0.103     5.957    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  4.841    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :           11  Failing Endpoints,  Worst Slack       -0.511ns,  Total Violation       -5.277ns
Hold  :          140  Failing Endpoints,  Worst Slack       -2.244ns,  Total Violation      -86.201ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.782     5.082    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_reg
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e2_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.782     5.082    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e2_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e2_reg
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_int_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.782     5.082    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_int_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_int_reg
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.782     5.082    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_0
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_1
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg_r_2
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_reg_r/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.052ns  (logic 0.580ns (11.481%)  route 4.472ns (88.519%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84                                      0.000     0.000 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.719     4.175    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/vid_aresetn
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.299 r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1/O
                         net (fo=10, routed)          0.752     5.052    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_reg_r/R
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429     4.571    design_1_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_reg_r
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.244ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.337ns (23.775%)  route 1.080ns (76.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.080     4.195    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X98Y109        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.889     6.345    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X98Y109        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/C
                         clock pessimism              0.000     6.345    
                         clock uncertainty            0.199     6.544    
    SLICE_X98Y109        FDRE (Hold_fdre_C_R)        -0.104     6.440    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.440    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.337ns (23.775%)  route 1.080ns (76.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.080     4.195    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X98Y109        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.889     6.345    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X98Y109        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/C
                         clock pessimism              0.000     6.345    
                         clock uncertainty            0.199     6.544    
    SLICE_X98Y109        FDRE (Hold_fdre_C_R)        -0.104     6.440    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.440    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -1.925ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.337ns (20.063%)  route 1.343ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.343     4.458    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X101Y111       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.888     6.344    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y111       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.199     6.543    
    SLICE_X101Y111       FDRE (Hold_fdre_C_R)        -0.160     6.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg
  -------------------------------------------------------------------
                         required time                         -6.383    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.911ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.337ns (19.318%)  route 1.407ns (80.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.407     4.522    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X100Y116       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.883     6.339    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X100Y116       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.199     6.538    
    SLICE_X100Y116       FDRE (Hold_fdre_C_R)        -0.104     6.434    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.434    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                 -1.911    

Slack (VIOLATED) :        -1.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.337ns (18.568%)  route 1.478ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.478     4.593    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.887     6.343    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.199     6.542    
    SLICE_X101Y112       FDRE (Hold_fdre_C_R)        -0.160     6.382    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           4.593    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.337ns (18.568%)  route 1.478ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.478     4.593    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.887     6.343    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.199     6.542    
    SLICE_X101Y112       FDRE (Hold_fdre_C_R)        -0.160     6.382    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           4.593    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.337ns (18.568%)  route 1.478ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.478     4.593    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.887     6.343    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y112       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.199     6.542    
    SLICE_X101Y112       FDRE (Hold_fdre_C_R)        -0.160     6.382    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           4.593    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.337ns (17.369%)  route 1.603ns (82.631%))
  Logic Levels:           0  
  Clock Path Skew:        3.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.603     4.718    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X100Y113       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.886     6.342    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X100Y113       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.199     6.541    
    SLICE_X100Y113       FDRE (Hold_fdre_C_R)        -0.104     6.437    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.437    
                         arrival time                           4.718    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.647ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.577ns (23.647%)  route 1.863ns (76.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.336ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.863     4.978    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_reset
    SLICE_X100Y118       LUT4 (Prop_lut4_I3_O)        0.240     5.218 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_i_1/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_i_1_n_0
    SLICE_X100Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.880     6.336    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X100Y118       FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/C
                         clock pessimism              0.000     6.336    
                         clock uncertainty            0.199     6.535    
    SLICE_X100Y118       FDRE (Hold_fdre_C_D)         0.330     6.865    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg
  -------------------------------------------------------------------
                         required time                         -6.865    
                         arrival time                           5.218    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.618ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.337ns (17.015%)  route 1.644ns (82.985%))
  Logic Levels:           0  
  Clock Path Skew:        3.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.338ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.644     4.758    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X99Y117        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.980     3.274    design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    design_1_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  design_1_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2655, routed)        0.882     6.338    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y117        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/C
                         clock pessimism              0.000     6.338    
                         clock uncertainty            0.199     6.537    
    SLICE_X99Y117        FDRE (Hold_fdre_C_R)        -0.160     6.377    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.377    
                         arrival time                           4.758    
  -------------------------------------------------------------------
                         slack                                 -1.618    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi2rgb_0_PixelClk

Setup :          156  Failing Endpoints,  Worst Slack       -3.817ns,  Total Violation     -458.418ns
Hold  :           30  Failing Endpoints,  Worst Slack       -1.115ns,  Total Violation      -13.526ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[18]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[18]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[21]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[21]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[18]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[18]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[21]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[21]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[18]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[18]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.921ns  (logic 0.716ns (14.551%)  route 4.205ns (85.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 1319.889 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.878  1322.989    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.822  1319.889    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
                         clock pessimism              0.000  1319.889    
                         clock uncertainty           -0.193  1319.696    
    SLICE_X94Y64         FDRE (Setup_fdre_C_R)       -0.524  1319.172    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]
  -------------------------------------------------------------------
                         required time                       1319.172    
                         arrival time                       -1322.989    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        5.544ns  (logic 1.088ns (19.624%)  route 4.456ns (80.376%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 1319.969 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 f  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.827  1320.314    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y62         LUT5 (Prop_lut5_I2_O)        0.297  1320.611 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=7, routed)           0.951  1321.562    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X86Y60         LUT4 (Prop_lut4_I1_O)        0.124  1321.687 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.018  1322.705    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
    SLICE_X85Y60         LUT6 (Prop_lut6_I3_O)        0.124  1322.829 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=2, routed)           0.659  1323.488    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X85Y60         LUT5 (Prop_lut5_I1_O)        0.124  1323.612 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000  1323.612    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1_n_0
    SLICE_X85Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.902  1319.969    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.000  1319.969    
                         clock uncertainty           -0.193  1319.776    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)        0.031  1319.807    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                       1319.807    
                         arrival time                       -1323.612    
  -------------------------------------------------------------------
                         slack                                 -3.805    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.905ns  (logic 0.716ns (14.596%)  route 4.189ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 1319.890 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.862  1322.973    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.823  1319.890    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[10]/C
                         clock pessimism              0.000  1319.890    
                         clock uncertainty           -0.193  1319.697    
    SLICE_X98Y62         FDRE (Setup_fdre_C_R)       -0.524  1319.173    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[10]
  -------------------------------------------------------------------
                         required time                       1319.173    
                         arrival time                       -1322.973    
  -------------------------------------------------------------------
                         slack                                 -3.800    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.905ns  (logic 0.716ns (14.596%)  route 4.189ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 1319.890 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.862  1322.973    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.823  1319.890    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[9]/C
                         clock pessimism              0.000  1319.890    
                         clock uncertainty           -0.193  1319.697    
    SLICE_X98Y62         FDRE (Setup_fdre_C_R)       -0.524  1319.173    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[9]
  -------------------------------------------------------------------
                         required time                       1319.173    
                         arrival time                       -1322.973    
  -------------------------------------------------------------------
                         slack                                 -3.800    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (dvi2rgb_0_PixelClk rise@1315.020ns - clk_fpga_0 rise@1315.000ns)
  Data Path Delay:        4.905ns  (logic 0.716ns (14.596%)  route 4.189ns (85.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 1319.890 - 1315.020 ) 
    Source Clock Delay      (SCD):    3.068ns = ( 1318.068 - 1315.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1315.000  1315.000 r  
    PS7_X0Y0             PS7                          0.000  1315.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1316.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1316.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.774  1318.068    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.419  1318.487 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          2.327  1320.814    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.297  1321.111 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/gnuram_async_fifo.xpm_fifo_base_inst_i_1/O
                         net (fo=85, routed)          1.862  1322.973    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/v_blank_sync_2_reg_0
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                   1315.020  1315.020 r  
    U18                                               0.000  1315.020 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  1315.020    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924  1315.943 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  1317.105    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1317.189 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  1318.149    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918  1319.067 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.823  1319.890    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/C
                         clock pessimism              0.000  1319.890    
                         clock uncertainty           -0.193  1319.697    
    SLICE_X98Y62         FDRE (Setup_fdre_C_R)       -0.524  1319.173    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]
  -------------------------------------------------------------------
                         required time                       1319.173    
                         arrival time                       -1322.973    
  -------------------------------------------------------------------
                         slack                                 -3.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.115ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.337ns (21.935%)  route 1.199ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.395ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.199     4.314    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.960     5.395    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[11]/C
                         clock pessimism              0.000     5.395    
                         clock uncertainty            0.193     5.589    
    SLICE_X87Y65         FDRE (Hold_fdre_C_R)        -0.160     5.429    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.429    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.115ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.337ns (21.935%)  route 1.199ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.395ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.199     4.314    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.960     5.395    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y65         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[9]/C
                         clock pessimism              0.000     5.395    
                         clock uncertainty            0.193     5.589    
    SLICE_X87Y65         FDRE (Hold_fdre_C_R)        -0.160     5.429    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.429    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.038ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.337ns (20.161%)  route 1.335ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.335     4.449    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X86Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X86Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[10]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X86Y64         FDRE (Hold_fdre_C_R)        -0.104     5.487    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.487    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -0.982ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.337ns (20.161%)  route 1.335ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.335     4.449    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[5]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y64         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.337ns (20.161%)  route 1.335ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.335     4.449    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[6]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y64         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.337ns (20.161%)  route 1.335ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.335     4.449    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[7]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y64         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.337ns (20.161%)  route 1.335ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.335     4.449    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[8]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y64         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.841ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.337ns (18.601%)  route 1.475ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.475     4.589    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[0]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y63         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.841ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.337ns (18.601%)  route 1.475ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.475     4.589    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[1]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y63         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.841ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.337ns (18.601%)  route 1.475ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.397ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.599     2.778    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X91Y84         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDRE (Prop_fdre_C_Q)         0.337     3.115 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=61, routed)          1.475     4.589    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_reset
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.962     5.397    design_1_i/v_vid_in_axi4s_0/inst/vid_io_in_clk
    SLICE_X87Y63         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[2]/C
                         clock pessimism              0.000     5.397    
                         clock uncertainty            0.193     5.591    
    SLICE_X87Y63         FDRE (Hold_fdre_C_R)        -0.160     5.431    design_1_i/v_vid_in_axi4s_0/inst/fifo_overflow_from_coupler_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                 -0.841    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X31Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405     7.445    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X31Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405     7.445    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X31Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405     7.445    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.361     7.489    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.361     7.489    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X31Y94         FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y94         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X31Y94         FDPE (Recov_fdpe_C_PRE)     -0.359     7.491    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319     7.531    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319     7.531    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319     7.531    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.773ns (25.892%)  route 2.213ns (74.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.651     2.945    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y92         FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.830     4.253    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.295     4.548 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.382     5.931    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X30Y94         FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.525     7.704    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229     7.933    
                         clock uncertainty           -0.083     7.850    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319     7.531    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X90Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X90Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X90Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X90Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X90Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.683     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.956     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.288     1.034    
    SLICE_X91Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.021ns (16.016%)  route 5.354ns (83.984%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.938    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.021ns (16.016%)  route 5.354ns (83.984%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.938    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.021ns (16.016%)  route 5.354ns (83.984%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.938    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.021ns (16.016%)  route 5.354ns (83.984%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.938    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.021ns (16.016%)  route 5.354ns (83.984%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.938    10.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y110        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             26.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.021ns (16.614%)  route 5.125ns (83.386%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709    10.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.336    37.142    
                         clock uncertainty           -0.035    37.107    
    SLICE_X89Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                 26.428    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.021ns (16.340%)  route 5.227ns (83.660%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.812    10.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.780    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X90Y110        FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 26.470    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.021ns (16.340%)  route 5.227ns (83.660%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.812    10.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.780    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X90Y110        FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 26.470    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.021ns (16.340%)  route 5.227ns (83.660%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.812    10.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.780    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X90Y110        FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 26.470    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.021ns (16.340%)  route 5.227ns (83.660%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.721     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.478     4.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.153     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.107     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.155     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X88Y105        LUT1 (Prop_lut1_I0_O)        0.124     9.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.812    10.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         1.780    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X90Y110        FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 26.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X108Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X108Y102       FDCE (Remov_fdce_C_CLR)     -0.067     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X108Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X108Y102       FDCE (Remov_fdce_C_CLR)     -0.067     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X108Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X108Y102       FDCE (Remov_fdce_C_CLR)     -0.067     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X108Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X108Y102       FDCE (Remov_fdce_C_CLR)     -0.067     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X108Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X108Y102       FDCE (Remov_fdce_C_CLR)     -0.067     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X109Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X109Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X109Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X109Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X109Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X109Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X109Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X109Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.721     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X110Y102       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X109Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=491, routed)         0.994     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X109Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.373     1.810    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/dvi2rgb_1/U0/RefClk
  To Clock:  design_1_i/dvi2rgb_1/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.192%)  route 0.772ns (64.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 6.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.850     1.850    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDPE (Prop_fdpe_C_Q)         0.419     2.269 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.772     3.041    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y77        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.672     6.672    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.114     6.786    
                         clock uncertainty           -0.035     6.751    
    SLICE_X112Y77        FDPE (Recov_fdpe_C_PRE)     -0.536     6.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.215    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.192%)  route 0.772ns (64.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 6.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.850     1.850    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDPE (Prop_fdpe_C_Q)         0.419     2.269 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.772     3.041    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y77        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.672     6.672    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.114     6.786    
                         clock uncertainty           -0.035     6.751    
    SLICE_X112Y77        FDPE (Recov_fdpe_C_PRE)     -0.494     6.257    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.852     1.852    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.478     2.330 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484     2.814    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y78        FDCE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       1.674     6.674    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.154     6.828    
                         clock uncertainty           -0.035     6.793    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.490     6.303    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  3.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.627     0.627    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     0.775 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178     0.953    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y78        FDCE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.896     0.896    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.256     0.640    
    SLICE_X112Y78        FDCE (Remov_fdce_C_CLR)     -0.120     0.520    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.097%)  route 0.284ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.626     0.626    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.284     1.037    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y77        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.895     0.895    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234     0.661    
    SLICE_X112Y77        FDPE (Remov_fdpe_C_PRE)     -0.125     0.536    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.097%)  route 0.284ns (68.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.626     0.626    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X109Y79        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.284     1.037    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y77        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13091, routed)       0.895     0.895    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.234     0.661    
    SLICE_X112Y77        FDPE (Remov_fdpe_C_PRE)     -0.125     0.536    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.419ns (12.097%)  route 3.045ns (87.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 10.863 - 6.060 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.806     5.241    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419     5.660 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.045     8.705    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X111Y66        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.755    10.863    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y66        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.250    
                         clock uncertainty           -0.053    11.197    
    SLICE_X111Y66        FDPE (Recov_fdpe_C_PRE)     -0.534    10.663    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.419ns (20.159%)  route 1.659ns (79.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 10.856 - 6.060 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.806     5.241    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419     5.660 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.659     7.320    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X112Y72        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.748    10.856    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y72        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.243    
                         clock uncertainty           -0.053    11.190    
    SLICE_X112Y72        FDPE (Recov_fdpe_C_PRE)     -0.536    10.654    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (dvi2rgb_0_PixelClk rise@6.060ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.419ns (38.108%)  route 0.681ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 10.853 - 6.060 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.806     5.241    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419     5.660 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.681     6.341    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X110Y74        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      6.060     6.060 r  
    U18                                               0.000     6.060 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.060    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     6.984 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.146    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.230 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.190    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.108 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.745    10.853    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y74        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    11.240    
                         clock uncertainty           -0.053    11.187    
    SLICE_X110Y74        FDPE (Recov_fdpe_C_PRE)     -0.534    10.653    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  4.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.439%)  route 0.293ns (69.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.253     1.865    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.993 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.293     2.286    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X110Y74        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.284     2.187    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y74        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.896    
    SLICE_X110Y74        FDPE (Remov_fdpe_C_PRE)     -0.149     1.747    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.128ns (14.755%)  route 0.739ns (85.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.253     1.865    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.993 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.739     2.733    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X112Y72        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.287     2.190    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y72        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.899    
    SLICE_X112Y72        FDPE (Remov_fdpe_C_PRE)     -0.125     1.774    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.128ns (8.287%)  route 1.417ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.253     1.865    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.993 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.417     3.410    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X111Y66        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2970, routed)        0.293     2.196    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y66        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.905    
    SLICE_X111Y66        FDPE (Remov_fdpe_C_PRE)     -0.149     1.756    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  1.654    





