[2021-09-09 09:47:23,326]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 09:47:23,326]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:49:09,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; ".

Peak memory: 42336256 bytes

[2021-09-09 09:49:09,981]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:49:11,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.15 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.19 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.99 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45395968 bytes

[2021-09-09 09:49:11,502]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 09:49:11,502]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:49:17,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :25890
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :25890
score:100
	Report mapping result:
		klut_size()     :26035
		klut.num_gates():25905
		max delay       :1427
		max area        :25890
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :25789
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 167763968 bytes

[2021-09-09 09:49:17,263]mapper_test.py:220:[INFO]: area: 25905 level: 1427
[2021-09-09 11:40:17,562]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 11:40:17,562]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:42:06,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; ".

Peak memory: 42901504 bytes

[2021-09-09 11:42:06,017]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:42:07,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.15 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.19 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.98 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44826624 bytes

[2021-09-09 11:42:07,472]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 11:42:07,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:42:53,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :25890
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :76704
score:100
	Report mapping result:
		klut_size()     :76795
		klut.num_gates():76665
		max delay       :608
		max area        :76704
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :198
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :76364
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549203968 bytes

[2021-09-09 11:42:53,134]mapper_test.py:220:[INFO]: area: 76665 level: 608
[2021-09-09 13:11:06,105]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 13:11:06,105]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:12:49,565]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; ".

Peak memory: 42852352 bytes

[2021-09-09 13:12:49,565]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:12:50,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.15 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.12 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.19 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.99 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44969984 bytes

[2021-09-09 13:12:51,036]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 13:12:51,037]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:13:36,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1430
area :24219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:614
area :74493
score:100
	Report mapping result:
		klut_size()     :74619
		klut.num_gates():74489
		max delay       :614
		max area        :74493
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :224
		LUT fanins:3	 numbers :343
		LUT fanins:4	 numbers :73922
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549359616 bytes

[2021-09-09 13:13:36,404]mapper_test.py:220:[INFO]: area: 74489 level: 614
[2021-09-09 14:59:21,854]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 14:59:21,855]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:21,855]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:23,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.16 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44769280 bytes

[2021-09-09 14:59:23,457]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 14:59:23,457]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:00:13,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18014
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66127
score:100
	Report mapping result:
		klut_size()     :66247
		klut.num_gates():66117
		max delay       :608
		max area        :66127
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16471
		LUT fanins:3	 numbers :20957
		LUT fanins:4	 numbers :28689
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549253120 bytes

[2021-09-09 15:00:13,060]mapper_test.py:220:[INFO]: area: 66117 level: 608
[2021-09-09 15:28:24,978]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 15:28:24,978]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:24,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:26,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.16 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45256704 bytes

[2021-09-09 15:28:26,619]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 15:28:26,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:29:16,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18014
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66127
score:100
	Report mapping result:
		klut_size()     :66247
		klut.num_gates():66117
		max delay       :608
		max area        :66127
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16471
		LUT fanins:3	 numbers :20957
		LUT fanins:4	 numbers :28689
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549195776 bytes

[2021-09-09 15:29:16,628]mapper_test.py:220:[INFO]: area: 66117 level: 608
[2021-09-09 16:06:27,336]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 16:06:27,337]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:27,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:28,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.16 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45416448 bytes

[2021-09-09 16:06:28,939]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 16:06:28,940]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:07:18,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18011
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66127
score:100
	Report mapping result:
		klut_size()     :66247
		klut.num_gates():66117
		max delay       :608
		max area        :66127
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16471
		LUT fanins:3	 numbers :20957
		LUT fanins:4	 numbers :28689
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549216256 bytes

[2021-09-09 16:07:18,804]mapper_test.py:220:[INFO]: area: 66117 level: 608
[2021-09-09 16:41:08,697]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 16:41:08,698]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:41:08,698]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:41:10,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.16 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.20 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44908544 bytes

[2021-09-09 16:41:10,298]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 16:41:10,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:42:00,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18011
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66127
score:100
	Report mapping result:
		klut_size()     :66247
		klut.num_gates():66117
		max delay       :608
		max area        :66127
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16471
		LUT fanins:3	 numbers :20957
		LUT fanins:4	 numbers :28689
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549027840 bytes

[2021-09-09 16:42:00,433]mapper_test.py:220:[INFO]: area: 66117 level: 608
[2021-09-09 17:17:40,242]mapper_test.py:79:[INFO]: run case "div"
[2021-09-09 17:17:40,242]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:40,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:41,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.15 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.12 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.19 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45060096 bytes

[2021-09-09 17:17:41,729]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-09 17:17:41,729]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:18:27,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66167
score:100
	Report mapping result:
		klut_size()     :66287
		klut.num_gates():66157
		max delay       :608
		max area        :66167
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16493
		LUT fanins:3	 numbers :20971
		LUT fanins:4	 numbers :28693
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549261312 bytes

[2021-09-09 17:18:27,936]mapper_test.py:220:[INFO]: area: 66157 level: 608
[2021-09-13 23:24:11,852]mapper_test.py:79:[INFO]: run case "div"
[2021-09-13 23:24:11,852]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:11,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:13,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.15 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.96 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44564480 bytes

[2021-09-13 23:24:13,349]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-13 23:24:13,349]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:49,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2793
	current map manager:
		current min nodes:40675
		current min depth:2793
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:975
area :70225
score:100
	Report mapping result:
		klut_size()     :61146
		klut.num_gates():61016
		max delay       :975
		max area        :70225
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16910
		LUT fanins:3	 numbers :18198
		LUT fanins:4	 numbers :25908
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 492433408 bytes

[2021-09-13 23:24:49,929]mapper_test.py:220:[INFO]: area: 61016 level: 975
[2021-09-13 23:41:05,643]mapper_test.py:79:[INFO]: run case "div"
[2021-09-13 23:41:05,644]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:05,644]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:07,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44789760 bytes

[2021-09-13 23:41:07,095]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-13 23:41:07,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:11,590]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5350
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9218
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 159916032 bytes

[2021-09-13 23:41:11,590]mapper_test.py:220:[INFO]: area: 18050 level: 1427
[2021-09-14 08:53:21,901]mapper_test.py:79:[INFO]: run case "div"
[2021-09-14 08:53:21,901]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:21,901]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:23,263]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44539904 bytes

[2021-09-14 08:53:23,335]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-14 08:53:23,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:54:06,541]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :66167
score:100
	Report mapping result:
		klut_size()     :66287
		klut.num_gates():66157
		max delay       :608
		max area        :66167
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16493
		LUT fanins:3	 numbers :20971
		LUT fanins:4	 numbers :28693
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 549269504 bytes

[2021-09-14 08:54:06,542]mapper_test.py:220:[INFO]: area: 66157 level: 608
[2021-09-14 09:20:02,923]mapper_test.py:79:[INFO]: run case "div"
[2021-09-14 09:20:02,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:02,923]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:04,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44720128 bytes

[2021-09-14 09:20:04,359]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-14 09:20:04,359]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:08,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5350
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9218
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 165224448 bytes

[2021-09-14 09:20:08,952]mapper_test.py:220:[INFO]: area: 18050 level: 1427
[2021-09-15 15:27:55,637]mapper_test.py:79:[INFO]: run case "div"
[2021-09-15 15:27:55,638]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:55,638]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:56,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44367872 bytes

[2021-09-15 15:27:56,993]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-15 15:27:56,994]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:28:33,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:3221
	current map manager:
		current min nodes:40675
		current min depth:3221
	current map manager:
		current min nodes:40675
		current min depth:2259
	current map manager:
		current min nodes:40675
		current min depth:2259
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:797
area :70754
score:100
	Report mapping result:
		klut_size()     :70889
		klut.num_gates():70759
		max delay       :797
		max area        :70754
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18536
		LUT fanins:3	 numbers :21174
		LUT fanins:4	 numbers :31049
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 412798976 bytes

[2021-09-15 15:28:33,759]mapper_test.py:220:[INFO]: area: 70759 level: 797
[2021-09-15 15:53:33,919]mapper_test.py:79:[INFO]: run case "div"
[2021-09-15 15:53:33,920]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:33,920]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:35,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44625920 bytes

[2021-09-15 15:53:35,280]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-15 15:53:35,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:39,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5350
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9218
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 57217024 bytes

[2021-09-15 15:53:39,201]mapper_test.py:220:[INFO]: area: 18050 level: 1427
[2021-09-18 13:58:35,677]mapper_test.py:79:[INFO]: run case "div"
[2021-09-18 13:58:35,678]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:35,679]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:36,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44711936 bytes

[2021-09-18 13:58:37,042]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-18 13:58:37,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:59:09,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1658
	current map manager:
		current min nodes:40675
		current min depth:1658
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:607
area :66460
score:100
	Report mapping result:
		klut_size()     :66453
		klut.num_gates():66323
		max delay       :607
		max area        :66460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16482
		LUT fanins:3	 numbers :21017
		LUT fanins:4	 numbers :28824
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 435703808 bytes

[2021-09-18 13:59:09,947]mapper_test.py:220:[INFO]: area: 66323 level: 607
[2021-09-18 16:23:17,297]mapper_test.py:79:[INFO]: run case "div"
[2021-09-18 16:23:17,297]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:17,297]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:18,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44523520 bytes

[2021-09-18 16:23:18,599]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-18 16:23:18,599]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:50,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1659
	current map manager:
		current min nodes:40675
		current min depth:1659
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:608
area :65468
score:100
	Report mapping result:
		klut_size()     :65498
		klut.num_gates():65368
		max delay       :608
		max area        :65468
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15557
		LUT fanins:3	 numbers :21070
		LUT fanins:4	 numbers :28741
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 306786304 bytes

[2021-09-18 16:23:50,362]mapper_test.py:220:[INFO]: area: 65368 level: 608
[2021-09-22 08:55:48,992]mapper_test.py:79:[INFO]: run case "div"
[2021-09-22 08:55:48,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:48,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:50,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44564480 bytes

[2021-09-22 08:55:50,319]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-22 08:55:50,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:06,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	Report mapping result:
		klut_size()     :43089
		klut.num_gates():42959
		max delay       :1010
		max area        :42992
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12884
		LUT fanins:3	 numbers :10017
		LUT fanins:4	 numbers :20058
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 194732032 bytes

[2021-09-22 08:56:06,871]mapper_test.py:220:[INFO]: area: 42959 level: 1010
[2021-09-22 11:21:58,580]mapper_test.py:79:[INFO]: run case "div"
[2021-09-22 11:21:58,580]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:58,580]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:59,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44748800 bytes

[2021-09-22 11:21:59,951]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-22 11:21:59,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:22:33,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 277778432 bytes

[2021-09-22 11:22:33,001]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-23 16:40:30,403]mapper_test.py:79:[INFO]: run case "div"
[2021-09-23 16:40:30,404]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:30,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:31,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.15 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.90 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44584960 bytes

[2021-09-23 16:40:31,731]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-23 16:40:31,731]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:41:09,426]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
balancing!
	current map manager:
		current min nodes:40675
		current min depth:2904
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:2904
balancing!
	current map manager:
		current min nodes:40675
		current min depth:1673
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 287059968 bytes

[2021-09-23 16:41:09,427]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-23 17:03:59,669]mapper_test.py:79:[INFO]: run case "div"
[2021-09-23 17:03:59,669]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:59,669]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:00,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44683264 bytes

[2021-09-23 17:04:01,046]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-23 17:04:01,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:04:33,519]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
balancing!
	current map manager:
		current min nodes:40675
		current min depth:2904
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:2904
balancing!
	current map manager:
		current min nodes:40675
		current min depth:1673
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 277872640 bytes

[2021-09-23 17:04:33,520]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-23 18:05:09,223]mapper_test.py:79:[INFO]: run case "div"
[2021-09-23 18:05:09,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:05:09,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:05:10,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45019136 bytes

[2021-09-23 18:05:10,578]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-23 18:05:10,578]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:05:48,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
balancing!
	current map manager:
		current min nodes:40675
		current min depth:2904
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:2904
balancing!
	current map manager:
		current min nodes:40675
		current min depth:1673
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 287059968 bytes

[2021-09-23 18:05:48,060]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-27 16:32:23,306]mapper_test.py:79:[INFO]: run case "div"
[2021-09-27 16:32:23,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:23,307]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:24,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44687360 bytes

[2021-09-27 16:32:24,609]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-27 16:32:24,610]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:33:00,426]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
balancing!
	current map manager:
		current min nodes:40675
		current min depth:2904
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:2904
balancing!
	current map manager:
		current min nodes:40675
		current min depth:1673
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 286527488 bytes

[2021-09-27 16:33:00,427]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-27 17:39:11,687]mapper_test.py:79:[INFO]: run case "div"
[2021-09-27 17:39:11,687]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:11,687]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:12,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45268992 bytes

[2021-09-27 17:39:13,046]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-27 17:39:13,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:48,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
balancing!
	current map manager:
		current min nodes:40675
		current min depth:2904
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:2904
balancing!
	current map manager:
		current min nodes:40675
		current min depth:1674
rewriting!
	current map manager:
		current min nodes:40675
		current min depth:1674
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18040
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71709
score:100
	Report mapping result:
		klut_size()     :71732
		klut.num_gates():71602
		max delay       :612
		max area        :71709
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17502
		LUT fanins:3	 numbers :23821
		LUT fanins:4	 numbers :30279
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 286732288 bytes

[2021-09-27 17:39:48,395]mapper_test.py:220:[INFO]: area: 71602 level: 612
[2021-09-28 02:05:26,390]mapper_test.py:79:[INFO]: run case "div"
[2021-09-28 02:05:26,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:26,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:27,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44908544 bytes

[2021-09-28 02:05:27,714]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-28 02:05:27,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:06:03,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 290996224 bytes

[2021-09-28 02:06:03,199]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-28 16:45:07,245]mapper_test.py:79:[INFO]: run case "div"
[2021-09-28 16:45:07,246]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:07,246]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:08,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44457984 bytes

[2021-09-28 16:45:08,575]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-28 16:45:08,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:41,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 277610496 bytes

[2021-09-28 16:45:41,615]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-09-28 17:24:07,227]mapper_test.py:79:[INFO]: run case "div"
[2021-09-28 17:24:07,227]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:07,228]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:08,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44531712 bytes

[2021-09-28 17:24:08,557]mapper_test.py:156:[INFO]: area: 12627 level: 1427
[2021-09-28 17:24:08,557]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:41,590]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71412
score:100
	Report mapping result:
		klut_size()     :71430
		klut.num_gates():71300
		max delay       :612
		max area        :71412
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17318
		LUT fanins:3	 numbers :23592
		LUT fanins:4	 numbers :30390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 429600768 bytes

[2021-09-28 17:24:41,591]mapper_test.py:220:[INFO]: area: 71300 level: 612
[2021-10-09 10:39:55,839]mapper_test.py:79:[INFO]: run case "div"
[2021-10-09 10:39:55,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:55,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:57,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44453888 bytes

[2021-10-09 10:39:57,243]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-09 10:39:57,243]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:16,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1637
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:600
area :80531
score:100
	Report mapping result:
		klut_size()     :80505
		klut.num_gates():80375
		max delay       :600
		max area        :80531
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19589
		LUT fanins:3	 numbers :27561
		LUT fanins:4	 numbers :33225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 150056960 bytes

[2021-10-09 10:40:16,208]mapper_test.py:224:[INFO]: area: 80375 level: 600
[2021-10-09 11:22:33,299]mapper_test.py:79:[INFO]: run case "div"
[2021-10-09 11:22:33,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:33,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:34,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.12 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.13 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44470272 bytes

[2021-10-09 11:22:34,639]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-09 11:22:34,639]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:52,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1637
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:600
area :80540
score:100
	Report mapping result:
		klut_size()     :80503
		klut.num_gates():80373
		max delay       :600
		max area        :80540
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19588
		LUT fanins:3	 numbers :27561
		LUT fanins:4	 numbers :33224
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 168808448 bytes

[2021-10-09 11:22:52,984]mapper_test.py:224:[INFO]: area: 80373 level: 600
[2021-10-09 16:30:32,163]mapper_test.py:79:[INFO]: run case "div"
[2021-10-09 16:30:32,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:32,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:33,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.91 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44888064 bytes

[2021-10-09 16:30:33,610]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-09 16:30:33,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:41,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 62029824 bytes

[2021-10-09 16:30:41,157]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-09 16:47:41,671]mapper_test.py:79:[INFO]: run case "div"
[2021-10-09 16:47:41,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:41,672]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:42,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.10 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.89 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44576768 bytes

[2021-10-09 16:47:43,016]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-09 16:47:43,016]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:50,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 61911040 bytes

[2021-10-09 16:47:50,543]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-12 10:55:08,321]mapper_test.py:79:[INFO]: run case "div"
[2021-10-12 10:55:08,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:55:08,322]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:55:09,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44388352 bytes

[2021-10-12 10:55:09,745]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-12 10:55:09,746]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:55:44,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71660
score:100
	Report mapping result:
		klut_size()     :71658
		klut.num_gates():71528
		max delay       :612
		max area        :71660
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17310
		LUT fanins:3	 numbers :23530
		LUT fanins:4	 numbers :30688
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 199344128 bytes

[2021-10-12 10:55:44,827]mapper_test.py:224:[INFO]: area: 71528 level: 612
[2021-10-12 11:16:37,396]mapper_test.py:79:[INFO]: run case "div"
[2021-10-12 11:16:37,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:37,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:38,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44322816 bytes

[2021-10-12 11:16:38,788]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-12 11:16:38,789]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:58,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1637
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:600
area :80531
score:100
	Report mapping result:
		klut_size()     :80505
		klut.num_gates():80375
		max delay       :600
		max area        :80531
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19589
		LUT fanins:3	 numbers :27561
		LUT fanins:4	 numbers :33225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 149680128 bytes

[2021-10-12 11:16:58,736]mapper_test.py:224:[INFO]: area: 80375 level: 600
[2021-10-12 13:30:35,452]mapper_test.py:79:[INFO]: run case "div"
[2021-10-12 13:30:35,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:35,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:36,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.93 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44523520 bytes

[2021-10-12 13:30:36,863]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-12 13:30:36,863]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:31:12,641]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71660
score:100
	Report mapping result:
		klut_size()     :71658
		klut.num_gates():71528
		max delay       :612
		max area        :71660
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17310
		LUT fanins:3	 numbers :23530
		LUT fanins:4	 numbers :30688
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 199516160 bytes

[2021-10-12 13:31:12,641]mapper_test.py:224:[INFO]: area: 71528 level: 612
[2021-10-12 15:01:15,901]mapper_test.py:79:[INFO]: run case "div"
[2021-10-12 15:01:15,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:15,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:17,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44400640 bytes

[2021-10-12 15:01:17,380]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-12 15:01:17,380]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:52,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1673
	current map manager:
		current min nodes:40675
		current min depth:1673
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:612
area :71660
score:100
	Report mapping result:
		klut_size()     :71658
		klut.num_gates():71528
		max delay       :612
		max area        :71660
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17310
		LUT fanins:3	 numbers :23530
		LUT fanins:4	 numbers :30688
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 199790592 bytes

[2021-10-12 15:01:52,780]mapper_test.py:224:[INFO]: area: 71528 level: 612
[2021-10-12 18:46:02,614]mapper_test.py:79:[INFO]: run case "div"
[2021-10-12 18:46:02,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:46:02,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:46:03,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.93 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44519424 bytes

[2021-10-12 18:46:04,016]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-12 18:46:04,016]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:46:41,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1669
	current map manager:
		current min nodes:40675
		current min depth:1669
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:610
area :71289
score:100
	Report mapping result:
		klut_size()     :71310
		klut.num_gates():71180
		max delay       :610
		max area        :71289
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17467
		LUT fanins:3	 numbers :23271
		LUT fanins:4	 numbers :30442
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 145498112 bytes

[2021-10-12 18:46:41,843]mapper_test.py:224:[INFO]: area: 71180 level: 610
[2021-10-18 11:39:30,054]mapper_test.py:79:[INFO]: run case "div"
[2021-10-18 11:39:30,055]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:30,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:31,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.93 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44457984 bytes

[2021-10-18 11:39:31,465]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-18 11:39:31,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:40:09,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1669
	current map manager:
		current min nodes:40675
		current min depth:1669
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:610
area :71289
score:100
	Report mapping result:
		klut_size()     :71310
		klut.num_gates():71180
		max delay       :610
		max area        :71289
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17467
		LUT fanins:3	 numbers :23271
		LUT fanins:4	 numbers :30442
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 145629184 bytes

[2021-10-18 11:40:09,074]mapper_test.py:224:[INFO]: area: 71180 level: 610
[2021-10-18 12:03:19,584]mapper_test.py:79:[INFO]: run case "div"
[2021-10-18 12:03:19,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:19,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:20,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44580864 bytes

[2021-10-18 12:03:20,989]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-18 12:03:20,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:23,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 52580352 bytes

[2021-10-18 12:03:23,261]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-19 14:11:16,826]mapper_test.py:79:[INFO]: run case "div"
[2021-10-19 14:11:16,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:16,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:18,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44974080 bytes

[2021-10-19 14:11:18,211]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-19 14:11:18,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:20,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 52543488 bytes

[2021-10-19 14:11:20,506]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-22 13:30:56,247]mapper_test.py:79:[INFO]: run case "div"
[2021-10-22 13:30:56,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:56,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:57,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44335104 bytes

[2021-10-22 13:30:57,683]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-22 13:30:57,683]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:31:06,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 55574528 bytes

[2021-10-22 13:31:06,881]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-22 13:51:49,422]mapper_test.py:79:[INFO]: run case "div"
[2021-10-22 13:51:49,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:49,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:50,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44855296 bytes

[2021-10-22 13:51:50,811]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-22 13:51:50,811]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:59,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 55554048 bytes

[2021-10-22 13:51:59,996]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-22 14:01:37,777]mapper_test.py:79:[INFO]: run case "div"
[2021-10-22 14:01:37,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:37,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:39,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 45006848 bytes

[2021-10-22 14:01:39,166]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-22 14:01:39,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:41,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 52613120 bytes

[2021-10-22 14:01:41,442]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-22 14:04:58,523]mapper_test.py:79:[INFO]: run case "div"
[2021-10-22 14:04:58,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:58,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:59,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44703744 bytes

[2021-10-22 14:04:59,914]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-22 14:04:59,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:02,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
	Report mapping result:
		klut_size()     :18188
		klut.num_gates():18058
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5351
		LUT fanins:3	 numbers :3482
		LUT fanins:4	 numbers :9225
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 52555776 bytes

[2021-10-22 14:05:02,172]mapper_test.py:224:[INFO]: area: 18058 level: 1427
[2021-10-23 13:29:20,096]mapper_test.py:79:[INFO]: run case "div"
[2021-10-23 13:29:20,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:20,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:21,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44572672 bytes

[2021-10-23 13:29:21,512]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-23 13:29:21,512]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:55,533]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1669
	current map manager:
		current min nodes:40675
		current min depth:1669
process set_nodes_refs()
process derive_final_mapping()
delay:849
area :55591
score:100
	Report mapping result:
		klut_size()     :55660
		klut.num_gates():55530
		max delay       :849
		max area        :55591
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13778
		LUT fanins:3	 numbers :16207
		LUT fanins:4	 numbers :25545
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 144412672 bytes

[2021-10-23 13:29:55,534]mapper_test.py:224:[INFO]: area: 55530 level: 849
[2021-10-24 17:40:47,122]mapper_test.py:79:[INFO]: run case "div"
[2021-10-24 17:40:47,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:47,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:48,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44863488 bytes

[2021-10-24 17:40:48,536]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-24 17:40:48,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:41:24,236]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1669
	current map manager:
		current min nodes:40675
		current min depth:1669
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:849
area :55591
score:100
	Report mapping result:
		klut_size()     :55660
		klut.num_gates():55530
		max delay       :849
		max area        :55591
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13778
		LUT fanins:3	 numbers :16207
		LUT fanins:4	 numbers :25545
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 144248832 bytes

[2021-10-24 17:41:24,237]mapper_test.py:224:[INFO]: area: 55530 level: 849
[2021-10-24 18:01:13,641]mapper_test.py:79:[INFO]: run case "div"
[2021-10-24 18:01:13,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:13,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:14,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.91 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44376064 bytes

[2021-10-24 18:01:15,066]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-24 18:01:15,066]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:51,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:2904
	current map manager:
		current min nodes:40675
		current min depth:1669
	current map manager:
		current min nodes:40675
		current min depth:1669
process set_nodes_refs()
process derive_final_mapping()
delay:1427
area :18048
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:610
area :71289
score:100
	Report mapping result:
		klut_size()     :71310
		klut.num_gates():71180
		max delay       :610
		max area        :71289
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17467
		LUT fanins:3	 numbers :23271
		LUT fanins:4	 numbers :30442
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 145518592 bytes

[2021-10-24 18:01:51,712]mapper_test.py:224:[INFO]: area: 71180 level: 610
[2021-10-26 10:24:56,602]mapper_test.py:79:[INFO]: run case "div"
[2021-10-26 10:24:56,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:56,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:57,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44457984 bytes

[2021-10-26 10:24:58,001]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-26 10:24:58,001]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:01,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	current map manager:
		current min nodes:40675
		current min depth:4354
	Report mapping result:
		klut_size()     :19169
		klut.num_gates():19039
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :7366
		LUT fanins:4	 numbers :11572
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 53301248 bytes

[2021-10-26 10:25:01,283]mapper_test.py:224:[INFO]: area: 19039 level: 1427
[2021-10-26 10:58:53,900]mapper_test.py:79:[INFO]: run case "div"
[2021-10-26 10:58:53,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:53,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:55,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44453888 bytes

[2021-10-26 10:58:55,325]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-26 10:58:55,326]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:59:36,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :70499
		klut.num_gates():70369
		max delay       :610
		max area        :71289
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :216
		LUT fanins:3	 numbers :29157
		LUT fanins:4	 numbers :40996
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 148393984 bytes

[2021-10-26 10:59:36,092]mapper_test.py:224:[INFO]: area: 70369 level: 610
[2021-10-26 11:20:05,043]mapper_test.py:79:[INFO]: run case "div"
[2021-10-26 11:20:05,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:20:05,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:20:06,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.93 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44691456 bytes

[2021-10-26 11:20:06,473]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-26 11:20:06,473]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:20:43,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :59163
		klut.num_gates():59033
		max delay       :849
		max area        :55591
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :198
		LUT fanins:3	 numbers :25823
		LUT fanins:4	 numbers :33012
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 144302080 bytes

[2021-10-26 11:20:43,521]mapper_test.py:224:[INFO]: area: 59033 level: 849
[2021-10-26 12:18:12,118]mapper_test.py:79:[INFO]: run case "div"
[2021-10-26 12:18:12,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:12,119]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:13,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.01 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.91 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44478464 bytes

[2021-10-26 12:18:13,503]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-26 12:18:13,503]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:49,083]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :71310
		klut.num_gates():71180
		max delay       :610
		max area        :71289
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17467
		LUT fanins:3	 numbers :23271
		LUT fanins:4	 numbers :30442
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 145371136 bytes

[2021-10-26 12:18:49,084]mapper_test.py:224:[INFO]: area: 71180 level: 610
[2021-10-26 14:12:30,454]mapper_test.py:79:[INFO]: run case "div"
[2021-10-26 14:12:30,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:30,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:31,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44613632 bytes

[2021-10-26 14:12:31,854]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-26 14:12:31,854]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:34,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :19169
		klut.num_gates():19039
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :101
		LUT fanins:3	 numbers :7366
		LUT fanins:4	 numbers :11572
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 53407744 bytes

[2021-10-26 14:12:34,497]mapper_test.py:224:[INFO]: area: 19039 level: 1427
[2021-10-29 16:09:35,124]mapper_test.py:79:[INFO]: run case "div"
[2021-10-29 16:09:35,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:35,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:36,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44347392 bytes

[2021-10-29 16:09:36,514]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-10-29 16:09:36,514]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:39,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :32244
		klut.num_gates():32114
		max delay       :1428
		max area        :32099
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :107
		LUT fanins:3	 numbers :11704
		LUT fanins:4	 numbers :20303
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
Peak memory: 53432320 bytes

[2021-10-29 16:09:39,348]mapper_test.py:224:[INFO]: area: 32114 level: 1428
[2021-11-03 09:51:00,337]mapper_test.py:79:[INFO]: run case "div"
[2021-11-03 09:51:00,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:00,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:01,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.94 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44453888 bytes

[2021-11-03 09:51:01,759]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-03 09:51:01,759]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:07,378]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :32244
		klut.num_gates():32114
		max delay       :1427
		max area        :18048
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :107
		LUT fanins:3	 numbers :11704
		LUT fanins:4	 numbers :20303
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig_output.v
	Peak memory: 61923328 bytes

[2021-11-03 09:51:07,378]mapper_test.py:226:[INFO]: area: 32114 level: 1427
[2021-11-03 10:03:07,008]mapper_test.py:79:[INFO]: run case "div"
[2021-11-03 10:03:07,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:07,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:08,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.94 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44974080 bytes

[2021-11-03 10:03:08,416]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-03 10:03:08,416]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:14,818]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :37683
		klut.num_gates():37553
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :16578
		LUT fanins:4	 numbers :20869
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig_output.v
	Peak memory: 62341120 bytes

[2021-11-03 10:03:14,819]mapper_test.py:226:[INFO]: area: 37553 level: 1427
[2021-11-03 13:43:06,244]mapper_test.py:79:[INFO]: run case "div"
[2021-11-03 13:43:06,245]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:06,245]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:07,565]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.94 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44605440 bytes

[2021-11-03 13:43:07,658]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-03 13:43:07,658]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:14,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :37683
		klut.num_gates():37553
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :16578
		LUT fanins:4	 numbers :20869
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig_output.v
	Peak memory: 62296064 bytes

[2021-11-03 13:43:14,062]mapper_test.py:226:[INFO]: area: 37553 level: 1427
[2021-11-03 13:49:22,190]mapper_test.py:79:[INFO]: run case "div"
[2021-11-03 13:49:22,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:22,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:23,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.12 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44732416 bytes

[2021-11-03 13:49:23,629]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-03 13:49:23,629]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:30,055]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :37683
		klut.num_gates():37553
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :16578
		LUT fanins:4	 numbers :20869
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig_output.v
	Peak memory: 62189568 bytes

[2021-11-03 13:49:30,056]mapper_test.py:226:[INFO]: area: 37553 level: 1427
[2021-11-04 15:56:14,651]mapper_test.py:79:[INFO]: run case "div"
[2021-11-04 15:56:14,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:14,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:16,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.94 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44945408 bytes

[2021-11-04 15:56:16,125]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-04 15:56:16,125]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:22,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :29085
		klut.num_gates():28955
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :11095
		LUT fanins:4	 numbers :17769
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig_output.v
	Peak memory: 61837312 bytes

[2021-11-04 15:56:22,624]mapper_test.py:226:[INFO]: area: 28955 level: 1427
[2021-11-16 12:27:37,421]mapper_test.py:79:[INFO]: run case "div"
[2021-11-16 12:27:37,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:37,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:38,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.93 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44437504 bytes

[2021-11-16 12:27:38,816]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-16 12:27:38,816]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:42,076]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.951637 secs
	Report mapping result:
		klut_size()     :29085
		klut.num_gates():28955
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :11095
		LUT fanins:4	 numbers :17769
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 53420032 bytes

[2021-11-16 12:27:42,077]mapper_test.py:228:[INFO]: area: 28955 level: 1427
[2021-11-16 14:16:33,291]mapper_test.py:79:[INFO]: run case "div"
[2021-11-16 14:16:33,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:33,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:34,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.96 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44494848 bytes

[2021-11-16 14:16:34,764]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-16 14:16:34,764]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:38,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.974078 secs
	Report mapping result:
		klut_size()     :29085
		klut.num_gates():28955
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :11095
		LUT fanins:4	 numbers :17769
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 53301248 bytes

[2021-11-16 14:16:38,078]mapper_test.py:228:[INFO]: area: 28955 level: 1427
[2021-11-16 14:22:53,290]mapper_test.py:79:[INFO]: run case "div"
[2021-11-16 14:22:53,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:53,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:54,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.94 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44621824 bytes

[2021-11-16 14:22:54,740]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-16 14:22:54,740]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:58,059]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.982609 secs
	Report mapping result:
		klut_size()     :29085
		klut.num_gates():28955
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :91
		LUT fanins:3	 numbers :11095
		LUT fanins:4	 numbers :17769
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 53391360 bytes

[2021-11-16 14:22:58,060]mapper_test.py:228:[INFO]: area: 28955 level: 1427
[2021-11-17 16:35:33,024]mapper_test.py:79:[INFO]: run case "div"
[2021-11-17 16:35:33,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:33,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:34,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.17 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.14 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.03 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.19 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.18 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     1.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44511232 bytes

[2021-11-17 16:35:34,579]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-17 16:35:34,579]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:37,957]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 1.00177 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 54661120 bytes

[2021-11-17 16:35:37,958]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-18 10:18:02,838]mapper_test.py:79:[INFO]: run case "div"
[2021-11-18 10:18:02,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:02,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:04,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44527616 bytes

[2021-11-18 10:18:04,229]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-18 10:18:04,229]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:08,218]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 1.78173 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18050
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 65630208 bytes

[2021-11-18 10:18:08,218]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-23 16:10:53,512]mapper_test.py:79:[INFO]: run case "div"
[2021-11-23 16:10:53,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:53,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:54,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44548096 bytes

[2021-11-23 16:10:54,942]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-23 16:10:54,942]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:58,919]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 1.73591 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18050
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 64856064 bytes

[2021-11-23 16:10:58,920]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-23 16:41:51,624]mapper_test.py:79:[INFO]: run case "div"
[2021-11-23 16:41:51,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:51,625]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:52,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44720128 bytes

[2021-11-23 16:41:53,016]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-23 16:41:53,016]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:56,953]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 1.73199 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18050
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 64839680 bytes

[2021-11-23 16:41:56,954]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-24 11:38:23,912]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 11:38:23,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:23,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:25,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44695552 bytes

[2021-11-24 11:38:25,291]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 11:38:25,291]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:27,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.035865 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 52793344 bytes

[2021-11-24 11:38:27,507]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-24 12:01:38,341]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 12:01:38,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:38,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:39,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44662784 bytes

[2021-11-24 12:01:39,717]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 12:01:39,717]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:41,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.035284 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 52850688 bytes

[2021-11-24 12:01:41,913]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-24 12:05:14,561]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 12:05:14,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:14,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:15,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44646400 bytes

[2021-11-24 12:05:15,940]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 12:05:15,940]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:19,056]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.944617 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 54751232 bytes

[2021-11-24 12:05:19,057]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-24 12:10:58,943]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 12:10:58,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:58,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:00,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.01 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44576768 bytes

[2021-11-24 12:11:00,316]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 12:11:00,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:02,777]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
[i] total time =  0.33 secs
Mapping time: 0.32975 secs
	Report mapping result:
		klut_size()     :8678
		klut.num_gates():8548
		max delay       :2119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :197
		LUT fanins:3	 numbers :4048
		LUT fanins:4	 numbers :4303
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 142307328 bytes

[2021-11-24 12:11:02,778]mapper_test.py:228:[INFO]: area: 8548 level: 2119
[2021-11-24 12:57:13,064]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 12:57:13,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:13,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:14,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.16 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44478464 bytes

[2021-11-24 12:57:14,449]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 12:57:14,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:17,552]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.945763 secs
	Report mapping result:
		klut_size()     :18180
		klut.num_gates():18050
		max delay       :1427
		max area        :18040
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5362
		LUT fanins:3	 numbers :3470
		LUT fanins:4	 numbers :9218
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 54812672 bytes

[2021-11-24 12:57:17,553]mapper_test.py:228:[INFO]: area: 18050 level: 1427
[2021-11-24 13:06:12,318]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 13:06:12,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:12,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:13,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44408832 bytes

[2021-11-24 13:06:13,696]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 13:06:13,696]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:52,547]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.948331 secs
Mapping time: 2.61043 secs
	Report mapping result:
		klut_size()     :71745
		klut.num_gates():71615
		max delay       :611
		max area        :71730
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17581
		LUT fanins:3	 numbers :23677
		LUT fanins:4	 numbers :30357
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 153575424 bytes

[2021-11-24 13:06:52,548]mapper_test.py:228:[INFO]: area: 71615 level: 611
[2021-11-24 13:29:28,381]mapper_test.py:79:[INFO]: run case "div"
[2021-11-24 13:29:28,382]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:28,382]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:29,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   40546.  Ch =     0.  Total mem =    5.60 MB. Peak cut mem =    0.21 MB.
P:  Del = 1427.00.  Ar =   18303.0.  Edge =    58491.  Cut =   408149.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   16790.0.  Edge =    57236.  Cut =   373600.  T =     0.13 sec
P:  Del = 1427.00.  Ar =   19639.0.  Edge =    56750.  Cut =   419141.  T =     0.14 sec
E:  Del = 1427.00.  Ar =   17244.0.  Edge =    53848.  Cut =   419141.  T =     0.02 sec
F:  Del = 1427.00.  Ar =   14655.0.  Edge =    47154.  Cut =   340236.  T =     0.11 sec
E:  Del = 1427.00.  Ar =   13445.0.  Edge =    44719.  Cut =   340236.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12682.0.  Edge =    40792.  Cut =   320413.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12672.0.  Edge =    40782.  Cut =   320413.  T =     0.02 sec
A:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.17 sec
E:  Del = 1427.00.  Ar =   12627.0.  Edge =    40703.  Cut =   324027.  T =     0.02 sec
Total time =     0.92 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %
Peak memory: 44359680 bytes

[2021-11-24 13:29:29,753]mapper_test.py:160:[INFO]: area: 12627 level: 1427
[2021-11-24 13:29:29,754]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:05,090]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
Mapping time: 0.035711 secs
Mapping time: 0.138645 secs
	Report mapping result:
		klut_size()     :71745
		klut.num_gates():71615
		max delay       :611
		max area        :71730
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17581
		LUT fanins:3	 numbers :23677
		LUT fanins:4	 numbers :30357
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v
	Peak memory: 148611072 bytes

[2021-11-24 13:30:05,091]mapper_test.py:228:[INFO]: area: 71615 level: 611
