Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:20:08 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 12:20:08 Sat May 02 2020  | shift_r -flatten_hierarchy rebuilt                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 12:20:13 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:20:15 Sat May 02 2020  | Report Synthesis Utilization of right_slow                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:07s


