/*
 * Copyright 2020-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <dt-bindings/clock/s32g-clock.h>
#include <dt-bindings/ddr-errata/s32-ddr-errata.h>

/dts-v1/;
#include "s32g.dtsi"
/ {
	model = "NXP S32G2";
	compatible = "nxp,s32g2";

	reserved-memory {
		ddr_errata_reserved: ddr@85000000 {
			reg = <0x0 DDR_ERRATA_REGION_BASE
				   0x0 DDR_ERRATA_REGION_SIZE>; /* 4 KB */
			no-map;
		};
	};
};

&mc_cgm0 {
	clocks = <&plat_clks S32GEN1_CLK_XBAR_2X>,
		<&plat_clks S32GEN1_CLK_SERDES_REF>,
		<&plat_clks S32GEN1_CLK_PER>,
		<&plat_clks S32GEN1_CLK_FTM0_REF>,
		<&plat_clks S32GEN1_CLK_FTM1_REF>,
		<&plat_clks S32GEN1_CLK_CAN_PE>,
		<&plat_clks S32GEN1_CLK_LIN_BAUD>,
		<&plat_clks S32GEN1_CLK_SPI>,
		<&plat_clks S32GEN1_CLK_SDHC>,
		<&plat_clks S32GEN1_CLK_QSPI_2X>;
};

&ocotp {
	compatible = "nxp,s32g-ocotp";
};

&ddr_errata {
	memory-region = <&ddr_errata_reserved>;
	status = "okay";
};
