// Seed: 2442129088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  wire id_6;
  wire [-1 : 1] id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9,
    input tri1 id_10
);
  logic id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
