head	1.1;
branch	1.1.1;
access;
symbols
	SMP:1.1.1.1.0.2
	SMP_bp:1.1.1.1
	PsionNB2-0_02:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2005.05.13.22.07.14;	author jballance;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2005.05.13.22.07.14;	author jballance;	state Exp;
branches;
next	;


desc
@@



1.1
log
@Initial revision
@
text
@PCI_Features
  Bit 0: Special cycles supported
  Bit 1: Memory read/write supported
  Bit 2: Failed transfers may cause aborts
  Bit 3: Host bridge is fast back-to-back capable

PCI_ReadConfigByte
PCI_ReadConfigHalfword
PCI_ReadConfigWord
PCI_WriteConfigByte
PCI_WriteConfigHalfword
PCI_WriteConfigWord

uint32_t PCI_AddressInfo(int reason)
0: IO base
1: IO size
2: IO offset (physical address minus PCI address)
3: Memory base
4: Memory size
5: Memory offset (physical address minus PCI address)
6: RAM PCI address

PCI_SpecialCycle(uint32_t message)

PCI_SlotNumber(int bus, int dev)

PCI_ReadMemory(unsigned flags, uint32_t pciaddr, uint32_t length, void *buffer)
     flags: bit 3 => prefetchable

PCI_WriteMemory(unsigned flags, uint32_t pciaddr, uint32_t length, void *buffer)@


1.1.1.1
log
@nitial import.. not functional yet

@
text
@@
