0.7
2020.2
Nov 18 2020
09:47:47
D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.sim/sim_1/synth/func/xsim/top_func_synth.v,1611024702,verilog,,,,glbl;top;ws2812,,,,,,,,
