always @(posedge clk) begin
    if (ena)
        q <= d;
endmodule