<root><simulation><result_generated_time />2023-05-17 18:58:22<layer><layer_spec />{'B': 1, 'K': 2048, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 1048576, 'I': 25088, 'O': 100352}<total_data_reuse />{'W': 49, 'I': 2048.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [49, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('K', 4)], [('K', 4)]], [], []]<I />[[[('K', 4)], [('K', 4)]], [[('OY', 7)], [('OY', 7)]], [], []]<O />[[], [[('K', 4), ('OY', 7)], [('K', 4), ('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('C', 4), ('C', 128), ('OX', 7), ('K', 32)], []]<I />[[('K', 4), ('C', 4)], [('C', 128), ('OX', 7), ('K', 32)], []]<O />[[('K', 4), ('C', 4), ('C', 128)], [('OX', 7), ('K', 32)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 7, 1], 'I': [16.0, 4.0, 32.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 8388608, 8388608], 'I': [32, 1404928, 1404928], 'O': [32, 5619712, 5619712], 'O_partial': [32, 0, 0], 'O_final': [0, 5619712, 5619712]}<actual_mem_utilization_individual />{'W': [0.06, 0.25, 0.0], 'I': [0.06, 0.04, 0.0], 'O': [0.06, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.46, 0.0], 'I': [0.06, 0.46, 0.0], 'O': [0.06, 0.46, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 8388608], 'I': [8, 1404928, 1404928], 'O': [32, 802816, 5619712], 'O_partial': [32, 0, 0], 'O_final': [0, 802816, 5619712]}<total_unit_count />{'W': [784, 16, 1, 1], 'I': [784, 49, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [49, 49, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7340032, 7340032], [7340032, 1048576], [1048576, 0]]<I />[[802816, 802816], [802816, 25088], [25088, 0]]<O />[[(51279872, 51380224), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(51279872, 51380224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[917504, 917504], [114688, 16384], [4096, 0]]<I />[[100352, 100352], [12544, 392], [98, 0]]<O />[[(6409984, 6422528), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([6409984, 6422528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />15728640</mac_count></basic_info><energy><total_energy />113130186.4<mem_energy_breakdown><W />[642.8, 13596.4, 5455.3]<I />[70.3, 1357.0, 130.5]<O />[4499.5, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />786432.0<total />113103601.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.735<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.96<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />477881<latency_cycle_without_data_loading />458752<ideal_computing_cycle />458752<data_loading><load_cycle_total />19129<load_cycle_individual />{'W': [1, 16384, 0], 'I': [4, 2744, 0]}<load_cycle_combined />{'W': 16384, 'I': 2744}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-458751], [-458748, -344061], [-458752, -458752]], 'I': [[-458751], [-458736, -372723], [-458752, -458752]], 'O': [[-458752], [-458752, -447776], [-447776, -456008]]}<mem_stall_cycle_shared />{'W': [[-458751], [-458748, 0], [0, 0]], 'I': [[-458751], [-458736, 0], [0, 0]], 'O': [[-458752], [-458752, -447776], [-447776, -456008]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 8388608, 8388608], 'I': [32, 1404928, 1404928], 'O': [32, 5619712, 5619712], 'O_partial': [32, 0, 0], 'O_final': [0, 5619712, 5619712]}<data_size_each_level_total />{'W': [512, 8388608, 8388608], 'I': [1568, 1404928, 1404928], 'O': [25088, 5619712, 5619712]}<loop_cycles_each_level />{'W': [4, 458752, 458752], 'I': [16, 458752, 458752], 'O': [2048, 458752, 458752]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 32, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 18.3]], 'I': [[8.0, 2.0], [98.0, 3.1], [3.1, 3.1]], 'O': [[8.0, 0.0], [12.2, 12.2], [12.2, 12.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 18.3]], 'I': [[8.0, 2.0], [98.0, 98.0], [98.0, 3.1]], 'O': [[8.0, 8.0], [6272.0, 12.2], [12.2, 12.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 0]], 'I': [[8.0, 2.0], [98.0, 3.1], [3.1, 0]], 'O': [[8.0, 0.0], [12.2, 12.2], [12.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [238.2, 33.6], [21.3, 12.2]], 'I': [[8.0, 2.0], [238.2, 33.6], [21.3, 12.2]], 'O': [[8.0, 0.0], [238.2, 33.6], [21.3, 12.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 458752], [4, 4, 114688], [458752, 458752, 1]], 'I': [[1, 1, 458752], [16, 16, 28672], [458752, 458752, 1]], 'O': [[1, 1, 458752], [2048, 2048, 224], [458752, 458752, 1]]}<trans_time_real />{'W': [[0, 1, 458752], [[0, 4, 114688], [1, 4, 114688]], [[16384, 458752, 1], [4096, 458752, 1]]], 'I': [[0, 1, 458752], [[0, 16, 28672], [3, 16, 28672]], [[2744, 458752, 1], [686, 458752, 1]]], 'O': [[0, 1, 458752], [[0, 2048, 224], [49, 2048, 224]], [[10976, 458752, 1], [2744, 458752, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-442368, -454656]], 'I': [[-1], [-16, -13], [-456008, -458066]], 'O': [[-1], [-2048, -1999], [-447776, -456008]]}<single_stall_count />{'W': [458751, 114687, 0], 'I': [458751, 28671, 0], 'O': [458752, 224, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [10976, 0]}, 1: {'W': [114687, 0], 'I': [86013, 0], 'O': [10976, 10976]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-458752, -458752], [-447776, -458752]], 1: [[-258052, -458752], [-447776, -447776]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>