[ { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 1, "InstName" : "top", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "ModuleLine" : 1, "ModuleName" : "top", "SubInsts" : [ { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 88, "InstName" : "u0", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 36751, "ModuleName" : "Gowin_PicoRV32_Top", "SubInsts" : [ { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39238, "InstName" : "core", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "picorv32" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39367, "InstName" : "itcm", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "picosoc_itcm" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39380, "InstName" : "dtcm", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "picosoc_dtcm" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39405, "InstName" : "simpleuart", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "simpleuart" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39432, "InstName" : "wb", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "wishbone_bus" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39466, "InstName" : "wbuart_ins", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "wbuart" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39485, "InstName" : "wbgpio_ins", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "wb_gpio" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39565, "InstName" : "u_dm", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "s_debug_module" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39617, "InstName" : "wb_intercon", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "wisbhone_intercon" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "InstLine" : 39649, "InstName" : "u_dualportspi", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/gowin_picorv32/gowin_picorv32.v", "ModuleLine" : 1, "ModuleName" : "advspi_top" } ] }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 118, "InstName" : "u1", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/yuyin.v", "ModuleLine" : 1, "ModuleName" : "yuyin" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 136, "InstName" : "u2", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/us015.v", "ModuleLine" : 1, "ModuleName" : "us015" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 157, "InstName" : "u3", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/wbrgb.v", "ModuleLine" : 1, "ModuleName" : "wbrgb" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 181, "InstName" : "u4", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/us015.v", "ModuleLine" : 1, "ModuleName" : "us015" }, { "InstFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/top.v", "InstLine" : 202, "InstName" : "u5", "ModuleFile" : "F:/fpga_last_test/xitongtiaoshi/yuyin/src/smbus906.v", "ModuleLine" : 1, "ModuleName" : "smbus906" } ] } ]