ARM GAS  /tmp/ccS4fgga.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB220:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccS4fgga.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 73 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 73 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 73 3 view .LVU3
ARM GAS  /tmp/ccS4fgga.s 			page 3


  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 73 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 73 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 74 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 74 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 74 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 74 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 74 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 81 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE220:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL0:
  93              	.LFB221:
ARM GAS  /tmp/ccS4fgga.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 90 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 90 1 is_stmt 0 view .LVU15
  99 0000 00B5     		push	{lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 89B0     		sub	sp, sp, #36
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 91 3 is_stmt 1 view .LVU16
 107              		.loc 1 91 20 is_stmt 0 view .LVU17
 108 0004 0023     		movs	r3, #0
 109 0006 0393     		str	r3, [sp, #12]
 110 0008 0493     		str	r3, [sp, #16]
 111 000a 0593     		str	r3, [sp, #20]
 112 000c 0693     		str	r3, [sp, #24]
 113 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 92 3 is_stmt 1 view .LVU18
 115              		.loc 1 92 10 is_stmt 0 view .LVU19
 116 0010 0268     		ldr	r2, [r0]
 117              		.loc 1 92 5 view .LVU20
 118 0012 03F18043 		add	r3, r3, #1073741824
 119 0016 03F59033 		add	r3, r3, #73728
 120 001a 9A42     		cmp	r2, r3
 121 001c 02D0     		beq	.L8
 122              	.LVL1:
 123              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccS4fgga.s 			page 5


 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 124              		.loc 1 115 1 view .LVU21
 125 001e 09B0     		add	sp, sp, #36
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 4
 129              		@ sp needed
 130 0020 5DF804FB 		ldr	pc, [sp], #4
 131              	.LVL2:
 132              	.L8:
 133              	.LCFI5:
 134              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 98 5 is_stmt 1 view .LVU22
 136              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 98 5 view .LVU23
 138 0024 0021     		movs	r1, #0
 139 0026 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 98 5 view .LVU24
 141 0028 03F58C33 		add	r3, r3, #71680
 142 002c 5A6C     		ldr	r2, [r3, #68]
 143 002e 42F48072 		orr	r2, r2, #256
 144 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 98 5 view .LVU25
 146 0034 5A6C     		ldr	r2, [r3, #68]
 147 0036 02F48072 		and	r2, r2, #256
 148 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 98 5 view .LVU26
 150 003c 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 98 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 100 5 view .LVU28
 154              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU29
 156 003e 0291     		str	r1, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 100 5 view .LVU30
 158 0040 1A6B     		ldr	r2, [r3, #48]
 159 0042 42F00202 		orr	r2, r2, #2
 160 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU31
 162 0048 1B6B     		ldr	r3, [r3, #48]
 163 004a 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccS4fgga.s 			page 6


 164 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 100 5 view .LVU32
 166 0050 029B     		ldr	r3, [sp, #8]
 167              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 104 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 104 25 is_stmt 0 view .LVU35
 171 0052 0123     		movs	r3, #1
 172 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 105 5 is_stmt 1 view .LVU36
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 105 26 is_stmt 0 view .LVU37
 175 0056 0323     		movs	r3, #3
 176 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 106 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 107 5 view .LVU39
 179 005a 03A9     		add	r1, sp, #12
 180 005c 0148     		ldr	r0, .L9
 181              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 107 5 is_stmt 0 view .LVU40
 183 005e FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL4:
 185              		.loc 1 115 1 view .LVU41
 186 0062 DCE7     		b	.L5
 187              	.L10:
 188              		.align	2
 189              	.L9:
 190 0064 00040240 		.word	1073873920
 191              		.cfi_endproc
 192              	.LFE221:
 194              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_ADC_MspDeInit
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	HAL_ADC_MspDeInit:
 202              	.LVL5:
 203              	.LFB222:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 204              		.loc 1 124 1 is_stmt 1 view -0
ARM GAS  /tmp/ccS4fgga.s 			page 7


 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		.loc 1 124 1 is_stmt 0 view .LVU43
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI6:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 214              		.loc 1 125 3 is_stmt 1 view .LVU44
 215              		.loc 1 125 10 is_stmt 0 view .LVU45
 216 0002 0268     		ldr	r2, [r0]
 217              		.loc 1 125 5 view .LVU46
 218 0004 064B     		ldr	r3, .L15
 219 0006 9A42     		cmp	r2, r3
 220 0008 00D0     		beq	.L14
 221              	.LVL6:
 222              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** }
 223              		.loc 1 143 1 view .LVU47
 224 000a 08BD     		pop	{r3, pc}
 225              	.LVL7:
 226              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 131 5 is_stmt 1 view .LVU48
 228 000c 054A     		ldr	r2, .L15+4
 229 000e 536C     		ldr	r3, [r2, #68]
 230 0010 23F48073 		bic	r3, r3, #256
 231 0014 5364     		str	r3, [r2, #68]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 136 5 view .LVU49
 233 0016 0121     		movs	r1, #1
 234 0018 0348     		ldr	r0, .L15+8
 235              	.LVL8:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 136 5 is_stmt 0 view .LVU50
 237 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 238              	.LVL9:
 239              		.loc 1 143 1 view .LVU51
ARM GAS  /tmp/ccS4fgga.s 			page 8


 240 001e F4E7     		b	.L11
 241              	.L16:
 242              		.align	2
 243              	.L15:
 244 0020 00200140 		.word	1073815552
 245 0024 00380240 		.word	1073887232
 246 0028 00040240 		.word	1073873920
 247              		.cfi_endproc
 248              	.LFE222:
 250              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_I2C_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_I2C_MspInit:
 258              	.LVL10:
 259              	.LFB223:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** /**
 146:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 147:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 148:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 149:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32f4xx_hal_msp.c **** */
 151:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 152:Core/Src/stm32f4xx_hal_msp.c **** {
 260              		.loc 1 152 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 32
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 152 1 is_stmt 0 view .LVU53
 265 0000 30B5     		push	{r4, r5, lr}
 266              	.LCFI7:
 267              		.cfi_def_cfa_offset 12
 268              		.cfi_offset 4, -12
 269              		.cfi_offset 5, -8
 270              		.cfi_offset 14, -4
 271 0002 89B0     		sub	sp, sp, #36
 272              	.LCFI8:
 273              		.cfi_def_cfa_offset 48
 153:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 274              		.loc 1 153 3 is_stmt 1 view .LVU54
 275              		.loc 1 153 20 is_stmt 0 view .LVU55
 276 0004 0023     		movs	r3, #0
 277 0006 0393     		str	r3, [sp, #12]
 278 0008 0493     		str	r3, [sp, #16]
 279 000a 0593     		str	r3, [sp, #20]
 280 000c 0693     		str	r3, [sp, #24]
 281 000e 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 282              		.loc 1 154 3 is_stmt 1 view .LVU56
 283              		.loc 1 154 10 is_stmt 0 view .LVU57
 284 0010 0268     		ldr	r2, [r0]
 285              		.loc 1 154 5 view .LVU58
 286 0012 144B     		ldr	r3, .L21
 287 0014 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccS4fgga.s 			page 9


 288 0016 01D0     		beq	.L20
 289              	.LVL11:
 290              	.L17:
 155:Core/Src/stm32f4xx_hal_msp.c ****   {
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 163:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 164:Core/Src/stm32f4xx_hal_msp.c ****     */
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   }
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c **** }
 291              		.loc 1 180 1 view .LVU59
 292 0018 09B0     		add	sp, sp, #36
 293              	.LCFI9:
 294              		.cfi_remember_state
 295              		.cfi_def_cfa_offset 12
 296              		@ sp needed
 297 001a 30BD     		pop	{r4, r5, pc}
 298              	.LVL12:
 299              	.L20:
 300              	.LCFI10:
 301              		.cfi_restore_state
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 302              		.loc 1 160 5 is_stmt 1 view .LVU60
 303              	.LBB6:
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 304              		.loc 1 160 5 view .LVU61
 305 001c 0025     		movs	r5, #0
 306 001e 0195     		str	r5, [sp, #4]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 307              		.loc 1 160 5 view .LVU62
 308 0020 114C     		ldr	r4, .L21+4
 309 0022 236B     		ldr	r3, [r4, #48]
 310 0024 43F00203 		orr	r3, r3, #2
 311 0028 2363     		str	r3, [r4, #48]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 312              		.loc 1 160 5 view .LVU63
 313 002a 236B     		ldr	r3, [r4, #48]
 314 002c 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccS4fgga.s 			page 10


 315 0030 0193     		str	r3, [sp, #4]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 316              		.loc 1 160 5 view .LVU64
 317 0032 019B     		ldr	r3, [sp, #4]
 318              	.LBE6:
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 319              		.loc 1 160 5 view .LVU65
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 320              		.loc 1 165 5 view .LVU66
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 321              		.loc 1 165 25 is_stmt 0 view .LVU67
 322 0034 C023     		movs	r3, #192
 323 0036 0393     		str	r3, [sp, #12]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 166 5 is_stmt 1 view .LVU68
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 166 26 is_stmt 0 view .LVU69
 326 0038 1223     		movs	r3, #18
 327 003a 0493     		str	r3, [sp, #16]
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 328              		.loc 1 167 5 is_stmt 1 view .LVU70
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 329              		.loc 1 168 5 view .LVU71
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 330              		.loc 1 168 27 is_stmt 0 view .LVU72
 331 003c 0323     		movs	r3, #3
 332 003e 0693     		str	r3, [sp, #24]
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 333              		.loc 1 169 5 is_stmt 1 view .LVU73
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 334              		.loc 1 169 31 is_stmt 0 view .LVU74
 335 0040 0423     		movs	r3, #4
 336 0042 0793     		str	r3, [sp, #28]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 170 5 is_stmt 1 view .LVU75
 338 0044 03A9     		add	r1, sp, #12
 339 0046 0948     		ldr	r0, .L21+8
 340              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 170 5 is_stmt 0 view .LVU76
 342 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 343              	.LVL14:
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 344              		.loc 1 173 5 is_stmt 1 view .LVU77
 345              	.LBB7:
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 346              		.loc 1 173 5 view .LVU78
 347 004c 0295     		str	r5, [sp, #8]
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 348              		.loc 1 173 5 view .LVU79
 349 004e 236C     		ldr	r3, [r4, #64]
 350 0050 43F40013 		orr	r3, r3, #2097152
 351 0054 2364     		str	r3, [r4, #64]
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 352              		.loc 1 173 5 view .LVU80
 353 0056 236C     		ldr	r3, [r4, #64]
 354 0058 03F40013 		and	r3, r3, #2097152
ARM GAS  /tmp/ccS4fgga.s 			page 11


 355 005c 0293     		str	r3, [sp, #8]
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 356              		.loc 1 173 5 view .LVU81
 357 005e 029B     		ldr	r3, [sp, #8]
 358              	.LBE7:
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 359              		.loc 1 173 5 discriminator 1 view .LVU82
 360              		.loc 1 180 1 is_stmt 0 view .LVU83
 361 0060 DAE7     		b	.L17
 362              	.L22:
 363 0062 00BF     		.align	2
 364              	.L21:
 365 0064 00540040 		.word	1073763328
 366 0068 00380240 		.word	1073887232
 367 006c 00040240 		.word	1073873920
 368              		.cfi_endproc
 369              	.LFE223:
 371              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 372              		.align	1
 373              		.global	HAL_I2C_MspDeInit
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	HAL_I2C_MspDeInit:
 379              	.LVL15:
 380              	.LFB224:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c **** /**
 183:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 184:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 186:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32f4xx_hal_msp.c **** */
 188:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 189:Core/Src/stm32f4xx_hal_msp.c **** {
 381              		.loc 1 189 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 385              		.loc 1 190 3 view .LVU85
 386              		.loc 1 190 10 is_stmt 0 view .LVU86
 387 0000 0268     		ldr	r2, [r0]
 388              		.loc 1 190 5 view .LVU87
 389 0002 0A4B     		ldr	r3, .L30
 390 0004 9A42     		cmp	r2, r3
 391 0006 00D0     		beq	.L29
 392 0008 7047     		bx	lr
 393              	.L29:
 189:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 394              		.loc 1 189 1 view .LVU88
 395 000a 10B5     		push	{r4, lr}
 396              	.LCFI11:
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 4, -8
 399              		.cfi_offset 14, -4
 191:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccS4fgga.s 			page 12


 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 400              		.loc 1 196 5 is_stmt 1 view .LVU89
 401 000c 084A     		ldr	r2, .L30+4
 402 000e 136C     		ldr	r3, [r2, #64]
 403 0010 23F40013 		bic	r3, r3, #2097152
 404 0014 1364     		str	r3, [r2, #64]
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 199:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 200:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 201:Core/Src/stm32f4xx_hal_msp.c ****     */
 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 405              		.loc 1 202 5 view .LVU90
 406 0016 074C     		ldr	r4, .L30+8
 407 0018 4021     		movs	r1, #64
 408 001a 2046     		mov	r0, r4
 409              	.LVL16:
 410              		.loc 1 202 5 is_stmt 0 view .LVU91
 411 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 412              	.LVL17:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 413              		.loc 1 204 5 is_stmt 1 view .LVU92
 414 0020 8021     		movs	r1, #128
 415 0022 2046     		mov	r0, r4
 416 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 417              	.LVL18:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c ****   }
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c **** }
 418              		.loc 1 211 1 is_stmt 0 view .LVU93
 419 0028 10BD     		pop	{r4, pc}
 420              	.L31:
 421 002a 00BF     		.align	2
 422              	.L30:
 423 002c 00540040 		.word	1073763328
 424 0030 00380240 		.word	1073887232
 425 0034 00040240 		.word	1073873920
 426              		.cfi_endproc
 427              	.LFE224:
 429              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 430              		.align	1
 431              		.global	HAL_TIM_Base_MspInit
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	HAL_TIM_Base_MspInit:
 437              	.LVL19:
 438              	.LFB225:
ARM GAS  /tmp/ccS4fgga.s 			page 13


 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c **** /**
 214:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 215:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 216:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 217:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 218:Core/Src/stm32f4xx_hal_msp.c **** */
 219:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 220:Core/Src/stm32f4xx_hal_msp.c **** {
 439              		.loc 1 220 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 40
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		.loc 1 220 1 is_stmt 0 view .LVU95
 444 0000 10B5     		push	{r4, lr}
 445              	.LCFI12:
 446              		.cfi_def_cfa_offset 8
 447              		.cfi_offset 4, -8
 448              		.cfi_offset 14, -4
 449 0002 8AB0     		sub	sp, sp, #40
 450              	.LCFI13:
 451              		.cfi_def_cfa_offset 48
 221:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 452              		.loc 1 221 3 is_stmt 1 view .LVU96
 453              		.loc 1 221 20 is_stmt 0 view .LVU97
 454 0004 0023     		movs	r3, #0
 455 0006 0593     		str	r3, [sp, #20]
 456 0008 0693     		str	r3, [sp, #24]
 457 000a 0793     		str	r3, [sp, #28]
 458 000c 0893     		str	r3, [sp, #32]
 459 000e 0993     		str	r3, [sp, #36]
 222:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 460              		.loc 1 222 3 is_stmt 1 view .LVU98
 461              		.loc 1 222 15 is_stmt 0 view .LVU99
 462 0010 0368     		ldr	r3, [r0]
 463              		.loc 1 222 5 view .LVU100
 464 0012 B3F1804F 		cmp	r3, #1073741824
 465 0016 07D0     		beq	.L37
 223:Core/Src/stm32f4xx_hal_msp.c ****   {
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 232:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 233:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 234:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> TIM2_CH3
 235:Core/Src/stm32f4xx_hal_msp.c ****     */
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccS4fgga.s 			page 14


 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c ****   }
 250:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 466              		.loc 1 250 8 is_stmt 1 view .LVU101
 467              		.loc 1 250 10 is_stmt 0 view .LVU102
 468 0018 2C4A     		ldr	r2, .L40
 469 001a 9342     		cmp	r3, r2
 470 001c 2ED0     		beq	.L38
 251:Core/Src/stm32f4xx_hal_msp.c ****   {
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 256:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 257:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c ****   }
 264:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 471              		.loc 1 264 8 is_stmt 1 view .LVU103
 472              		.loc 1 264 10 is_stmt 0 view .LVU104
 473 001e 2C4A     		ldr	r2, .L40+4
 474 0020 9342     		cmp	r3, r2
 475 0022 3FD0     		beq	.L39
 476              	.LVL20:
 477              	.L32:
 265:Core/Src/stm32f4xx_hal_msp.c ****   {
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 270:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 274:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 277:Core/Src/stm32f4xx_hal_msp.c ****   }
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c **** }
 478              		.loc 1 279 1 view .LVU105
 479 0024 0AB0     		add	sp, sp, #40
 480              	.LCFI14:
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 8
 483              		@ sp needed
 484 0026 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccS4fgga.s 			page 15


 485              	.LVL21:
 486              	.L37:
 487              	.LCFI15:
 488              		.cfi_restore_state
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 489              		.loc 1 228 5 is_stmt 1 view .LVU106
 490              	.LBB8:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 491              		.loc 1 228 5 view .LVU107
 492 0028 0024     		movs	r4, #0
 493 002a 0194     		str	r4, [sp, #4]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 494              		.loc 1 228 5 view .LVU108
 495 002c 03F50E33 		add	r3, r3, #145408
 496 0030 1A6C     		ldr	r2, [r3, #64]
 497 0032 42F00102 		orr	r2, r2, #1
 498 0036 1A64     		str	r2, [r3, #64]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 499              		.loc 1 228 5 view .LVU109
 500 0038 1A6C     		ldr	r2, [r3, #64]
 501 003a 02F00102 		and	r2, r2, #1
 502 003e 0192     		str	r2, [sp, #4]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 228 5 view .LVU110
 504 0040 019A     		ldr	r2, [sp, #4]
 505              	.LBE8:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 506              		.loc 1 228 5 view .LVU111
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 507              		.loc 1 230 5 view .LVU112
 508              	.LBB9:
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 509              		.loc 1 230 5 view .LVU113
 510 0042 0294     		str	r4, [sp, #8]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 511              		.loc 1 230 5 view .LVU114
 512 0044 1A6B     		ldr	r2, [r3, #48]
 513 0046 42F00102 		orr	r2, r2, #1
 514 004a 1A63     		str	r2, [r3, #48]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 515              		.loc 1 230 5 view .LVU115
 516 004c 1B6B     		ldr	r3, [r3, #48]
 517 004e 03F00103 		and	r3, r3, #1
 518 0052 0293     		str	r3, [sp, #8]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 519              		.loc 1 230 5 view .LVU116
 520 0054 029B     		ldr	r3, [sp, #8]
 521              	.LBE9:
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 522              		.loc 1 230 5 view .LVU117
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523              		.loc 1 236 5 view .LVU118
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524              		.loc 1 236 25 is_stmt 0 view .LVU119
 525 0056 0723     		movs	r3, #7
 526 0058 0593     		str	r3, [sp, #20]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccS4fgga.s 			page 16


 527              		.loc 1 237 5 is_stmt 1 view .LVU120
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 237 26 is_stmt 0 view .LVU121
 529 005a 0223     		movs	r3, #2
 530 005c 0693     		str	r3, [sp, #24]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 531              		.loc 1 238 5 is_stmt 1 view .LVU122
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 532              		.loc 1 239 5 view .LVU123
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 533              		.loc 1 240 5 view .LVU124
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 534              		.loc 1 240 31 is_stmt 0 view .LVU125
 535 005e 0123     		movs	r3, #1
 536 0060 0993     		str	r3, [sp, #36]
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 537              		.loc 1 241 5 is_stmt 1 view .LVU126
 538 0062 05A9     		add	r1, sp, #20
 539 0064 1B48     		ldr	r0, .L40+8
 540              	.LVL22:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 541              		.loc 1 241 5 is_stmt 0 view .LVU127
 542 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 543              	.LVL23:
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 544              		.loc 1 244 5 is_stmt 1 view .LVU128
 545 006a 2246     		mov	r2, r4
 546 006c 2146     		mov	r1, r4
 547 006e 1C20     		movs	r0, #28
 548 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 549              	.LVL24:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 550              		.loc 1 245 5 view .LVU129
 551 0074 1C20     		movs	r0, #28
 552 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 553              	.LVL25:
 554 007a D3E7     		b	.L32
 555              	.LVL26:
 556              	.L38:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 557              		.loc 1 256 5 view .LVU130
 558              	.LBB10:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 559              		.loc 1 256 5 view .LVU131
 560 007c 0021     		movs	r1, #0
 561 007e 0391     		str	r1, [sp, #12]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 562              		.loc 1 256 5 view .LVU132
 563 0080 154B     		ldr	r3, .L40+12
 564 0082 1A6C     		ldr	r2, [r3, #64]
 565 0084 42F00202 		orr	r2, r2, #2
 566 0088 1A64     		str	r2, [r3, #64]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 567              		.loc 1 256 5 view .LVU133
 568 008a 1B6C     		ldr	r3, [r3, #64]
 569 008c 03F00203 		and	r3, r3, #2
 570 0090 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccS4fgga.s 			page 17


 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 571              		.loc 1 256 5 view .LVU134
 572 0092 039B     		ldr	r3, [sp, #12]
 573              	.LBE10:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 574              		.loc 1 256 5 view .LVU135
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 575              		.loc 1 258 5 view .LVU136
 576 0094 0A46     		mov	r2, r1
 577 0096 1D20     		movs	r0, #29
 578              	.LVL27:
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 579              		.loc 1 258 5 is_stmt 0 view .LVU137
 580 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 581              	.LVL28:
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 582              		.loc 1 259 5 is_stmt 1 view .LVU138
 583 009c 1D20     		movs	r0, #29
 584 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 585              	.LVL29:
 586 00a2 BFE7     		b	.L32
 587              	.LVL30:
 588              	.L39:
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 589              		.loc 1 270 5 view .LVU139
 590              	.LBB11:
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 591              		.loc 1 270 5 view .LVU140
 592 00a4 0021     		movs	r1, #0
 593 00a6 0491     		str	r1, [sp, #16]
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 594              		.loc 1 270 5 view .LVU141
 595 00a8 0B4B     		ldr	r3, .L40+12
 596 00aa 1A6C     		ldr	r2, [r3, #64]
 597 00ac 42F00402 		orr	r2, r2, #4
 598 00b0 1A64     		str	r2, [r3, #64]
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 599              		.loc 1 270 5 view .LVU142
 600 00b2 1B6C     		ldr	r3, [r3, #64]
 601 00b4 03F00403 		and	r3, r3, #4
 602 00b8 0493     		str	r3, [sp, #16]
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 603              		.loc 1 270 5 view .LVU143
 604 00ba 049B     		ldr	r3, [sp, #16]
 605              	.LBE11:
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 606              		.loc 1 270 5 view .LVU144
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 607              		.loc 1 272 5 view .LVU145
 608 00bc 0A46     		mov	r2, r1
 609 00be 1E20     		movs	r0, #30
 610              	.LVL31:
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 611              		.loc 1 272 5 is_stmt 0 view .LVU146
 612 00c0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 613              	.LVL32:
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
ARM GAS  /tmp/ccS4fgga.s 			page 18


 614              		.loc 1 273 5 is_stmt 1 view .LVU147
 615 00c4 1E20     		movs	r0, #30
 616 00c6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 617              	.LVL33:
 618              		.loc 1 279 1 is_stmt 0 view .LVU148
 619 00ca ABE7     		b	.L32
 620              	.L41:
 621              		.align	2
 622              	.L40:
 623 00cc 00040040 		.word	1073742848
 624 00d0 00080040 		.word	1073743872
 625 00d4 00000240 		.word	1073872896
 626 00d8 00380240 		.word	1073887232
 627              		.cfi_endproc
 628              	.LFE225:
 630              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_TIM_MspPostInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	HAL_TIM_MspPostInit:
 638              	.LVL34:
 639              	.LFB226:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 282:Core/Src/stm32f4xx_hal_msp.c **** {
 640              		.loc 1 282 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 32
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		.loc 1 282 1 is_stmt 0 view .LVU150
 645 0000 00B5     		push	{lr}
 646              	.LCFI16:
 647              		.cfi_def_cfa_offset 4
 648              		.cfi_offset 14, -4
 649 0002 89B0     		sub	sp, sp, #36
 650              	.LCFI17:
 651              		.cfi_def_cfa_offset 40
 283:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 652              		.loc 1 283 3 is_stmt 1 view .LVU151
 653              		.loc 1 283 20 is_stmt 0 view .LVU152
 654 0004 0023     		movs	r3, #0
 655 0006 0393     		str	r3, [sp, #12]
 656 0008 0493     		str	r3, [sp, #16]
 657 000a 0593     		str	r3, [sp, #20]
 658 000c 0693     		str	r3, [sp, #24]
 659 000e 0793     		str	r3, [sp, #28]
 284:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 660              		.loc 1 284 3 is_stmt 1 view .LVU153
 661              		.loc 1 284 10 is_stmt 0 view .LVU154
 662 0010 0368     		ldr	r3, [r0]
 663              		.loc 1 284 5 view .LVU155
 664 0012 1B4A     		ldr	r2, .L48
 665 0014 9342     		cmp	r3, r2
 666 0016 05D0     		beq	.L46
 285:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccS4fgga.s 			page 19


 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 290:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 291:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 292:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 293:Core/Src/stm32f4xx_hal_msp.c ****     */
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c ****   }
 305:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 667              		.loc 1 305 8 is_stmt 1 view .LVU156
 668              		.loc 1 305 10 is_stmt 0 view .LVU157
 669 0018 1A4A     		ldr	r2, .L48+4
 670 001a 9342     		cmp	r3, r2
 671 001c 18D0     		beq	.L47
 672              	.LVL35:
 673              	.L42:
 306:Core/Src/stm32f4xx_hal_msp.c ****   {
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 312:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 313:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> TIM4_CH3
 314:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> TIM4_CH4
 315:Core/Src/stm32f4xx_hal_msp.c ****     */
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 321:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 326:Core/Src/stm32f4xx_hal_msp.c ****   }
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c **** }
 674              		.loc 1 328 1 view .LVU158
 675 001e 09B0     		add	sp, sp, #36
 676              	.LCFI18:
 677              		.cfi_remember_state
 678              		.cfi_def_cfa_offset 4
 679              		@ sp needed
 680 0020 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccS4fgga.s 			page 20


 681              	.LVL36:
 682              	.L46:
 683              	.LCFI19:
 684              		.cfi_restore_state
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 685              		.loc 1 289 5 is_stmt 1 view .LVU159
 686              	.LBB12:
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 687              		.loc 1 289 5 view .LVU160
 688 0024 0023     		movs	r3, #0
 689 0026 0193     		str	r3, [sp, #4]
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 690              		.loc 1 289 5 view .LVU161
 691 0028 174B     		ldr	r3, .L48+8
 692 002a 1A6B     		ldr	r2, [r3, #48]
 693 002c 42F00202 		orr	r2, r2, #2
 694 0030 1A63     		str	r2, [r3, #48]
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 695              		.loc 1 289 5 view .LVU162
 696 0032 1B6B     		ldr	r3, [r3, #48]
 697 0034 03F00203 		and	r3, r3, #2
 698 0038 0193     		str	r3, [sp, #4]
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 699              		.loc 1 289 5 view .LVU163
 700 003a 019B     		ldr	r3, [sp, #4]
 701              	.LBE12:
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 702              		.loc 1 289 5 view .LVU164
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 703              		.loc 1 294 5 view .LVU165
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704              		.loc 1 294 25 is_stmt 0 view .LVU166
 705 003c 3023     		movs	r3, #48
 706 003e 0393     		str	r3, [sp, #12]
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 707              		.loc 1 295 5 is_stmt 1 view .LVU167
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708              		.loc 1 295 26 is_stmt 0 view .LVU168
 709 0040 0223     		movs	r3, #2
 710 0042 0493     		str	r3, [sp, #16]
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 711              		.loc 1 296 5 is_stmt 1 view .LVU169
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 712              		.loc 1 297 5 view .LVU170
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 713              		.loc 1 298 5 view .LVU171
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 714              		.loc 1 298 31 is_stmt 0 view .LVU172
 715 0044 0793     		str	r3, [sp, #28]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 716              		.loc 1 299 5 is_stmt 1 view .LVU173
 717 0046 03A9     		add	r1, sp, #12
 718 0048 1048     		ldr	r0, .L48+12
 719              	.LVL37:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 720              		.loc 1 299 5 is_stmt 0 view .LVU174
 721 004a FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccS4fgga.s 			page 21


 722              	.LVL38:
 723 004e E6E7     		b	.L42
 724              	.LVL39:
 725              	.L47:
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 726              		.loc 1 311 5 is_stmt 1 view .LVU175
 727              	.LBB13:
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 728              		.loc 1 311 5 view .LVU176
 729 0050 0023     		movs	r3, #0
 730 0052 0293     		str	r3, [sp, #8]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 731              		.loc 1 311 5 view .LVU177
 732 0054 0C4B     		ldr	r3, .L48+8
 733 0056 1A6B     		ldr	r2, [r3, #48]
 734 0058 42F00202 		orr	r2, r2, #2
 735 005c 1A63     		str	r2, [r3, #48]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 736              		.loc 1 311 5 view .LVU178
 737 005e 1B6B     		ldr	r3, [r3, #48]
 738 0060 03F00203 		and	r3, r3, #2
 739 0064 0293     		str	r3, [sp, #8]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 740              		.loc 1 311 5 view .LVU179
 741 0066 029B     		ldr	r3, [sp, #8]
 742              	.LBE13:
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 743              		.loc 1 311 5 view .LVU180
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 316 5 view .LVU181
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 745              		.loc 1 316 25 is_stmt 0 view .LVU182
 746 0068 4FF44073 		mov	r3, #768
 747 006c 0393     		str	r3, [sp, #12]
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 748              		.loc 1 317 5 is_stmt 1 view .LVU183
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 749              		.loc 1 317 26 is_stmt 0 view .LVU184
 750 006e 0223     		movs	r3, #2
 751 0070 0493     		str	r3, [sp, #16]
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 752              		.loc 1 318 5 is_stmt 1 view .LVU185
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 753              		.loc 1 319 5 view .LVU186
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 754              		.loc 1 320 5 view .LVU187
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 755              		.loc 1 320 31 is_stmt 0 view .LVU188
 756 0072 0793     		str	r3, [sp, #28]
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 757              		.loc 1 321 5 is_stmt 1 view .LVU189
 758 0074 03A9     		add	r1, sp, #12
 759 0076 0548     		ldr	r0, .L48+12
 760              	.LVL40:
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 761              		.loc 1 321 5 is_stmt 0 view .LVU190
 762 0078 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccS4fgga.s 			page 22


 763              	.LVL41:
 764              		.loc 1 328 1 view .LVU191
 765 007c CFE7     		b	.L42
 766              	.L49:
 767 007e 00BF     		.align	2
 768              	.L48:
 769 0080 00040040 		.word	1073742848
 770 0084 00080040 		.word	1073743872
 771 0088 00380240 		.word	1073887232
 772 008c 00040240 		.word	1073873920
 773              		.cfi_endproc
 774              	.LFE226:
 776              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 777              		.align	1
 778              		.global	HAL_TIM_Base_MspDeInit
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	HAL_TIM_Base_MspDeInit:
 784              	.LVL42:
 785              	.LFB227:
 329:Core/Src/stm32f4xx_hal_msp.c **** /**
 330:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 331:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 332:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 333:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 334:Core/Src/stm32f4xx_hal_msp.c **** */
 335:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 336:Core/Src/stm32f4xx_hal_msp.c **** {
 786              		.loc 1 336 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		.loc 1 336 1 is_stmt 0 view .LVU193
 791 0000 08B5     		push	{r3, lr}
 792              	.LCFI20:
 793              		.cfi_def_cfa_offset 8
 794              		.cfi_offset 3, -8
 795              		.cfi_offset 14, -4
 337:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 796              		.loc 1 337 3 is_stmt 1 view .LVU194
 797              		.loc 1 337 15 is_stmt 0 view .LVU195
 798 0002 0368     		ldr	r3, [r0]
 799              		.loc 1 337 5 view .LVU196
 800 0004 B3F1804F 		cmp	r3, #1073741824
 801 0008 06D0     		beq	.L55
 338:Core/Src/stm32f4xx_hal_msp.c ****   {
 339:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 342:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 343:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 346:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 347:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 348:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> TIM2_CH3
ARM GAS  /tmp/ccS4fgga.s 			page 23


 349:Core/Src/stm32f4xx_hal_msp.c ****     */
 350:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 353:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 357:Core/Src/stm32f4xx_hal_msp.c ****   }
 358:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 802              		.loc 1 358 8 is_stmt 1 view .LVU197
 803              		.loc 1 358 10 is_stmt 0 view .LVU198
 804 000a 144A     		ldr	r2, .L58
 805 000c 9342     		cmp	r3, r2
 806 000e 10D0     		beq	.L56
 359:Core/Src/stm32f4xx_hal_msp.c ****   {
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 363:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 364:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 367:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 371:Core/Src/stm32f4xx_hal_msp.c ****   }
 372:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 807              		.loc 1 372 8 is_stmt 1 view .LVU199
 808              		.loc 1 372 10 is_stmt 0 view .LVU200
 809 0010 134A     		ldr	r2, .L58+4
 810 0012 9342     		cmp	r3, r2
 811 0014 17D0     		beq	.L57
 812              	.LVL43:
 813              	.L50:
 373:Core/Src/stm32f4xx_hal_msp.c ****   {
 374:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 377:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 378:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 380:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 381:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 382:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 384:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 385:Core/Src/stm32f4xx_hal_msp.c ****   }
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c **** }
 814              		.loc 1 387 1 view .LVU201
 815 0016 08BD     		pop	{r3, pc}
 816              	.LVL44:
 817              	.L55:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 818              		.loc 1 343 5 is_stmt 1 view .LVU202
ARM GAS  /tmp/ccS4fgga.s 			page 24


 819 0018 124A     		ldr	r2, .L58+8
 820 001a 136C     		ldr	r3, [r2, #64]
 821 001c 23F00103 		bic	r3, r3, #1
 822 0020 1364     		str	r3, [r2, #64]
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 350 5 view .LVU203
 824 0022 0721     		movs	r1, #7
 825 0024 1048     		ldr	r0, .L58+12
 826              	.LVL45:
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 827              		.loc 1 350 5 is_stmt 0 view .LVU204
 828 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 829              	.LVL46:
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 830              		.loc 1 353 5 is_stmt 1 view .LVU205
 831 002a 1C20     		movs	r0, #28
 832 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 833              	.LVL47:
 834 0030 F1E7     		b	.L50
 835              	.LVL48:
 836              	.L56:
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 837              		.loc 1 364 5 view .LVU206
 838 0032 02F50D32 		add	r2, r2, #144384
 839 0036 136C     		ldr	r3, [r2, #64]
 840 0038 23F00203 		bic	r3, r3, #2
 841 003c 1364     		str	r3, [r2, #64]
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 842              		.loc 1 367 5 view .LVU207
 843 003e 1D20     		movs	r0, #29
 844              	.LVL49:
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 845              		.loc 1 367 5 is_stmt 0 view .LVU208
 846 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 847              	.LVL50:
 848 0044 E7E7     		b	.L50
 849              	.LVL51:
 850              	.L57:
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 851              		.loc 1 378 5 is_stmt 1 view .LVU209
 852 0046 02F50C32 		add	r2, r2, #143360
 853 004a 136C     		ldr	r3, [r2, #64]
 854 004c 23F00403 		bic	r3, r3, #4
 855 0050 1364     		str	r3, [r2, #64]
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 856              		.loc 1 381 5 view .LVU210
 857 0052 1E20     		movs	r0, #30
 858              	.LVL52:
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 859              		.loc 1 381 5 is_stmt 0 view .LVU211
 860 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 861              	.LVL53:
 862              		.loc 1 387 1 view .LVU212
 863 0058 DDE7     		b	.L50
 864              	.L59:
 865 005a 00BF     		.align	2
 866              	.L58:
ARM GAS  /tmp/ccS4fgga.s 			page 25


 867 005c 00040040 		.word	1073742848
 868 0060 00080040 		.word	1073743872
 869 0064 00380240 		.word	1073887232
 870 0068 00000240 		.word	1073872896
 871              		.cfi_endproc
 872              	.LFE227:
 874              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 875              		.align	1
 876              		.global	HAL_UART_MspInit
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	HAL_UART_MspInit:
 882              	.LVL54:
 883              	.LFB228:
 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c **** /**
 390:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 391:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 392:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 393:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 394:Core/Src/stm32f4xx_hal_msp.c **** */
 395:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 396:Core/Src/stm32f4xx_hal_msp.c **** {
 884              		.loc 1 396 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 32
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		.loc 1 396 1 is_stmt 0 view .LVU214
 889 0000 00B5     		push	{lr}
 890              	.LCFI21:
 891              		.cfi_def_cfa_offset 4
 892              		.cfi_offset 14, -4
 893 0002 89B0     		sub	sp, sp, #36
 894              	.LCFI22:
 895              		.cfi_def_cfa_offset 40
 397:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 896              		.loc 1 397 3 is_stmt 1 view .LVU215
 897              		.loc 1 397 20 is_stmt 0 view .LVU216
 898 0004 0023     		movs	r3, #0
 899 0006 0393     		str	r3, [sp, #12]
 900 0008 0493     		str	r3, [sp, #16]
 901 000a 0593     		str	r3, [sp, #20]
 902 000c 0693     		str	r3, [sp, #24]
 903 000e 0793     		str	r3, [sp, #28]
 398:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 904              		.loc 1 398 3 is_stmt 1 view .LVU217
 905              		.loc 1 398 11 is_stmt 0 view .LVU218
 906 0010 0268     		ldr	r2, [r0]
 907              		.loc 1 398 5 view .LVU219
 908 0012 03F18043 		add	r3, r3, #1073741824
 909 0016 03F58833 		add	r3, r3, #69632
 910 001a 9A42     		cmp	r2, r3
 911 001c 02D0     		beq	.L63
 912              	.LVL55:
 913              	.L60:
 399:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccS4fgga.s 			page 26


 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 403:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 404:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 407:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 408:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 409:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 410:Core/Src/stm32f4xx_hal_msp.c ****     */
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 416:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 422:Core/Src/stm32f4xx_hal_msp.c ****   }
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c **** }
 914              		.loc 1 424 1 view .LVU220
 915 001e 09B0     		add	sp, sp, #36
 916              	.LCFI23:
 917              		.cfi_remember_state
 918              		.cfi_def_cfa_offset 4
 919              		@ sp needed
 920 0020 5DF804FB 		ldr	pc, [sp], #4
 921              	.LVL56:
 922              	.L63:
 923              	.LCFI24:
 924              		.cfi_restore_state
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 925              		.loc 1 404 5 is_stmt 1 view .LVU221
 926              	.LBB14:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 927              		.loc 1 404 5 view .LVU222
 928 0024 0021     		movs	r1, #0
 929 0026 0191     		str	r1, [sp, #4]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 930              		.loc 1 404 5 view .LVU223
 931 0028 03F59433 		add	r3, r3, #75776
 932 002c 5A6C     		ldr	r2, [r3, #68]
 933 002e 42F01002 		orr	r2, r2, #16
 934 0032 5A64     		str	r2, [r3, #68]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 935              		.loc 1 404 5 view .LVU224
 936 0034 5A6C     		ldr	r2, [r3, #68]
 937 0036 02F01002 		and	r2, r2, #16
 938 003a 0192     		str	r2, [sp, #4]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 939              		.loc 1 404 5 view .LVU225
 940 003c 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccS4fgga.s 			page 27


 941              	.LBE14:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 942              		.loc 1 404 5 view .LVU226
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 943              		.loc 1 406 5 view .LVU227
 944              	.LBB15:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 945              		.loc 1 406 5 view .LVU228
 946 003e 0291     		str	r1, [sp, #8]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 947              		.loc 1 406 5 view .LVU229
 948 0040 1A6B     		ldr	r2, [r3, #48]
 949 0042 42F00102 		orr	r2, r2, #1
 950 0046 1A63     		str	r2, [r3, #48]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 951              		.loc 1 406 5 view .LVU230
 952 0048 1B6B     		ldr	r3, [r3, #48]
 953 004a 03F00103 		and	r3, r3, #1
 954 004e 0293     		str	r3, [sp, #8]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 955              		.loc 1 406 5 view .LVU231
 956 0050 029B     		ldr	r3, [sp, #8]
 957              	.LBE15:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 958              		.loc 1 406 5 view .LVU232
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 959              		.loc 1 411 5 view .LVU233
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 960              		.loc 1 411 25 is_stmt 0 view .LVU234
 961 0052 4FF4C063 		mov	r3, #1536
 962 0056 0393     		str	r3, [sp, #12]
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 963              		.loc 1 412 5 is_stmt 1 view .LVU235
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 964              		.loc 1 412 26 is_stmt 0 view .LVU236
 965 0058 0223     		movs	r3, #2
 966 005a 0493     		str	r3, [sp, #16]
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 967              		.loc 1 413 5 is_stmt 1 view .LVU237
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 968              		.loc 1 414 5 view .LVU238
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 969              		.loc 1 414 27 is_stmt 0 view .LVU239
 970 005c 0323     		movs	r3, #3
 971 005e 0693     		str	r3, [sp, #24]
 415:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 972              		.loc 1 415 5 is_stmt 1 view .LVU240
 415:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 973              		.loc 1 415 31 is_stmt 0 view .LVU241
 974 0060 0723     		movs	r3, #7
 975 0062 0793     		str	r3, [sp, #28]
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 976              		.loc 1 416 5 is_stmt 1 view .LVU242
 977 0064 03A9     		add	r1, sp, #12
 978 0066 0248     		ldr	r0, .L64
 979              	.LVL57:
 416:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccS4fgga.s 			page 28


 980              		.loc 1 416 5 is_stmt 0 view .LVU243
 981 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL58:
 983              		.loc 1 424 1 view .LVU244
 984 006c D7E7     		b	.L60
 985              	.L65:
 986 006e 00BF     		.align	2
 987              	.L64:
 988 0070 00000240 		.word	1073872896
 989              		.cfi_endproc
 990              	.LFE228:
 992              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 993              		.align	1
 994              		.global	HAL_UART_MspDeInit
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	HAL_UART_MspDeInit:
 1000              	.LVL59:
 1001              	.LFB229:
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c **** /**
 427:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 428:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 429:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 430:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 431:Core/Src/stm32f4xx_hal_msp.c **** */
 432:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 433:Core/Src/stm32f4xx_hal_msp.c **** {
 1002              		.loc 1 433 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		.loc 1 433 1 is_stmt 0 view .LVU246
 1007 0000 08B5     		push	{r3, lr}
 1008              	.LCFI25:
 1009              		.cfi_def_cfa_offset 8
 1010              		.cfi_offset 3, -8
 1011              		.cfi_offset 14, -4
 434:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1012              		.loc 1 434 3 is_stmt 1 view .LVU247
 1013              		.loc 1 434 11 is_stmt 0 view .LVU248
 1014 0002 0268     		ldr	r2, [r0]
 1015              		.loc 1 434 5 view .LVU249
 1016 0004 074B     		ldr	r3, .L70
 1017 0006 9A42     		cmp	r2, r3
 1018 0008 00D0     		beq	.L69
 1019              	.LVL60:
 1020              	.L66:
 435:Core/Src/stm32f4xx_hal_msp.c ****   {
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 439:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 440:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 442:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/ccS4fgga.s 			page 29


 443:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 444:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 445:Core/Src/stm32f4xx_hal_msp.c ****     */
 446:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 447:Core/Src/stm32f4xx_hal_msp.c **** 
 448:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 451:Core/Src/stm32f4xx_hal_msp.c ****   }
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 453:Core/Src/stm32f4xx_hal_msp.c **** }
 1021              		.loc 1 453 1 view .LVU250
 1022 000a 08BD     		pop	{r3, pc}
 1023              	.LVL61:
 1024              	.L69:
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 1025              		.loc 1 440 5 is_stmt 1 view .LVU251
 1026 000c 064A     		ldr	r2, .L70+4
 1027 000e 536C     		ldr	r3, [r2, #68]
 1028 0010 23F01003 		bic	r3, r3, #16
 1029 0014 5364     		str	r3, [r2, #68]
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 1030              		.loc 1 446 5 view .LVU252
 1031 0016 4FF4C061 		mov	r1, #1536
 1032 001a 0448     		ldr	r0, .L70+8
 1033              	.LVL62:
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 1034              		.loc 1 446 5 is_stmt 0 view .LVU253
 1035 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1036              	.LVL63:
 1037              		.loc 1 453 1 view .LVU254
 1038 0020 F3E7     		b	.L66
 1039              	.L71:
 1040 0022 00BF     		.align	2
 1041              	.L70:
 1042 0024 00100140 		.word	1073811456
 1043 0028 00380240 		.word	1073887232
 1044 002c 00000240 		.word	1073872896
 1045              		.cfi_endproc
 1046              	.LFE229:
 1048              		.text
 1049              	.Letext0:
 1050              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1051              		.file 3 "/home/vanmanh/tool/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 1052              		.file 4 "/home/vanmanh/tool/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 1053              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1054              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1055              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1056              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1057              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1058              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1059              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1060              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1061              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccS4fgga.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccS4fgga.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccS4fgga.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccS4fgga.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/ccS4fgga.s:85     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccS4fgga.s:91     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccS4fgga.s:190    .text.HAL_ADC_MspInit:00000064 $d
     /tmp/ccS4fgga.s:195    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccS4fgga.s:201    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccS4fgga.s:244    .text.HAL_ADC_MspDeInit:00000020 $d
     /tmp/ccS4fgga.s:251    .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccS4fgga.s:257    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccS4fgga.s:365    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccS4fgga.s:372    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccS4fgga.s:378    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccS4fgga.s:423    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccS4fgga.s:430    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccS4fgga.s:436    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccS4fgga.s:623    .text.HAL_TIM_Base_MspInit:000000cc $d
     /tmp/ccS4fgga.s:631    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccS4fgga.s:637    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccS4fgga.s:769    .text.HAL_TIM_MspPostInit:00000080 $d
     /tmp/ccS4fgga.s:777    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccS4fgga.s:783    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccS4fgga.s:867    .text.HAL_TIM_Base_MspDeInit:0000005c $d
     /tmp/ccS4fgga.s:875    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccS4fgga.s:881    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccS4fgga.s:988    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccS4fgga.s:993    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccS4fgga.s:999    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccS4fgga.s:1042   .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
