digraph manager_compiler_graph {
TensorAdditionKernel[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="x" ROWSPAN="1" COLSPAN="1">x<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="y" ROWSPAN="1" COLSPAN="1">y<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : TensorAdditionKernel</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="s" ROWSPAN="1" COLSPAN="1">s<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
x[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : x</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="x" ROWSPAN="1" COLSPAN="1">x<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PULL el=1 ael=8</TD></TR></TABLE></TD></TR></TABLE>>];
y[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : y</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="y" ROWSPAN="1" COLSPAN="1">y<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PULL el=1 ael=8</TD></TR></TABLE></TD></TR></TABLE>>];
s[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="s" ROWSPAN="1" COLSPAN="1">s<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PUSH 64</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host_fwd : s</TD></TR></TABLE>>];
x -> TensorAdditionKernel [headport="x" tailport="x" label="{D{data:1}}"]
y -> TensorAdditionKernel [headport="y" tailport="y" label="{D{data:1}}"]
TensorAdditionKernel -> s [headport="s" tailport="s" label="{D{data:1}}"]
}
