

================================================================
== Vivado HLS Report for 'poly'
================================================================
* Date:           Mon Mar 23 19:36:11 2015

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        poly_proj
* Solution:       solution_poly
* Product family: virtex7 virtex7_fpv6 
* Target device:  xc7v585tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.28|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      96|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      67|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|      67|      96|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1260|  728400|  364200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |poly_mul_32s_32s_32_3_U1  |poly_mul_32s_32s_32_3  |        0|      4|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      4|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_fu_44_p2    |     +    |      0|  0|  32|          32|           2|
    |y               |     +    |      0|  0|  32|          32|           1|
    |tmp_1_fu_38_p2  |     -    |      0|  0|  32|          32|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  96|          96|          35|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------+----+-----+-----------+
    |     Name    | FF | Bits| Const Bits|
    +-------------+----+-----+-----------+
    |ap_CS_fsm    |   3|    3|          0|
    |tmp1_reg_70  |  32|   32|          0|
    |tmp_reg_65   |  32|   32|          0|
    +-------------+----+-----+-----------+
    |Total        |  67|   67|          0|
    +-------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     poly     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     poly     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     poly     | return value |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.26ns
ST_1: x_read [1/1] 0.00ns
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = shl i32 %x_read, 2

ST_1: tmp_1 [1/1] 1.63ns
:5  %tmp_1 = sub i32 %tmp_3, %x_read

ST_1: tmp [1/1] 1.63ns
:6  %tmp = add i32 %tmp_1, 2


 <State 2>: 8.28ns
ST_2: tmp1 [3/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 3>: 8.28ns
ST_3: tmp1 [2/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 4>: 8.28ns
ST_4: tmp1 [1/3] 8.28ns
:7  %tmp1 = mul i32 %tmp, %x_read


 <State 5>: 1.63ns
ST_5: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !0

ST_5: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !6

ST_5: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @str) nounwind

ST_5: tmp_2 [1/1] 1.63ns
:8  %tmp_2 = add nsw i32 %tmp1, 1

ST_5: stg_17 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %tmp_2) nounwind

ST_5: stg_18 [1/1] 0.00ns
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e1ba80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1ea95e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read (read         ) [ 001110]
tmp_3  (shl          ) [ 000000]
tmp_1  (sub          ) [ 000000]
tmp    (add          ) [ 001110]
tmp1   (mul          ) [ 000001]
stg_13 (specbitsmap  ) [ 000000]
stg_14 (specbitsmap  ) [ 000000]
stg_15 (spectopmodule) [ 000000]
tmp_2  (add          ) [ 000000]
stg_17 (write        ) [ 000000]
stg_18 (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="x_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="stg_17_write_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="0" index="2" bw="32" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/5 "/>
</bind>
</comp>

<comp id="32" class="1004" name="tmp_3_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="3" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="1"/>
<pin id="52" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="60" class="1005" name="x_read_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="65" class="1005" name="tmp_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="70" class="1005" name="tmp1_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="29"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="18" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="32" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="18" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="38" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="59"><net_src comp="54" pin="2"/><net_sink comp="24" pin=2"/></net>

<net id="63"><net_src comp="18" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="64"><net_src comp="60" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="68"><net_src comp="44" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="73"><net_src comp="50" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 }
  - Chain level:
	State 1
		tmp : 1
	State 2
	State 3
	State 4
	State 5
		stg_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    add   |      tmp_fu_44     |    0    |    0    |    32   |
|          |     tmp_2_fu_54    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    sub   |     tmp_1_fu_38    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |      grp_fu_50     |    4    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_18 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_17_write_fu_24 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |     tmp_3_fu_32    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    4    |    0    |    96   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| tmp1_reg_70 |   32   |
|  tmp_reg_65 |   32   |
|x_read_reg_60|   32   |
+-------------+--------+
|    Total    |   96   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   96   |   96   |
+-----------+--------+--------+--------+
