<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:

	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_PAPER = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",

	LC_NUMERIC = "C",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6394
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5888.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9145.25 --|
|-- Mem Ch  2: Reads (MB/s):    39.27 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.85 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    39.27 --||-- NODE 1 Mem Read (MB/s) :  5888.69 --|
|-- NODE 0 Mem Write(MB/s) :    17.85 --||-- NODE 1 Mem Write(MB/s) :  9145.25 --|
|-- NODE 0 P. Write (T/s):      31097 --||-- NODE 1 P. Write (T/s):      83930 --|
|-- NODE 0 Memory (MB/s):       57.12 --||-- NODE 1 Memory (MB/s):    15033.94 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5927.96                --|
            |--                System Write Throughput(MB/s):       9163.10                --|
            |--               System Memory Throughput(MB/s):      15091.06                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 64cd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8784          12    1158 K   408 K     24       0     372  
 1     747 K       479 K    24 M   182 M    142 M    12     832 K
-----------------------------------------------------------------------
 *     755 K       479 K    26 M   182 M    142 M    12     832 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 42.25        
Core2: 25.35        Core3: 33.25        
Core4: 21.96        Core5: 43.89        
Core6: 31.68        Core7: 72.90        
Core8: 31.52        Core9: 25.12        
Core10: 32.64        Core11: 41.64        
Core12: 33.28        Core13: 69.55        
Core14: 26.94        Core15: 51.19        
Core16: 28.77        Core17: 36.40        
Core18: 25.05        Core19: 49.68        
Core20: 25.18        Core21: 35.71        
Core22: 21.77        Core23: 36.74        
Core24: 20.79        Core25: 72.20        
Core26: 29.56        Core27: 41.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 48.45
DDR read Latency(ns)
Socket0: 86094.60
Socket1: 218.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 42.15        
Core2: 30.47        Core3: 33.96        
Core4: 27.83        Core5: 44.40        
Core6: 29.87        Core7: 78.84        
Core8: 30.46        Core9: 25.15        
Core10: 28.23        Core11: 41.53        
Core12: 21.48        Core13: 75.16        
Core14: 28.13        Core15: 51.51        
Core16: 29.36        Core17: 32.79        
Core18: 21.65        Core19: 48.30        
Core20: 18.40        Core21: 36.80        
Core22: 10.30        Core23: 35.30        
Core24: 17.08        Core25: 74.93        
Core26: 20.70        Core27: 40.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 49.57
DDR read Latency(ns)
Socket0: 80650.74
Socket1: 223.96
irq_total: 168348.389789874
cpu_total: 19.43
cpu_0: 1.06
cpu_1: 44.88
cpu_2: 0.66
cpu_3: 56.72
cpu_4: 0.47
cpu_5: 65.36
cpu_6: 1.00
cpu_7: 47.14
cpu_8: 0.33
cpu_9: 13.96
cpu_10: 0.86
cpu_11: 46.28
cpu_12: 0.66
cpu_13: 45.94
cpu_14: 0.80
cpu_15: 47.81
cpu_16: 0.40
cpu_17: 28.19
cpu_18: 0.27
cpu_19: 18.82
cpu_20: 0.40
cpu_21: 25.53
cpu_22: 0.60
cpu_23: 20.41
cpu_24: 0.47
cpu_25: 47.67
cpu_26: 0.27
cpu_27: 27.19
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9365938834
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9365938834
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1042997
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1042997
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 165997
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 165997
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 124133
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 124133
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1042943
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1042943
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9405746699
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9405746699
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11368672
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11368672
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8192781
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8192781


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 42.45        
Core2: 22.23        Core3: 33.18        
Core4: 20.39        Core5: 44.15        
Core6: 20.33        Core7: 75.95        
Core8: 20.85        Core9: 24.50        
Core10: 18.58        Core11: 40.77        
Core12: 10.22        Core13: 72.37        
Core14: 21.10        Core15: 51.10        
Core16: 17.23        Core17: 29.22        
Core18: 19.48        Core19: 43.91        
Core20: 21.84        Core21: 41.96        
Core22: 31.15        Core23: 32.27        
Core24: 29.33        Core25: 72.44        
Core26: 28.42        Core27: 42.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 48.53
DDR read Latency(ns)
Socket0: 61588.00
Socket1: 222.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 49.35        
Core2: 21.58        Core3: 39.76        
Core4: 32.63        Core5: 51.91        
Core6: 25.14        Core7: 81.01        
Core8: 23.03        Core9: 25.18        
Core10: 22.15        Core11: 51.56        
Core12: 20.82        Core13: 77.26        
Core14: 9.95        Core15: 59.37        
Core16: 18.61        Core17: 41.08        
Core18: 27.58        Core19: 77.07        
Core20: 21.48        Core21: 47.17        
Core22: 26.13        Core23: 41.92        
Core24: 26.60        Core25: 79.35        
Core26: 19.99        Core27: 38.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.50
Socket1: 56.86
DDR read Latency(ns)
Socket0: 66720.03
Socket1: 217.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.92        Core1: 54.51        
Core2: 21.35        Core3: 46.29        
Core4: 14.41        Core5: 59.92        
Core6: 19.06        Core7: 84.77        
Core8: 22.06        Core9: 27.30        
Core10: 21.94        Core11: 61.42        
Core12: 22.40        Core13: 82.67        
Core14: 23.89        Core15: 68.55        
Core16: 23.90        Core17: 51.21        
Core18: 10.21        Core19: 85.76        
Core20: 20.79        Core21: 59.73        
Core22: 19.71        Core23: 46.12        
Core24: 22.87        Core25: 84.84        
Core26: 18.21        Core27: 44.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.49
Socket1: 64.29
DDR read Latency(ns)
Socket0: 74080.02
Socket1: 213.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 55.32        
Core2: 22.71        Core3: 46.32        
Core4: 15.30        Core5: 61.79        
Core6: 20.25        Core7: 86.26        
Core8: 21.58        Core9: 27.42        
Core10: 25.80        Core11: 61.59        
Core12: 22.20        Core13: 82.36        
Core14: 22.84        Core15: 67.57        
Core16: 22.93        Core17: 50.48        
Core18: 13.67        Core19: 86.31        
Core20: 32.07        Core21: 67.23        
Core22: 30.45        Core23: 49.91        
Core24: 30.34        Core25: 81.57        
Core26: 30.31        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.65
Socket1: 64.20
DDR read Latency(ns)
Socket0: 88101.60
Socket1: 212.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26420
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409424158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409430002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204717596; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204717596; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204794172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204794172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004032165; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4019288; Consumed Joules: 245.32; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 678151; Consumed DRAM Joules: 10.38; DRAM Watts: 1.73
S1P0; QPIClocks: 14409538098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409541742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204858581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204858581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204775786; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204775786; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004025784; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5956673; Consumed Joules: 363.57; Watts: 60.55; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1651436; Consumed DRAM Joules: 25.27; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 685b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     283 K    880 K    0.68    0.10    0.01    0.02     3472        4        2     71
   1    1     0.16   0.28   0.58    1.14      34 M     48 M    0.29    0.40    0.02    0.03     1064      393        8     58
   2    0     0.01   1.82   0.01    0.78      58 K    212 K    0.73    0.38    0.00    0.00     1512        4        2     69
   3    1     0.18   0.23   0.77    1.20      40 M     63 M    0.36    0.39    0.02    0.03     1792      357        6     58
   4    0     0.00   0.70   0.00    0.60      22 K     88 K    0.75    0.20    0.00    0.01      504        1        1     70
   5    1     0.09   0.20   0.46    0.97      36 M     50 M    0.27    0.36    0.04    0.05      616      173        3     59
   6    0     0.00   0.50   0.00    0.60      30 K    122 K    0.75    0.24    0.00    0.01      672        3        0     70
   7    1     0.08   0.28   0.29    0.77      27 M     34 M    0.20    0.27    0.03    0.04     1904      698        5     58
   8    0     0.00   0.48   0.00    0.60      17 K     74 K    0.76    0.25    0.00    0.01      392        0        1     69
   9    1     0.10   0.83   0.12    0.62    1261 K   4791 K    0.74    0.41    0.00    0.00      112       13       10     59
  10    0     0.00   0.58   0.00    0.60      29 K    102 K    0.72    0.31    0.00    0.01      840        1        1     68
  11    1     0.13   0.20   0.64    1.19      39 M     55 M    0.28    0.30    0.03    0.04      840      182        1     57
  12    0     0.01   1.05   0.01    0.98      33 K    247 K    0.86    0.58    0.00    0.00     2632        4        0     70
  13    1     0.10   0.17   0.58    1.12      50 M     61 M    0.19    0.21    0.05    0.06    10080     2512        7     57
  14    0     0.02   1.12   0.02    1.08      44 K    403 K    0.89    0.62    0.00    0.00     7784       10        1     69
  15    1     0.21   0.49   0.44    0.92      26 M     38 M    0.31    0.25    0.01    0.02     1568      242        2     58
  16    0     0.01   1.27   0.01    0.96      49 K    302 K    0.84    0.57    0.00    0.00     3080        9        1     70
  17    1     0.14   0.56   0.25    0.69      14 M     23 M    0.36    0.47    0.01    0.02      896      195        2     59
  18    0     0.02   1.61   0.01    0.83      49 K    288 K    0.83    0.55    0.00    0.00     4592        7        1     67
  19    1     0.08   0.43   0.19    0.61      12 M     19 M    0.32    0.53    0.02    0.02      728      162        1     60
  20    0     0.00   0.57   0.00    0.60      27 K    132 K    0.79    0.31    0.00    0.01      784        0        2     70
  21    1     0.07   0.43   0.16    0.60      10 M     16 M    0.36    0.58    0.02    0.02      448      128        2     60
  22    0     0.00   1.15   0.00    0.60      24 K     98 K    0.75    0.32    0.00    0.00     1288        4        0     70
  23    1     0.07   0.42   0.17    0.60      11 M     17 M    0.33    0.53    0.02    0.02      504      141        0     60
  24    0     0.00   0.53   0.00    0.60      18 K     95 K    0.80    0.30    0.00    0.01     1008        2        0     71
  25    1     0.08   0.16   0.53    1.06      50 M     60 M    0.17    0.20    0.06    0.07     8848     2237        4     59
  26    0     0.00   0.59   0.00    0.60      43 K     98 K    0.56    0.19    0.01    0.01     3304        3        3     69
  27    1     0.14   0.45   0.32    0.77      18 M     29 M    0.39    0.42    0.01    0.02      672      268        0     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.80     733 K   3147 K    0.77    0.42    0.00    0.00    31864       52       14     62
 SKT    1     0.12   0.30   0.39    0.94     375 M    523 M    0.28    0.36    0.02    0.03    30072     7701       51     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.20    0.93     376 M    526 M    0.29    0.36    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.31 %

 C1 core residency: 32.52 %; C3 core residency: 0.11 %; C6 core residency: 46.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4892 M   4901 M   |    5%     5%   
 SKT    1     4853 M   4852 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.09     207.41       8.76         176.28
 SKT   1    31.46    45.90     299.70      21.21         215.07
---------------------------------------------------------------------------------------------------------------
       *    31.65    45.99     507.11      29.97         214.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a3e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6111.58 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9216.83 --|
|-- Mem Ch  2: Reads (MB/s):    42.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.71 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    42.81 --||-- NODE 1 Mem Read (MB/s) :  6111.58 --|
|-- NODE 0 Mem Write(MB/s) :    21.71 --||-- NODE 1 Mem Write(MB/s) :  9216.83 --|
|-- NODE 0 P. Write (T/s):      31101 --||-- NODE 1 P. Write (T/s):      76452 --|
|-- NODE 0 Memory (MB/s):       64.52 --||-- NODE 1 Memory (MB/s):    15328.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6154.40                --|
            |--                System Write Throughput(MB/s):       9238.53                --|
            |--               System Memory Throughput(MB/s):      15392.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b78
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          24     536 K  1669 K   3384       0       0  
 1     750 K       429 K    28 M   182 M    136 M    12     704 K
-----------------------------------------------------------------------
 *     758 K       429 K    29 M   183 M    136 M    12     704 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 47.63        
Core2: 22.55        Core3: 40.50        
Core4: 10.42        Core5: 54.47        
Core6: 15.43        Core7: 63.86        
Core8: 20.96        Core9: 28.32        
Core10: 18.05        Core11: 75.07        
Core12: 21.67        Core13: 68.53        
Core14: 18.95        Core15: 50.55        
Core16: 20.36        Core17: 51.13        
Core18: 19.20        Core19: 46.08        
Core20: 28.53        Core21: 73.79        
Core22: 25.32        Core23: 71.12        
Core24: 25.55        Core25: 32.67        
Core26: 22.99        Core27: 68.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 54.74
DDR read Latency(ns)
Socket0: 66995.26
Socket1: 220.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 46.74        
Core2: 20.01        Core3: 39.60        
Core4: 20.20        Core5: 53.44        
Core6: 10.22        Core7: 61.83        
Core8: 20.05        Core9: 27.35        
Core10: 20.94        Core11: 73.43        
Core12: 17.67        Core13: 67.65        
Core14: 21.60        Core15: 50.03        
Core16: 22.36        Core17: 55.47        
Core18: 21.23        Core19: 45.73        
Core20: 26.23        Core21: 71.36        
Core22: 18.42        Core23: 70.44        
Core24: 26.09        Core25: 30.95        
Core26: 23.25        Core27: 64.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.01
Socket1: 53.79
DDR read Latency(ns)
Socket0: 65210.20
Socket1: 220.30
irq_total: 159582.914269944
cpu_total: 19.84
cpu_0: 1.73
cpu_1: 60.11
cpu_2: 0.60
cpu_3: 49.67
cpu_4: 1.06
cpu_5: 53.46
cpu_6: 0.60
cpu_7: 30.52
cpu_8: 0.60
cpu_9: 26.93
cpu_10: 0.27
cpu_11: 34.04
cpu_12: 0.27
cpu_13: 44.35
cpu_14: 0.53
cpu_15: 27.93
cpu_16: 0.40
cpu_17: 27.86
cpu_18: 0.27
cpu_19: 39.49
cpu_20: 0.13
cpu_21: 34.64
cpu_22: 0.20
cpu_23: 52.59
cpu_24: 0.40
cpu_25: 36.64
cpu_26: 0.93
cpu_27: 29.39
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 123495
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 123495
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11633993
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11633993
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 998832
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 998832
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8150698
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8150698
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 998838
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 998838
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9007518813
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9007518813
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 170202
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 170202
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8969645010
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8969645010


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 47.56        
Core2: 27.50        Core3: 40.81        
Core4: 28.97        Core5: 54.71        
Core6: 33.50        Core7: 66.04        
Core8: 32.25        Core9: 27.78        
Core10: 24.07        Core11: 73.99        
Core12: 23.03        Core13: 68.13        
Core14: 22.27        Core15: 49.72        
Core16: 26.31        Core17: 55.57        
Core18: 29.82        Core19: 46.43        
Core20: 29.21        Core21: 71.68        
Core22: 29.17        Core23: 70.16        
Core24: 22.99        Core25: 32.13        
Core26: 15.22        Core27: 65.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.24
Socket1: 54.66
DDR read Latency(ns)
Socket0: 70394.50
Socket1: 218.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 47.44        
Core2: 22.77        Core3: 40.50        
Core4: 26.96        Core5: 53.59        
Core6: 22.56        Core7: 63.30        
Core8: 23.29        Core9: 27.40        
Core10: 20.53        Core11: 74.09        
Core12: 10.17        Core13: 67.97        
Core14: 18.92        Core15: 47.53        
Core16: 21.45        Core17: 53.55        
Core18: 19.03        Core19: 46.32        
Core20: 22.76        Core21: 70.73        
Core22: 27.70        Core23: 69.66        
Core24: 21.22        Core25: 31.76        
Core26: 30.97        Core27: 61.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 53.85
DDR read Latency(ns)
Socket0: 74608.08
Socket1: 219.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 47.13        
Core2: 24.25        Core3: 40.57        
Core4: 20.05        Core5: 53.97        
Core6: 11.31        Core7: 64.98        
Core8: 16.31        Core9: 27.99        
Core10: 22.56        Core11: 74.46        
Core12: 23.63        Core13: 68.10        
Core14: 20.56        Core15: 48.82        
Core16: 22.20        Core17: 55.27        
Core18: 29.53        Core19: 46.56        
Core20: 21.01        Core21: 72.40        
Core22: 19.38        Core23: 69.92        
Core24: 26.16        Core25: 31.35        
Core26: 22.12        Core27: 64.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.29
Socket1: 54.31
DDR read Latency(ns)
Socket0: 61843.71
Socket1: 219.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.82        Core1: 49.62        
Core2: 21.91        Core3: 49.43        
Core4: 20.20        Core5: 55.39        
Core6: 10.13        Core7: 66.02        
Core8: 16.06        Core9: 28.42        
Core10: 23.20        Core11: 72.76        
Core12: 19.14        Core13: 69.97        
Core14: 24.09        Core15: 51.00        
Core16: 23.42        Core17: 57.03        
Core18: 29.42        Core19: 47.00        
Core20: 21.70        Core21: 72.10        
Core22: 21.46        Core23: 72.43        
Core24: 25.53        Core25: 34.68        
Core26: 22.41        Core27: 63.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 56.35
DDR read Latency(ns)
Socket0: 67163.34
Socket1: 215.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28128
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412248174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412262186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206133947; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206133947; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206214549; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206214549; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005194162; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4019583; Consumed Joules: 245.34; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 680348; Consumed DRAM Joules: 10.41; DRAM Watts: 1.73
S1P0; QPIClocks: 14412313794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412317846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206247163; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206247163; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206165480; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206165480; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005181391; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5718904; Consumed Joules: 349.05; Watts: 58.13; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1647967; Consumed DRAM Joules: 25.21; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f16
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   1.02   0.01    0.62     237 K    822 K    0.71    0.15    0.00    0.01     1400        3        1     70
   1    1     0.14   0.18   0.79    1.20      50 M     69 M    0.28    0.30    0.04    0.05     3864      703        2     58
   2    0     0.00   0.54   0.00    0.60      36 K    126 K    0.71    0.28    0.00    0.01     1400        4        1     69
   3    1     0.21   0.23   0.89    1.20      59 M     79 M    0.24    0.25    0.03    0.04     4032      828        4     58
   4    0     0.00   1.09   0.00    0.60      28 K    114 K    0.75    0.36    0.00    0.00     1008        3        0     70
   5    1     0.15   0.24   0.61    1.17      32 M     46 M    0.30    0.34    0.02    0.03      672       77        6     59
   6    0     0.03   1.11   0.02    1.04      86 K    639 K    0.86    0.60    0.00    0.00    13048       22        1     70
   7    1     0.05   0.27   0.19    0.63      21 M     27 M    0.21    0.29    0.04    0.05     1176      162        8     59
   8    0     0.01   1.07   0.01    0.94      42 K    274 K    0.85    0.56    0.00    0.00     3136        6        1     69
   9    1     0.16   0.85   0.19    0.62    2747 K   8259 K    0.67    0.41    0.00    0.01       56       16        9     59
  10    0     0.00   0.63   0.00    0.60      26 K    108 K    0.75    0.34    0.00    0.01     1064        2        1     68
  11    1     0.06   0.23   0.24    0.68      24 M     30 M    0.18    0.26    0.04    0.05      784      184        2     59
  12    0     0.00   0.68   0.00    0.60      93 K    165 K    0.43    0.29    0.01    0.01     2016        4        6     70
  13    1     0.06   0.15   0.42    0.91      49 M     57 M    0.14    0.20    0.08    0.09    11872     1858        6     58
  14    0     0.01   1.72   0.00    0.68      32 K    109 K    0.70    0.31    0.00    0.00      616        2        0     70
  15    1     0.09   0.51   0.18    0.61      12 M     17 M    0.31    0.42    0.01    0.02      392       41        3     58
  16    0     0.01   0.45   0.01    0.96      39 K    133 K    0.71    0.31    0.00    0.00     2016        4        0     70
  17    1     0.05   0.25   0.19    0.61      20 M     26 M    0.21    0.31    0.04    0.05      784      105        2     60
  18    0     0.00   1.14   0.00    0.60      34 K    116 K    0.71    0.30    0.00    0.00     1288        2        0     70
  19    1     0.15   0.45   0.34    0.81      17 M     27 M    0.36    0.39    0.01    0.02      840       94        4     60
  20    0     0.00   0.33   0.01    0.68      22 K     82 K    0.72    0.31    0.00    0.00      280        1        1     70
  21    1     0.07   0.26   0.25    0.69      23 M     30 M    0.23    0.29    0.04    0.05      448      141        0     60
  22    0     0.00   0.87   0.00    0.60      25 K     97 K    0.73    0.31    0.00    0.01     1680        2        1     71
  23    1     0.08   0.14   0.61    1.16      47 M     59 M    0.19    0.20    0.06    0.07     2520      405        4     60
  24    0     0.01   2.06   0.00    0.85      27 K    101 K    0.73    0.41    0.00    0.00     1400        1        1     71
  25    1     0.08   0.25   0.31    0.77      20 M     30 M    0.32    0.49    0.03    0.04     1456      238        0     60
  26    0     0.00   0.49   0.00    0.60      14 K     90 K    0.84    0.29    0.00    0.01     2016        4        0     70
  27    1     0.05   0.33   0.15    0.60      14 M     18 M    0.21    0.32    0.03    0.04      840       82        2     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.79     748 K   2983 K    0.75    0.41    0.00    0.00    32368       60       14     62
 SKT    1     0.10   0.26   0.38    0.91     399 M    529 M    0.24    0.30    0.03    0.04    29736     4934       52     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.27   0.20    0.90     400 M    532 M    0.25    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.58 %

 C1 core residency: 29.97 %; C3 core residency: 0.64 %; C6 core residency: 47.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4941 M   4937 M   |    5%     5%   
 SKT    1     4899 M   4900 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     206.58       8.75         186.97
 SKT   1    33.49    44.13     291.76      21.05         231.27
---------------------------------------------------------------------------------------------------------------
       *    33.70    44.24     498.34      29.81         230.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 70f5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6937.19 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8552.96 --|
|-- Mem Ch  2: Reads (MB/s):    33.42 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    15.80 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    33.42 --||-- NODE 1 Mem Read (MB/s) :  6937.19 --|
|-- NODE 0 Mem Write(MB/s) :    15.80 --||-- NODE 1 Mem Write(MB/s) :  8552.96 --|
|-- NODE 0 P. Write (T/s):      31088 --||-- NODE 1 P. Write (T/s):      81592 --|
|-- NODE 0 Memory (MB/s):       49.22 --||-- NODE 1 Memory (MB/s):    15490.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6970.61                --|
            |--                System Write Throughput(MB/s):       8568.76                --|
            |--               System Memory Throughput(MB/s):      15539.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7228
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        60     883 K   379 K    300       0     144  
 1     643 K       384 K    25 M   169 M    130 M    36     525 K
-----------------------------------------------------------------------
 *     661 K       384 K    26 M   169 M    130 M    36     525 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 75.15        
Core2: 29.66        Core3: 74.74        
Core4: 26.70        Core5: 68.06        
Core6: 23.57        Core7: 87.73        
Core8: 21.55        Core9: 21.70        
Core10: 17.70        Core11: 82.73        
Core12: 26.27        Core13: 81.13        
Core14: 25.59        Core15: 78.94        
Core16: 26.36        Core17: 50.31        
Core18: 28.85        Core19: 51.87        
Core20: 20.79        Core21: 50.28        
Core22: 20.82        Core23: 43.64        
Core24: 27.78        Core25: 83.92        
Core26: 23.46        Core27: 78.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 70.29
DDR read Latency(ns)
Socket0: 84590.00
Socket1: 198.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 76.69        
Core2: 19.96        Core3: 74.53        
Core4: 21.91        Core5: 68.39        
Core6: 23.28        Core7: 93.59        
Core8: 19.54        Core9: 26.28        
Core10: 9.78        Core11: 82.90        
Core12: 18.08        Core13: 82.14        
Core14: 17.09        Core15: 79.11        
Core16: 21.51        Core17: 54.00        
Core18: 23.35        Core19: 47.91        
Core20: 30.63        Core21: 57.07        
Core22: 21.98        Core23: 39.33        
Core24: 20.12        Core25: 83.30        
Core26: 21.90        Core27: 82.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 70.84
DDR read Latency(ns)
Socket0: 81670.82
Socket1: 199.17
irq_total: 116895.079070226
cpu_total: 19.63
cpu_0: 1.20
cpu_1: 40.09
cpu_2: 0.47
cpu_3: 70.68
cpu_4: 0.40
cpu_5: 48.20
cpu_6: 0.40
cpu_7: 20.01
cpu_8: 0.73
cpu_9: 3.72
cpu_10: 1.53
cpu_11: 53.12
cpu_12: 0.60
cpu_13: 40.29
cpu_14: 0.60
cpu_15: 47.34
cpu_16: 0.53
cpu_17: 33.11
cpu_18: 0.27
cpu_19: 40.69
cpu_20: 0.20
cpu_21: 33.11
cpu_22: 0.40
cpu_23: 27.13
cpu_24: 0.33
cpu_25: 52.19
cpu_26: 0.33
cpu_27: 31.72
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 928468
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 928468
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 928451
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 928451
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6029985
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6029985
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9880917
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9880917
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8372927151
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8372927151
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 145823
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 145823
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8341500571
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8341500571
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 91363
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 91363


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 70.91        
Core2: 19.20        Core3: 73.90        
Core4: 25.96        Core5: 66.67        
Core6: 21.99        Core7: 97.38        
Core8: 16.65        Core9: 22.04        
Core10: 19.79        Core11: 77.91        
Core12: 19.01        Core13: 74.48        
Core14: 10.15        Core15: 79.09        
Core16: 21.49        Core17: 45.91        
Core18: 21.65        Core19: 49.04        
Core20: 21.20        Core21: 45.26        
Core22: 21.93        Core23: 34.02        
Core24: 24.87        Core25: 85.53        
Core26: 21.01        Core27: 78.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.03
Socket1: 68.36
DDR read Latency(ns)
Socket0: 65770.60
Socket1: 207.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 67.12        
Core2: 27.09        Core3: 70.19        
Core4: 22.81        Core5: 59.38        
Core6: 21.57        Core7: 88.18        
Core8: 21.70        Core9: 26.21        
Core10: 9.77        Core11: 74.52        
Core12: 19.45        Core13: 66.63        
Core14: 20.96        Core15: 78.08        
Core16: 23.05        Core17: 45.38        
Core18: 20.79        Core19: 48.12        
Core20: 21.39        Core21: 50.47        
Core22: 19.36        Core23: 29.31        
Core24: 19.23        Core25: 83.65        
Core26: 27.27        Core27: 74.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.30
Socket1: 65.52
DDR read Latency(ns)
Socket0: 76159.37
Socket1: 212.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.21        Core1: 63.34        
Core2: 22.36        Core3: 60.79        
Core4: 24.66        Core5: 53.62        
Core6: 19.32        Core7: 54.27        
Core8: 26.25        Core9: 26.58        
Core10: 20.64        Core11: 68.09        
Core12: 10.38        Core13: 62.93        
Core14: 22.25        Core15: 48.98        
Core16: 28.39        Core17: 39.71        
Core18: 28.32        Core19: 35.61        
Core20: 28.91        Core21: 44.01        
Core22: 28.09        Core23: 23.91        
Core24: 29.33        Core25: 69.54        
Core26: 29.36        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 53.32
DDR read Latency(ns)
Socket0: 100694.48
Socket1: 212.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 62.95        
Core2: 28.58        Core3: 63.98        
Core4: 29.01        Core5: 52.58        
Core6: 30.23        Core7: 55.60        
Core8: 21.52        Core9: 26.28        
Core10: 28.17        Core11: 69.19        
Core12: 23.39        Core13: 68.49        
Core14: 28.21        Core15: 49.98        
Core16: 27.60        Core17: 34.78        
Core18: 28.00        Core19: 37.92        
Core20: 21.93        Core21: 37.11        
Core22: 19.69        Core23: 25.93        
Core24: 28.99        Core25: 70.22        
Core26: 18.25        Core27: 44.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 53.83
DDR read Latency(ns)
Socket0: 99282.36
Socket1: 206.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29842
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414494074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414501122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207254325; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207254325; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207328137; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207328137; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006151163; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017949; Consumed Joules: 245.24; Watts: 40.83; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 674536; Consumed DRAM Joules: 10.32; DRAM Watts: 1.72
S1P0; QPIClocks: 14414627086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414630902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207404198; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207404198; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207321328; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207321328; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006191154; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5675062; Consumed Joules: 346.38; Watts: 57.67; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1648637; Consumed DRAM Joules: 25.22; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75c7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     251 K    793 K    0.68    0.10    0.01    0.02     4032        4        4     70
   1    1     0.05   0.18   0.26    0.71      28 M     35 M    0.19    0.27    0.06    0.07      784      167        0     59
   2    0     0.00   0.54   0.00    0.60      34 K    115 K    0.71    0.26    0.00    0.01     1288        1        1     69
   3    1     0.12   0.14   0.92    1.20      71 M     89 M    0.20    0.22    0.06    0.07     7224     1429        5     59
   4    0     0.00   0.51   0.00    0.60      41 K    108 K    0.62    0.28    0.00    0.01     2856        4        2     70
   5    1     0.12   0.34   0.36    0.83      27 M     36 M    0.26    0.29    0.02    0.03     1736      433        2     60
   6    0     0.01   1.67   0.00    0.63      37 K    119 K    0.69    0.34    0.00    0.00     3248        8        1     70
   7    1     0.02   0.17   0.14    0.60      14 M     18 M    0.24    0.20    0.06    0.08      280       12        2     60
   8    0     0.02   1.13   0.02    1.06      44 K    382 K    0.88    0.62    0.00    0.00     3136        7        0     69
   9    1     0.02   0.56   0.04    0.62     362 K   1519 K    0.76    0.14    0.00    0.01       56       12        7     60
  10    0     0.02   1.11   0.02    1.03      58 K    433 K    0.87    0.61    0.00    0.00     7616       12        1     68
  11    1     0.15   0.22   0.67    1.20      51 M     61 M    0.17    0.20    0.03    0.04     5768     1307        8     58
  12    0     0.01   1.76   0.00    0.70      28 K    112 K    0.75    0.44    0.00    0.00     1456        2        0     70
  13    1     0.06   0.28   0.21    0.64      24 M     30 M    0.18    0.28    0.04    0.05     1232      323       10     58
  14    0     0.00   0.65   0.00    0.60      22 K     91 K    0.75    0.34    0.00    0.01      392        1        1     70
  15    1     0.08   0.12   0.65    1.20      44 M     56 M    0.21    0.24    0.06    0.07     4536      791        3     58
  16    0     0.00   1.27   0.00    0.60      22 K     76 K    0.71    0.27    0.00    0.00      448        1        0     70
  17    1     0.11   0.48   0.23    0.66      15 M     23 M    0.33    0.43    0.01    0.02      504      255        3     59
  18    0     0.01   1.68   0.00    0.76      37 K    150 K    0.75    0.38    0.00    0.00     1456        1        2     71
  19    1     0.09   0.24   0.40    0.87      30 M     42 M    0.28    0.36    0.03    0.05     2800      522        7     60
  20    0     0.00   1.46   0.00    0.64      40 K    126 K    0.68    0.32    0.00    0.00     1120        2        1     70
  21    1     0.12   0.46   0.26    0.71      17 M     26 M    0.33    0.40    0.01    0.02      840      287        5     61
  22    0     0.00   0.59   0.00    0.60      19 K     83 K    0.76    0.27    0.00    0.01      560        1        0     71
  23    1     0.08   0.52   0.15    0.60    6955 K     10 M    0.36    0.62    0.01    0.01      840      130        3     61
  24    0     0.00   0.95   0.00    0.60      16 K     75 K    0.78    0.29    0.00    0.00     1176        2        0     71
  25    1     0.15   0.20   0.77    1.20      53 M     65 M    0.18    0.18    0.03    0.04     2856      652        0     59
  26    0     0.00   0.41   0.00    0.60    7658       45 K    0.83    0.19    0.00    0.01      896        2        0     70
  27    1     0.04   0.38   0.11    0.60    8485 K     11 M    0.28    0.43    0.02    0.03      728      139        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.00    0.78     661 K   2715 K    0.76    0.41    0.00    0.00    29680       48       13     62
 SKT    1     0.09   0.24   0.37    0.93     395 M    511 M    0.23    0.28    0.03    0.04    30184     6459       57     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.25   0.19    0.93     396 M    513 M    0.23    0.29    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.16 %

 C1 core residency: 29.41 %; C3 core residency: 1.70 %; C6 core residency: 48.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.21 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.16 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4898 M   4901 M   |    5%     5%   
 SKT    1     4864 M   4865 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.16     0.08     204.37       8.63         179.77
 SKT   1    33.84    43.77     289.36      21.04         228.73
---------------------------------------------------------------------------------------------------------------
       *    34.00    43.84     493.73      29.67         228.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77b0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5806.04 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9459.93 --|
|-- Mem Ch  2: Reads (MB/s):    37.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.14 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.73 --||-- NODE 1 Mem Read (MB/s) :  5806.04 --|
|-- NODE 0 Mem Write(MB/s) :    17.14 --||-- NODE 1 Mem Write(MB/s) :  9459.93 --|
|-- NODE 0 P. Write (T/s):      31090 --||-- NODE 1 P. Write (T/s):      80522 --|
|-- NODE 0 Memory (MB/s):       54.87 --||-- NODE 1 Memory (MB/s):    15265.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5843.77                --|
            |--                System Write Throughput(MB/s):       9477.08                --|
            |--               System Memory Throughput(MB/s):      15320.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78d9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          96     929 K   455 K    528       0     108  
 1     702 K       657 K    32 M   195 M    154 M     0     828 K
-----------------------------------------------------------------------
 *     711 K       658 K    33 M   196 M    154 M     0     828 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 37.69        
Core2: 25.18        Core3: 56.03        
Core4: 27.68        Core5: 23.51        
Core6: 28.78        Core7: 50.46        
Core8: 30.99        Core9: 23.08        
Core10: 26.79        Core11: 47.37        
Core12: 25.02        Core13: 56.57        
Core14: 27.64        Core15: 32.12        
Core16: 26.59        Core17: 61.35        
Core18: 25.58        Core19: 37.60        
Core20: 29.79        Core21: 35.76        
Core22: 28.50        Core23: 31.32        
Core24: 28.35        Core25: 43.96        
Core26: 29.95        Core27: 21.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.50
Socket1: 42.02
DDR read Latency(ns)
Socket0: 98057.41
Socket1: 242.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 38.59        
Core2: 23.67        Core3: 57.42        
Core4: 21.10        Core5: 25.54        
Core6: 20.54        Core7: 60.94        
Core8: 23.77        Core9: 22.80        
Core10: 16.98        Core11: 48.75        
Core12: 22.11        Core13: 57.66        
Core14: 23.55        Core15: 36.45        
Core16: 23.22        Core17: 62.88        
Core18: 20.66        Core19: 45.20        
Core20: 26.07        Core21: 33.91        
Core22: 26.59        Core23: 31.49        
Core24: 22.27        Core25: 45.50        
Core26: 9.66        Core27: 21.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 43.70
DDR read Latency(ns)
Socket0: 74545.83
Socket1: 239.55
irq_total: 158748.13450524
cpu_total: 17.80
cpu_0: 1.33
cpu_1: 55.78
cpu_2: 0.73
cpu_3: 51.40
cpu_4: 0.53
cpu_5: 36.17
cpu_6: 0.33
cpu_7: 24.87
cpu_8: 0.40
cpu_9: 10.90
cpu_10: 0.33
cpu_11: 48.27
cpu_12: 0.27
cpu_13: 53.32
cpu_14: 0.40
cpu_15: 23.94
cpu_16: 0.93
cpu_17: 32.65
cpu_18: 0.53
cpu_19: 25.40
cpu_20: 0.53
cpu_21: 28.99
cpu_22: 0.20
cpu_23: 30.19
cpu_24: 0.53
cpu_25: 52.66
cpu_26: 0.53
cpu_27: 16.29
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10744930
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10744930
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9519172717
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9519172717
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7645378
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7645378
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1055576
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1055576
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9473635545
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9473635545
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1055575
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1055575
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 157029
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 157029
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 115839
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 115839


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 40.42        
Core2: 10.11        Core3: 57.76        
Core4: 20.66        Core5: 25.27        
Core6: 22.74        Core7: 55.53        
Core8: 19.32        Core9: 23.35        
Core10: 27.75        Core11: 49.78        
Core12: 20.11        Core13: 58.45        
Core14: 15.52        Core15: 34.39        
Core16: 18.76        Core17: 62.94        
Core18: 20.34        Core19: 39.46        
Core20: 26.22        Core21: 37.05        
Core22: 21.45        Core23: 32.37        
Core24: 19.90        Core25: 45.17        
Core26: 23.46        Core27: 22.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 44.03
DDR read Latency(ns)
Socket0: 66199.59
Socket1: 237.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.02        Core1: 41.88        
Core2: 13.83        Core3: 59.69        
Core4: 21.66        Core5: 27.40        
Core6: 21.30        Core7: 47.75        
Core8: 21.97        Core9: 23.56        
Core10: 21.41        Core11: 52.69        
Core12: 28.52        Core13: 57.87        
Core14: 27.66        Core15: 30.52        
Core16: 22.65        Core17: 66.31        
Core18: 22.48        Core19: 44.11        
Core20: 23.28        Core21: 37.01        
Core22: 21.29        Core23: 33.13        
Core24: 20.36        Core25: 41.92        
Core26: 16.68        Core27: 31.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.22
Socket1: 44.39
DDR read Latency(ns)
Socket0: 80433.92
Socket1: 238.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.45        Core1: 49.94        
Core2: 20.00        Core3: 67.72        
Core4: 24.87        Core5: 32.80        
Core6: 18.71        Core7: 54.89        
Core8: 29.46        Core9: 24.23        
Core10: 19.39        Core11: 61.07        
Core12: 28.82        Core13: 61.20        
Core14: 22.80        Core15: 40.48        
Core16: 21.28        Core17: 70.85        
Core18: 21.39        Core19: 55.43        
Core20: 26.67        Core21: 44.12        
Core22: 22.99        Core23: 38.10        
Core24: 20.87        Core25: 55.56        
Core26: 22.76        Core27: 36.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.21
Socket1: 51.47
DDR read Latency(ns)
Socket0: 73633.09
Socket1: 226.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 45.64        
Core2: 21.68        Core3: 65.40        
Core4: 24.02        Core5: 27.36        
Core6: 27.90        Core7: 41.14        
Core8: 23.40        Core9: 23.70        
Core10: 24.03        Core11: 59.11        
Core12: 12.50        Core13: 58.65        
Core14: 28.22        Core15: 39.58        
Core16: 29.46        Core17: 68.30        
Core18: 23.32        Core19: 46.46        
Core20: 26.67        Core21: 38.85        
Core22: 27.02        Core23: 33.23        
Core24: 29.53        Core25: 50.06        
Core26: 30.90        Core27: 30.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 46.84
DDR read Latency(ns)
Socket0: 93098.46
Socket1: 229.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31553
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412039014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412046038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206025502; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206025502; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206099874; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206099874; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005130533; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4012895; Consumed Joules: 244.93; Watts: 40.79; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 681046; Consumed DRAM Joules: 10.42; DRAM Watts: 1.74
S1P0; QPIClocks: 14412177858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412182274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206184851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206184851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206100438; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206100438; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005299604; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5676243; Consumed Joules: 346.45; Watts: 57.69; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1650854; Consumed DRAM Joules: 25.26; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c73
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     241 K    797 K    0.70    0.12    0.01    0.02     5208        6        1     71
   1    1     0.10   0.15   0.64    1.13      48 M     67 M    0.29    0.35    0.05    0.07     3472     1043        2     59
   2    0     0.00   1.13   0.00    0.60      43 K    128 K    0.66    0.24    0.00    0.00      896        1        2     69
   3    1     0.15   0.21   0.71    1.20      55 M     73 M    0.25    0.25    0.04    0.05     1792     1212        5     59
   4    0     0.02   1.35   0.01    0.94      59 K    298 K    0.80    0.57    0.00    0.00     4144        5        2     71
   5    1     0.19   0.52   0.36    0.82    7495 K     22 M    0.67    0.67    0.00    0.01      952      189        8     60
   6    0     0.01   1.12   0.01    1.01      47 K    279 K    0.83    0.56    0.00    0.00     5824        8        1     69
   7    1     0.07   0.53   0.12    0.61    5805 K   9567 K    0.39    0.56    0.01    0.01      840      185        9     60
   8    0     0.00   0.56   0.00    0.60      19 K     96 K    0.80    0.31    0.00    0.01     1064        2        0     70
   9    1     0.12   0.73   0.16    0.65    1127 K   5691 K    0.80    0.45    0.00    0.00      168       36       13     60
  10    0     0.00   0.55   0.00    0.60      19 K     84 K    0.77    0.30    0.00    0.01      728        1        1     68
  11    1     0.07   0.15   0.48    0.97      47 M     60 M    0.22    0.30    0.07    0.08     2352     1154        1     59
  12    0     0.01   1.71   0.00    0.82      34 K    113 K    0.70    0.42    0.00    0.00     1736        2        2     70
  13    1     0.15   0.22   0.70    1.20      59 M     76 M    0.22    0.24    0.04    0.05    13720     5292       16     58
  14    0     0.00   0.68   0.00    0.60      16 K     61 K    0.74    0.29    0.00    0.01     1232        4        0     70
  15    1     0.12   0.61   0.19    0.68    5057 K     12 M    0.59    0.65    0.00    0.01      616      125        4     58
  16    0     0.00   0.52   0.00    0.60      32 K     96 K    0.66    0.28    0.00    0.01      504        2        0     70
  17    1     0.13   0.62   0.21    0.62      15 M     22 M    0.32    0.26    0.01    0.02      728      135        3     60
  18    0     0.00   1.11   0.00    0.60      31 K    106 K    0.71    0.29    0.00    0.00     1680        3        0     70
  19    1     0.08   0.54   0.15    0.60    5748 K     11 M    0.49    0.55    0.01    0.01      896      196        6     61
  20    0     0.01   1.33   0.00    0.66      41 K    150 K    0.72    0.32    0.00    0.00     1848        2        1     70
  21    1     0.09   0.45   0.20    0.61      17 M     25 M    0.30    0.44    0.02    0.03     1568      676        7     61
  22    0     0.00   0.70   0.00    0.60      25 K     95 K    0.74    0.25    0.00    0.01     1456        2        0     71
  23    1     0.11   0.46   0.23    0.67      17 M     27 M    0.34    0.45    0.02    0.03      560      712        2     61
  24    0     0.01   1.24   0.01    0.91      34 K    249 K    0.86    0.60    0.00    0.00     4144        6        1     71
  25    1     0.20   0.33   0.61    1.17      35 M     51 M    0.32    0.37    0.02    0.03      616     2106        1     60
  26    0     0.01   1.71   0.00    0.74      33 K    119 K    0.72    0.37    0.00    0.00      840        1        2     70
  27    1     0.09   0.48   0.18    0.63    7763 K     14 M    0.47    0.67    0.01    0.02     2072      203        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.12   0.00    0.76     680 K   2678 K    0.75    0.39    0.00    0.00    31304       45       13     62
 SKT    1     0.12   0.33   0.35    0.90     329 M    481 M    0.32    0.40    0.02    0.03    30352    13264       78     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.34   0.18    0.90     330 M    484 M    0.32    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.82 %

 C1 core residency: 32.05 %; C3 core residency: 0.70 %; C6 core residency: 47.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4817 M   4802 M   |    5%     4%   
 SKT    1     4758 M   4761 M   |    4%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.08     205.09       8.76         169.63
 SKT   1    27.26    48.70     289.42      21.01         194.21
---------------------------------------------------------------------------------------------------------------
       *    27.45    48.79     494.51      29.77         194.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e5d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7553.47 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8191.78 --|
|-- Mem Ch  2: Reads (MB/s):    48.00 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    24.10 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    48.00 --||-- NODE 1 Mem Read (MB/s) :  7553.47 --|
|-- NODE 0 Mem Write(MB/s) :    24.10 --||-- NODE 1 Mem Write(MB/s) :  8191.78 --|
|-- NODE 0 P. Write (T/s):      31104 --||-- NODE 1 P. Write (T/s):     102032 --|
|-- NODE 0 Memory (MB/s):       72.11 --||-- NODE 1 Memory (MB/s):    15745.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7601.47                --|
            |--                System Write Throughput(MB/s):       8215.88                --|
            |--               System Memory Throughput(MB/s):      15817.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f96
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616          60     942 K   463 K   3024     144     108  
 1     503 K       453 K    21 M   162 M    127 M     0     343 K
-----------------------------------------------------------------------
 *     512 K       453 K    22 M   162 M    127 M   144     343 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 79.30        
Core2: 22.42        Core3: 88.03        
Core4: 29.34        Core5: 79.49        
Core6: 20.95        Core7: 68.18        
Core8: 18.14        Core9: 37.13        
Core10: 22.41        Core11: 60.92        
Core12: 27.10        Core13: 88.54        
Core14: 22.98        Core15: 78.59        
Core16: 23.60        Core17: 93.52        
Core18: 18.98        Core19: 91.21        
Core20: 10.49        Core21: 90.74        
Core22: 19.15        Core23: 88.34        
Core24: 19.48        Core25: 83.69        
Core26: 23.71        Core27: 95.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 83.57
DDR read Latency(ns)
Socket0: 59722.87
Socket1: 212.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 82.06        
Core2: 30.02        Core3: 90.96        
Core4: 29.20        Core5: 82.00        
Core6: 31.68        Core7: 70.65        
Core8: 30.66        Core9: 39.35        
Core10: 18.59        Core11: 53.90        
Core12: 20.98        Core13: 90.62        
Core14: 23.48        Core15: 83.04        
Core16: 24.02        Core17: 94.17        
Core18: 30.45        Core19: 95.17        
Core20: 21.55        Core21: 92.96        
Core22: 17.32        Core23: 91.13        
Core24: 29.89        Core25: 84.55        
Core26: 30.06        Core27: 94.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.60
Socket1: 85.53
DDR read Latency(ns)
Socket0: 72697.14
Socket1: 215.54
irq_total: 79154.944000353
cpu_total: 21.57
cpu_0: 1.20
cpu_1: 56.58
cpu_2: 0.33
cpu_3: 48.34
cpu_4: 0.33
cpu_5: 35.31
cpu_6: 0.40
cpu_7: 46.34
cpu_8: 0.40
cpu_9: 21.54
cpu_10: 0.27
cpu_11: 17.82
cpu_12: 0.20
cpu_13: 28.06
cpu_14: 0.27
cpu_15: 53.06
cpu_16: 0.66
cpu_17: 46.68
cpu_18: 1.06
cpu_19: 53.19
cpu_20: 0.60
cpu_21: 55.45
cpu_22: 0.80
cpu_23: 35.31
cpu_24: 0.47
cpu_25: 48.07
cpu_26: 0.33
cpu_27: 50.86
enp130s0f0_rx_bytes_phy: 4
enp130s0f1_rx_bytes_phy: 8109996759
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8109996763
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8074693014
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8074693014
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 899299
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 899299
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 67222
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 67222
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 899312
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 899312
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8317478
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 8317478
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 123657
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 123657
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4436656
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 4436656


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 82.27        
Core2: 23.43        Core3: 87.07        
Core4: 22.35        Core5: 84.89        
Core6: 33.13        Core7: 64.46        
Core8: 33.17        Core9: 36.63        
Core10: 26.49        Core11: 59.09        
Core12: 23.46        Core13: 88.38        
Core14: 24.56        Core15: 75.81        
Core16: 23.77        Core17: 92.53        
Core18: 21.40        Core19: 95.37        
Core20: 19.70        Core21: 91.74        
Core22: 18.30        Core23: 88.87        
Core24: 10.10        Core25: 85.69        
Core26: 21.62        Core27: 96.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 84.12
DDR read Latency(ns)
Socket0: 60116.65
Socket1: 216.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 80.51        
Core2: 23.31        Core3: 85.74        
Core4: 24.51        Core5: 91.69        
Core6: 23.87        Core7: 63.86        
Core8: 28.38        Core9: 36.04        
Core10: 20.34        Core11: 62.96        
Core12: 25.75        Core13: 88.19        
Core14: 21.26        Core15: 73.27        
Core16: 18.62        Core17: 92.27        
Core18: 28.57        Core19: 97.41        
Core20: 22.58        Core21: 93.18        
Core22: 9.70        Core23: 87.73        
Core24: 21.03        Core25: 87.56        
Core26: 19.50        Core27: 97.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.89
Socket1: 84.47
DDR read Latency(ns)
Socket0: 59739.43
Socket1: 217.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 78.31        
Core2: 22.48        Core3: 88.23        
Core4: 28.81        Core5: 83.24        
Core6: 24.05        Core7: 63.92        
Core8: 13.57        Core9: 36.80        
Core10: 20.84        Core11: 54.74        
Core12: 24.27        Core13: 87.32        
Core14: 25.12        Core15: 73.76        
Core16: 20.93        Core17: 91.35        
Core18: 20.62        Core19: 94.50        
Core20: 10.11        Core21: 91.96        
Core22: 19.90        Core23: 87.83        
Core24: 22.27        Core25: 88.52        
Core26: 21.04        Core27: 95.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.01
Socket1: 83.18
DDR read Latency(ns)
Socket0: 63852.54
Socket1: 216.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 79.99        
Core2: 20.08        Core3: 88.72        
Core4: 23.42        Core5: 67.31        
Core6: 24.23        Core7: 65.29        
Core8: 22.73        Core9: 37.11        
Core10: 19.83        Core11: 37.59        
Core12: 19.02        Core13: 85.85        
Core14: 23.61        Core15: 75.01        
Core16: 24.11        Core17: 90.24        
Core18: 24.52        Core19: 94.28        
Core20: 9.45        Core21: 91.42        
Core22: 21.08        Core23: 86.32        
Core24: 23.81        Core25: 91.36        
Core26: 21.28        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 81.78
DDR read Latency(ns)
Socket0: 60662.48
Socket1: 218.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 820
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416128730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416135758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208070046; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208070046; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208151014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208151014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006835827; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016321; Consumed Joules: 245.14; Watts: 40.82; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 680363; Consumed DRAM Joules: 10.41; DRAM Watts: 1.73
S1P0; QPIClocks: 14416268034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416271106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208221044; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208221044; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208140470; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208140470; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006863614; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5878687; Consumed Joules: 358.81; Watts: 59.74; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1655785; Consumed DRAM Joules: 25.33; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 48e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.95   0.01    0.66     297 K    894 K    0.67    0.14    0.00    0.01     4088        5        2     70
   1    1     0.06   0.09   0.68    1.18      47 M     58 M    0.18    0.25    0.08    0.10     4816      826        1     59
   2    0     0.00   1.14   0.00    0.60      40 K    127 K    0.68    0.31    0.00    0.00     1232        3        0     69
   3    1     0.08   0.16   0.51    1.03      33 M     42 M    0.21    0.23    0.04    0.05      728      155       10     60
   4    0     0.00   0.47   0.00    0.60      23 K     84 K    0.72    0.29    0.00    0.01      336        2        0     70
   5    1     0.07   0.26   0.26    0.70      21 M     27 M    0.24    0.38    0.03    0.04      784       42        8     60
   6    0     0.00   0.47   0.00    0.60      22 K     73 K    0.69    0.27    0.00    0.01     1064        2        0     70
   7    1     0.09   0.21   0.43    0.91      28 M     37 M    0.24    0.34    0.03    0.04     1344      205       10     60
   8    0     0.00   1.18   0.00    0.60      19 K     73 K    0.74    0.27    0.00    0.00      448        1        0     69
   9    1     0.14   0.87   0.16    0.63    2907 K   7634 K    0.62    0.26    0.00    0.01      224       12       16     60
  10    0     0.00   0.44   0.00    0.60      13 K     65 K    0.79    0.28    0.00    0.01     1232        1        1     68
  11    1     0.07   0.51   0.13    0.62    7140 K     10 M    0.34    0.56    0.01    0.02      504       41        9     59
  12    0     0.01   1.08   0.01    1.01      24 K    218 K    0.89    0.60    0.00    0.00     3528        4        1     70
  13    1     0.07   0.35   0.20    0.62      16 M     21 M    0.25    0.26    0.02    0.03      560       26        7     58
  14    0     0.00   0.67   0.00    0.60      22 K     81 K    0.72    0.33    0.00    0.01      504        1        0     70
  15    1     0.13   0.19   0.66    1.20      34 M     45 M    0.24    0.27    0.03    0.04      840      146        3     58
  16    0     0.00   1.21   0.00    0.60      47 K    102 K    0.53    0.24    0.00    0.00     2408        3        3     70
  17    1     0.04   0.10   0.45    0.94      42 M     50 M    0.15    0.18    0.10    0.12     1680      303        5     59
  18    0     0.00   0.53   0.00    0.60      24 K     88 K    0.73    0.31    0.00    0.01     1456        1        1     70
  19    1     0.10   0.15   0.65    1.16      41 M     50 M    0.17    0.20    0.04    0.05     4480      843        5     59
  20    0     0.01   1.01   0.01    0.96      41 K    259 K    0.84    0.57    0.00    0.00     5936        7        1     70
  21    1     0.11   0.16   0.68    1.17      42 M     51 M    0.18    0.18    0.04    0.05     3360      703        1     59
  22    0     0.00   0.56   0.00    0.60      23 K     99 K    0.76    0.33    0.00    0.01     1400        3        1     71
  23    1     0.09   0.31   0.29    0.74      22 M     29 M    0.24    0.23    0.03    0.03      560      141        0     60
  24    0     0.02   1.16   0.02    1.06      49 K    401 K    0.88    0.62    0.00    0.00     5936       11        1     71
  25    1     0.07   0.12   0.57    1.10      40 M     48 M    0.17    0.19    0.06    0.07     3976      654        3     59
  26    0     0.00   1.08   0.00    0.60      33 K    125 K    0.74    0.34    0.00    0.00     1008        2        1     70
  27    1     0.06   0.10   0.61    1.14      41 M     50 M    0.18    0.20    0.07    0.08     5040      770        1     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.99   0.00    0.78     684 K   2695 K    0.75    0.41    0.00    0.00    30576       46       12     62
 SKT    1     0.08   0.19   0.45    0.99     423 M    533 M    0.21    0.25    0.04    0.05    28896     4867       79     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.19   0.23    0.99     424 M    535 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   63 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.86 %

 C1 core residency: 26.74 %; C3 core residency: 1.62 %; C6 core residency: 48.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.10 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5056 M   5062 M   |    5%     5%   
 SKT    1     5011 M   5013 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.12     205.52       8.69         181.35
 SKT   1    37.51    41.73     303.31      21.25         262.68
---------------------------------------------------------------------------------------------------------------
       *    37.75    41.85     508.83      29.94         262.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6661.89 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8715.24 --|
|-- Mem Ch  2: Reads (MB/s):    37.78 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    16.90 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.78 --||-- NODE 1 Mem Read (MB/s) :  6661.89 --|
|-- NODE 0 Mem Write(MB/s) :    16.90 --||-- NODE 1 Mem Write(MB/s) :  8715.24 --|
|-- NODE 0 P. Write (T/s):      31104 --||-- NODE 1 P. Write (T/s):      74845 --|
|-- NODE 0 Memory (MB/s):       54.68 --||-- NODE 1 Memory (MB/s):    15377.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6699.67                --|
            |--                System Write Throughput(MB/s):       8732.13                --|
            |--               System Memory Throughput(MB/s):      15431.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ba
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          36    1390 K  2079 K   3348       0      72  
 1     930 K       365 K    30 M   190 M    139 M     0     904 K
-----------------------------------------------------------------------
 *     938 K       365 K    32 M   192 M    139 M     0     904 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 73.76        
Core2: 10.26        Core3: 59.39        
Core4: 21.88        Core5: 34.82        
Core6: 21.85        Core7: 82.08        
Core8: 22.35        Core9: 28.55        
Core10: 19.51        Core11: 44.71        
Core12: 21.47        Core13: 51.31        
Core14: 21.15        Core15: 44.85        
Core16: 27.17        Core17: 42.49        
Core18: 27.93        Core19: 81.70        
Core20: 21.71        Core21: 72.93        
Core22: 25.46        Core23: 74.15        
Core24: 23.30        Core25: 78.83        
Core26: 20.78        Core27: 59.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 61.13
DDR read Latency(ns)
Socket0: 73292.95
Socket1: 215.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 69.34        
Core2: 23.95        Core3: 56.88        
Core4: 10.61        Core5: 33.04        
Core6: 18.57        Core7: 79.57        
Core8: 21.80        Core9: 27.57        
Core10: 18.44        Core11: 40.72        
Core12: 19.00        Core13: 47.09        
Core14: 22.06        Core15: 41.47        
Core16: 17.83        Core17: 39.02        
Core18: 29.14        Core19: 80.26        
Core20: 22.07        Core21: 68.87        
Core22: 23.05        Core23: 71.16        
Core24: 22.98        Core25: 76.38        
Core26: 23.42        Core27: 56.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 58.00
DDR read Latency(ns)
Socket0: 75912.93
Socket1: 215.52
irq_total: 163987.010419073
cpu_total: 20.84
cpu_0: 1.00
cpu_1: 46.54
cpu_2: 0.73
cpu_3: 84.44
cpu_4: 1.00
cpu_5: 44.28
cpu_6: 0.53
cpu_7: 41.82
cpu_8: 0.47
cpu_9: 11.64
cpu_10: 0.40
cpu_11: 31.78
cpu_12: 0.47
cpu_13: 42.62
cpu_14: 0.27
cpu_15: 43.88
cpu_16: 0.27
cpu_17: 36.30
cpu_18: 0.33
cpu_19: 28.92
cpu_20: 0.47
cpu_21: 44.81
cpu_22: 0.20
cpu_23: 35.24
cpu_24: 0.60
cpu_25: 61.90
cpu_26: 1.20
cpu_27: 21.34
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12752679
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12752679
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8684445626
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8684445626
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8712957699
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8712957699
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 966174
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 966174
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9044947
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9044947
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 966190
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 966190
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 186413
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 186413
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 137044
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 137044


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.16        Core1: 62.12        
Core2: 23.12        Core3: 54.03        
Core4: 27.43        Core5: 32.57        
Core6: 23.92        Core7: 76.88        
Core8: 21.96        Core9: 23.72        
Core10: 21.75        Core11: 41.40        
Core12: 29.32        Core13: 38.80        
Core14: 27.76        Core15: 39.66        
Core16: 30.22        Core17: 34.64        
Core18: 30.26        Core19: 75.97        
Core20: 29.27        Core21: 65.87        
Core22: 31.23        Core23: 71.16        
Core24: 28.44        Core25: 72.16        
Core26: 28.70        Core27: 43.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 54.58
DDR read Latency(ns)
Socket0: 86858.08
Socket1: 218.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.27        Core1: 66.97        
Core2: 21.36        Core3: 55.95        
Core4: 22.30        Core5: 32.83        
Core6: 30.88        Core7: 81.76        
Core8: 18.66        Core9: 26.20        
Core10: 10.35        Core11: 48.07        
Core12: 21.14        Core13: 41.81        
Core14: 18.56        Core15: 46.13        
Core16: 21.12        Core17: 35.94        
Core18: 26.81        Core19: 75.34        
Core20: 22.20        Core21: 68.32        
Core22: 22.23        Core23: 72.90        
Core24: 21.98        Core25: 72.16        
Core26: 28.75        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.77
Socket1: 57.85
DDR read Latency(ns)
Socket0: 74565.01
Socket1: 223.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.22        Core1: 72.69        
Core2: 21.00        Core3: 58.06        
Core4: 21.71        Core5: 33.66        
Core6: 21.27        Core7: 86.13        
Core8: 9.86        Core9: 29.17        
Core10: 18.30        Core11: 50.36        
Core12: 16.98        Core13: 48.05        
Core14: 21.39        Core15: 48.04        
Core16: 28.68        Core17: 35.71        
Core18: 24.35        Core19: 77.58        
Core20: 20.25        Core21: 69.87        
Core22: 18.94        Core23: 75.77        
Core24: 19.35        Core25: 74.49        
Core26: 28.39        Core27: 55.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.71
Socket1: 60.93
DDR read Latency(ns)
Socket0: 73675.49
Socket1: 220.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.40        Core1: 70.28        
Core2: 28.62        Core3: 55.00        
Core4: 24.12        Core5: 30.09        
Core6: 24.32        Core7: 83.88        
Core8: 22.16        Core9: 25.50        
Core10: 23.82        Core11: 46.64        
Core12: 10.01        Core13: 42.57        
Core14: 19.41        Core15: 42.15        
Core16: 20.20        Core17: 43.48        
Core18: 22.28        Core19: 75.40        
Core20: 21.43        Core21: 68.05        
Core22: 28.96        Core23: 73.16        
Core24: 21.36        Core25: 74.93        
Core26: 24.62        Core27: 51.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.37
Socket1: 58.34
DDR read Latency(ns)
Socket0: 72332.72
Socket1: 223.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2607
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409930794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409940682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204970976; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204970976; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205061564; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205061564; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004256962; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017131; Consumed Joules: 245.19; Watts: 40.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 681684; Consumed DRAM Joules: 10.43; DRAM Watts: 1.74
S1P0; QPIClocks: 14409966254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409969442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205074951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205074951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204992564; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204992564; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004239546; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5862923; Consumed Joules: 357.84; Watts: 59.60; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1641401; Consumed DRAM Joules: 25.11; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b65
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     190 K    727 K    0.74    0.10    0.01    0.02     2912        2        2     70
   1    1     0.10   0.20   0.50    1.00      35 M     45 M    0.23    0.32    0.03    0.04     1176       57        3     59
   2    0     0.01   1.05   0.01    0.97      39 K    264 K    0.85    0.57    0.00    0.00     4312        6        0     69
   3    1     0.26   0.25   1.01    1.20      67 M     91 M    0.26    0.28    0.03    0.04     6216       90        1     59
   4    0     0.01   1.06   0.01    1.00      36 K    245 K    0.85    0.58    0.00    0.00     3528        6        0     70
   5    1     0.12   0.35   0.34    0.80      20 M     31 M    0.35    0.52    0.02    0.03     2184       75        5     60
   6    0     0.00   1.20   0.00    0.60      22 K     95 K    0.77    0.35    0.00    0.00      728        3        0     70
   7    1     0.04   0.11   0.37    0.84      41 M     49 M    0.15    0.19    0.10    0.12     3528      124        2     59
   8    0     0.00   0.67   0.00    0.60      66 K    160 K    0.58    0.32    0.00    0.01     1680        3        2     69
   9    1     0.09   0.82   0.11    0.65    1164 K   4154 K    0.72    0.38    0.00    0.00      336        7        9     60
  10    0     0.01   1.69   0.00    0.66      35 K    132 K    0.73    0.28    0.00    0.00     1512        3        0     68
  11    1     0.13   0.49   0.26    0.70      14 M     22 M    0.38    0.43    0.01    0.02     2576       45        6     59
  12    0     0.00   0.70   0.00    0.60      30 K    112 K    0.73    0.36    0.00    0.01     1008        2        0     70
  13    1     0.12   0.31   0.39    0.87      22 M     34 M    0.34    0.42    0.02    0.03     5936       81        5     58
  14    0     0.01   1.59   0.00    0.69      29 K    123 K    0.77    0.41    0.00    0.00      896        4        1     70
  15    1     0.29   0.54   0.54    1.05      16 M     31 M    0.46    0.38    0.01    0.01     1848       55        2     58
  16    0     0.00   0.55   0.00    0.60      21 K     95 K    0.77    0.28    0.00    0.01     1064        1        0     70
  17    1     0.09   0.52   0.18    0.61    9646 K     16 M    0.41    0.55    0.01    0.02     1064       27        3     59
  18    0     0.00   0.49   0.00    0.60      10 K     69 K    0.85    0.28    0.00    0.01     1344        5        1     70
  19    1     0.06   0.14   0.44    0.92      36 M     45 M    0.20    0.28    0.06    0.07      224        3        1     60
  20    0     0.00   0.60   0.00    0.60      36 K    146 K    0.75    0.19    0.00    0.01     1680        1        1     70
  21    1     0.08   0.18   0.45    0.93      35 M     45 M    0.23    0.31    0.04    0.05      560        5        1     60
  22    0     0.01   1.17   0.01    1.01      36 K    242 K    0.85    0.58    0.00    0.00     5320        8        0     71
  23    1     0.11   0.18   0.63    1.20      35 M     48 M    0.26    0.29    0.03    0.04      168        4        0     60
  24    0     0.01   1.81   0.00    0.75      34 K    134 K    0.74    0.40    0.00    0.00     1288        1        2     71
  25    1     0.18   0.24   0.76    1.20      40 M     54 M    0.27    0.26    0.02    0.03      504        2        0     60
  26    0     0.01   1.04   0.01    0.94      41 K    286 K    0.85    0.57    0.00    0.00     4144        6        0     70
  27    1     0.06   0.35   0.16    0.60      13 M     18 M    0.26    0.43    0.02    0.03     1904       53        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.00    0.79     631 K   2836 K    0.78    0.41    0.00    0.00    31416       51        8     62
 SKT    1     0.12   0.28   0.44    0.96     390 M    539 M    0.28    0.34    0.02    0.03    28224      628       38     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.29   0.22    0.96     391 M    542 M    0.28    0.34    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.22 %

 C1 core residency: 27.64 %; C3 core residency: 0.38 %; C6 core residency: 48.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4864 M   4861 M   |    5%     5%   
 SKT    1     4808 M   4810 M   |    4%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.08     206.09       8.76         172.57
 SKT   1    32.68    44.08     301.12      21.04         237.60
---------------------------------------------------------------------------------------------------------------
       *    32.88    44.16     507.22      29.80         237.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d2a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7151.38 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8414.55 --|
|-- Mem Ch  2: Reads (MB/s):    37.17 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.17 --||-- NODE 1 Mem Read (MB/s) :  7151.38 --|
|-- NODE 0 Mem Write(MB/s) :    17.48 --||-- NODE 1 Mem Write(MB/s) :  8414.55 --|
|-- NODE 0 P. Write (T/s):      31102 --||-- NODE 1 P. Write (T/s):      81469 --|
|-- NODE 0 Memory (MB/s):       54.65 --||-- NODE 1 Memory (MB/s):    15565.92 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7188.55                --|
            |--                System Write Throughput(MB/s):       8432.02                --|
            |--               System Memory Throughput(MB/s):      15620.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e5e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          72     924 K   478 K     36       0     228  
 1     664 K       370 K    26 M   172 M    132 M     0     504 K
-----------------------------------------------------------------------
 *     673 K       370 K    27 M   173 M    132 M     0     504 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.14        Core1: 76.41        
Core2: 25.48        Core3: 84.19        
Core4: 18.89        Core5: 74.10        
Core6: 22.55        Core7: 50.46        
Core8: 26.66        Core9: 27.31        
Core10: 21.04        Core11: 29.73        
Core12: 26.13        Core13: 67.77        
Core14: 25.92        Core15: 85.09        
Core16: 29.71        Core17: 102.04        
Core18: 26.64        Core19: 79.39        
Core20: 29.69        Core21: 46.15        
Core22: 10.39        Core23: 78.81        
Core24: 26.51        Core25: 86.46        
Core26: 30.50        Core27: 72.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.18
Socket1: 73.38
DDR read Latency(ns)
Socket0: 79145.09
Socket1: 210.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 74.89        
Core2: 22.27        Core3: 82.09        
Core4: 26.10        Core5: 72.87        
Core6: 23.31        Core7: 51.11        
Core8: 21.46        Core9: 27.22        
Core10: 21.71        Core11: 28.90        
Core12: 9.94        Core13: 65.69        
Core14: 20.61        Core15: 84.70        
Core16: 16.37        Core17: 101.88        
Core18: 20.32        Core19: 78.65        
Core20: 19.57        Core21: 47.12        
Core22: 19.15        Core23: 79.45        
Core24: 14.16        Core25: 83.17        
Core26: 23.87        Core27: 67.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 72.17
DDR read Latency(ns)
Socket0: 78403.56
Socket1: 209.20
irq_total: 113959.703428085
cpu_total: 20.74
cpu_0: 1.06
cpu_1: 78.06
cpu_2: 0.40
cpu_3: 54.45
cpu_4: 0.73
cpu_5: 86.50
cpu_6: 0.47
cpu_7: 30.65
cpu_8: 0.86
cpu_9: 4.92
cpu_10: 0.66
cpu_11: 17.95
cpu_12: 0.60
cpu_13: 39.10
cpu_14: 0.86
cpu_15: 32.38
cpu_16: 0.27
cpu_17: 34.91
cpu_18: 0.27
cpu_19: 48.01
cpu_20: 0.27
cpu_21: 25.27
cpu_22: 0.66
cpu_23: 36.84
cpu_24: 0.40
cpu_25: 45.94
cpu_26: 0.33
cpu_27: 38.03
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 929744
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 929744
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8384463542
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8384463542
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9921642
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9921642
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 146300
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 146300
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 93066
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 93066
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8354954346
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8354954346
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 929747
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 929747
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6142421
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6142421


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 74.02        
Core2: 23.08        Core3: 80.97        
Core4: 26.48        Core5: 71.96        
Core6: 28.60        Core7: 47.14        
Core8: 22.80        Core9: 27.62        
Core10: 17.23        Core11: 27.63        
Core12: 17.76        Core13: 65.55        
Core14: 9.69        Core15: 83.60        
Core16: 20.13        Core17: 101.55        
Core18: 21.85        Core19: 77.29        
Core20: 19.86        Core21: 44.60        
Core22: 20.02        Core23: 78.12        
Core24: 22.02        Core25: 82.40        
Core26: 27.19        Core27: 65.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 70.81
DDR read Latency(ns)
Socket0: 65666.61
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 74.84        
Core2: 20.29        Core3: 81.11        
Core4: 25.33        Core5: 72.44        
Core6: 23.44        Core7: 50.85        
Core8: 21.54        Core9: 27.07        
Core10: 22.50        Core11: 29.45        
Core12: 9.14        Core13: 65.45        
Core14: 20.61        Core15: 84.16        
Core16: 19.43        Core17: 101.61        
Core18: 20.35        Core19: 78.46        
Core20: 24.28        Core21: 50.22        
Core22: 24.11        Core23: 79.50        
Core24: 22.54        Core25: 82.43        
Core26: 27.12        Core27: 65.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 71.98
DDR read Latency(ns)
Socket0: 71305.09
Socket1: 209.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 73.80        
Core2: 20.86        Core3: 80.43        
Core4: 21.41        Core5: 71.59        
Core6: 22.59        Core7: 48.56        
Core8: 30.41        Core9: 26.92        
Core10: 28.99        Core11: 28.57        
Core12: 26.38        Core13: 65.40        
Core14: 28.23        Core15: 82.06        
Core16: 31.10        Core17: 100.48        
Core18: 28.34        Core19: 77.88        
Core20: 28.78        Core21: 43.54        
Core22: 27.64        Core23: 76.62        
Core24: 25.97        Core25: 81.67        
Core26: 27.81        Core27: 64.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 70.51
DDR read Latency(ns)
Socket0: 89142.46
Socket1: 209.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 73.72        
Core2: 23.86        Core3: 80.74        
Core4: 22.42        Core5: 71.29        
Core6: 28.73        Core7: 41.81        
Core8: 28.04        Core9: 27.07        
Core10: 21.57        Core11: 27.91        
Core12: 19.87        Core13: 64.91        
Core14: 23.98        Core15: 83.70        
Core16: 27.16        Core17: 100.48        
Core18: 21.99        Core19: 77.58        
Core20: 10.02        Core21: 36.81        
Core22: 20.54        Core23: 75.47        
Core24: 21.61        Core25: 81.87        
Core26: 20.34        Core27: 62.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 69.34
DDR read Latency(ns)
Socket0: 83309.20
Socket1: 209.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4338
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413788694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413795762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206900551; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206900551; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207094699; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207094699; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005857208; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4012776; Consumed Joules: 244.92; Watts: 40.79; Thermal headroom below TjMax: 63
S0; Consumed DRAM energy units: 682321; Consumed DRAM Joules: 10.44; DRAM Watts: 1.74
S1P0; QPIClocks: 14413923694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413929910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207057317; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207057317; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206973707; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206973707; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005919108; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5696683; Consumed Joules: 347.70; Watts: 57.90; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1645710; Consumed DRAM Joules: 25.18; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 122d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.85   0.01    0.61     213 K    755 K    0.72    0.14    0.00    0.01     2744        4        2     71
   1    1     0.10   0.10   0.95    1.20      69 M     88 M    0.21    0.22    0.07    0.09     1288      353        3     59
   2    0     0.00   0.86   0.00    0.60      72 K    183 K    0.61    0.30    0.00    0.01     3920        5        4     69
   3    1     0.06   0.09   0.67    1.20      46 M     57 M    0.19    0.21    0.08    0.10     1064      197        4     59
   4    0     0.00   0.43   0.00    0.60      21 K     99 K    0.79    0.15    0.00    0.02      336        2        0     70
   5    1     0.22   0.21   1.05    1.20      76 M     95 M    0.20    0.20    0.03    0.04    11592     1995        2     59
   6    0     0.00   0.49   0.00    0.60      25 K    108 K    0.77    0.26    0.00    0.01      448        2        0     70
   7    1     0.10   0.45   0.23    0.66      17 M     23 M    0.27    0.38    0.02    0.02     1008      207       12     60
   8    0     0.01   1.72   0.00    0.65      32 K    105 K    0.69    0.33    0.00    0.00      672        1        1     68
   9    1     0.03   0.59   0.06    0.60     513 K   1453 K    0.65    0.19    0.00    0.00      168       13        4     60
  10    0     0.00   0.94   0.00    0.60      52 K    153 K    0.66    0.37    0.00    0.01     3696        7        3     69
  11    1     0.07   0.52   0.14    0.62    6240 K     10 M    0.41    0.62    0.01    0.01       56       46        4     59
  12    0     0.03   1.13   0.02    1.05      54 K    556 K    0.90    0.64    0.00    0.00    10696       15        1     70
  13    1     0.16   0.48   0.34    0.80      16 M     24 M    0.32    0.31    0.01    0.02      616       82        2     60
  14    0     0.01   1.07   0.01    0.97      36 K    259 K    0.86    0.59    0.00    0.00     4312        7        0     70
  15    1     0.04   0.17   0.23    0.65      25 M     30 M    0.18    0.23    0.06    0.08      728      152        2     59
  16    0     0.00   0.65   0.00    0.60      18 K     97 K    0.81    0.37    0.00    0.01      784        1        1     70
  17    1     0.03   0.10   0.26    0.69      28 M     34 M    0.18    0.17    0.10    0.13       56        2        4     60
  18    0     0.00   1.14   0.00    0.60      23 K    105 K    0.77    0.33    0.00    0.00      728        1        0     71
  19    1     0.04   0.09   0.49    0.99      49 M     57 M    0.14    0.19    0.11    0.13     9744     1808        2     61
  20    0     0.00   0.59   0.00    0.60      26 K     97 K    0.72    0.31    0.00    0.01     1176        2        1     71
  21    1     0.05   0.30   0.18    0.60      13 M     19 M    0.28    0.45    0.03    0.04      840      146        2     61
  22    0     0.00   0.61   0.00    0.60      34 K    121 K    0.71    0.33    0.00    0.01     1120        2        1     71
  23    1     0.06   0.22   0.28    0.73      24 M     32 M    0.23    0.26    0.04    0.05      672      151        0     62
  24    0     0.00   1.59   0.00    0.62      32 K     95 K    0.66    0.28    0.00    0.00      784        1        1     71
  25    1     0.18   0.40   0.44    0.91      21 M     30 M    0.31    0.23    0.01    0.02      336       10        0     60
  26    0     0.01   1.99   0.00    0.71      22 K    100 K    0.78    0.33    0.00    0.00     1008        1        2     70
  27    1     0.11   0.35   0.30    0.76      21 M     29 M    0.27    0.31    0.02    0.03      952      167        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.76     666 K   2839 K    0.77    0.42    0.00    0.00    32424       51       17     62
 SKT    1     0.09   0.22   0.40    0.92     417 M    535 M    0.22    0.26    0.03    0.04    29120     5329       44     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.23   0.20    0.92     417 M    538 M    0.22    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.13 %

 C1 core residency: 28.88 %; C3 core residency: 1.42 %; C6 core residency: 47.57 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4929 M   4925 M   |    5%     5%   
 SKT    1     4888 M   4888 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.09     204.94       8.68         189.13
 SKT   1    35.94    42.05     290.43      20.99         247.13
---------------------------------------------------------------------------------------------------------------
       *    36.12    42.14     495.37      29.67         247.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1434
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6148.54 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9105.83 --|
|-- Mem Ch  2: Reads (MB/s):    37.58 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    19.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.58 --||-- NODE 1 Mem Read (MB/s) :  6148.54 --|
|-- NODE 0 Mem Write(MB/s) :    19.07 --||-- NODE 1 Mem Write(MB/s) :  9105.83 --|
|-- NODE 0 P. Write (T/s):      31098 --||-- NODE 1 P. Write (T/s):      76812 --|
|-- NODE 0 Memory (MB/s):       56.65 --||-- NODE 1 Memory (MB/s):    15254.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6186.12                --|
            |--                System Write Throughput(MB/s):       9124.89                --|
            |--               System Memory Throughput(MB/s):      15311.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1574
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8268          12     821 K   474 K    252       0       0  
 1     737 K       559 K    29 M   188 M    148 M     0     935 K
-----------------------------------------------------------------------
 *     745 K       559 K    30 M   188 M    148 M     0     935 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 32.14        
Core2: 25.75        Core3: 29.49        
Core4: 9.99        Core5: 52.38        
Core6: 18.21        Core7: 57.77        
Core8: 18.78        Core9: 23.24        
Core10: 17.94        Core11: 56.50        
Core12: 19.17        Core13: 40.34        
Core14: 12.59        Core15: 34.75        
Core16: 19.27        Core17: 52.56        
Core18: 19.77        Core19: 29.05        
Core20: 20.59        Core21: 54.19        
Core22: 30.03        Core23: 29.06        
Core24: 20.47        Core25: 35.69        
Core26: 29.60        Core27: 56.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.70
Socket1: 41.18
DDR read Latency(ns)
Socket0: 90038.54
Socket1: 250.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 35.79        
Core2: 36.49        Core3: 32.93        
Core4: 30.00        Core5: 56.77        
Core6: 28.55        Core7: 70.94        
Core8: 14.10        Core9: 26.94        
Core10: 30.63        Core11: 60.74        
Core12: 29.51        Core13: 75.25        
Core14: 30.02        Core15: 42.87        
Core16: 30.59        Core17: 64.71        
Core18: 29.76        Core19: 32.62        
Core20: 31.78        Core21: 68.16        
Core22: 31.62        Core23: 32.79        
Core24: 29.53        Core25: 37.77        
Core26: 30.13        Core27: 79.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 49.26
DDR read Latency(ns)
Socket0: 100041.33
Socket1: 234.26
irq_total: 171029.78418158
cpu_total: 18.78
cpu_0: 1.06
cpu_1: 36.90
cpu_2: 0.27
cpu_3: 38.36
cpu_4: 1.06
cpu_5: 70.08
cpu_6: 1.13
cpu_7: 49.00
cpu_8: 1.93
cpu_9: 20.41
cpu_10: 0.40
cpu_11: 41.69
cpu_12: 0.53
cpu_13: 20.41
cpu_14: 0.33
cpu_15: 24.80
cpu_16: 0.40
cpu_17: 34.64
cpu_18: 0.27
cpu_19: 42.69
cpu_20: 0.40
cpu_21: 45.35
cpu_22: 0.20
cpu_23: 34.97
cpu_24: 0.33
cpu_25: 36.17
cpu_26: 0.53
cpu_27: 21.34
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1039447
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1039447
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 173787
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 173787
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 130259
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 130259
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1039451
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1039451
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9334351717
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9334351717
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11903915
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11903915
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8597136
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8597136
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9373767093
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9373767093


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 38.06        
Core2: 20.06        Core3: 27.82        
Core4: 27.66        Core5: 60.18        
Core6: 9.81        Core7: 81.71        
Core8: 15.98        Core9: 30.47        
Core10: 19.32        Core11: 62.18        
Core12: 21.24        Core13: 82.58        
Core14: 18.37        Core15: 38.94        
Core16: 29.69        Core17: 76.24        
Core18: 21.67        Core19: 37.80        
Core20: 22.48        Core21: 81.18        
Core22: 18.69        Core23: 32.56        
Core24: 20.87        Core25: 39.47        
Core26: 23.11        Core27: 94.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.79
Socket1: 53.81
DDR read Latency(ns)
Socket0: 62639.59
Socket1: 233.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 57.25        
Core2: 23.91        Core3: 39.08        
Core4: 20.96        Core5: 60.72        
Core6: 14.52        Core7: 90.81        
Core8: 10.74        Core9: 32.55        
Core10: 19.37        Core11: 68.94        
Core12: 22.09        Core13: 86.45        
Core14: 18.69        Core15: 34.39        
Core16: 22.25        Core17: 78.43        
Core18: 27.58        Core19: 40.16        
Core20: 18.61        Core21: 81.61        
Core22: 22.05        Core23: 39.91        
Core24: 18.58        Core25: 53.99        
Core26: 26.95        Core27: 97.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.37
Socket1: 60.53
DDR read Latency(ns)
Socket0: 69929.92
Socket1: 224.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.61        Core1: 60.58        
Core2: 18.44        Core3: 42.11        
Core4: 24.91        Core5: 63.64        
Core6: 10.01        Core7: 93.82        
Core8: 12.95        Core9: 33.95        
Core10: 19.93        Core11: 70.22        
Core12: 18.52        Core13: 88.50        
Core14: 19.30        Core15: 40.53        
Core16: 19.98        Core17: 77.82        
Core18: 23.11        Core19: 40.70        
Core20: 30.79        Core21: 86.34        
Core22: 22.23        Core23: 42.62        
Core24: 21.68        Core25: 58.20        
Core26: 21.84        Core27: 100.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.84
Socket1: 63.65
DDR read Latency(ns)
Socket0: 72715.62
Socket1: 225.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.96        Core1: 56.95        
Core2: 23.77        Core3: 42.31        
Core4: 24.07        Core5: 63.80        
Core6: 26.10        Core7: 92.32        
Core8: 19.45        Core9: 32.49        
Core10: 20.95        Core11: 68.78        
Core12: 9.66        Core13: 86.83        
Core14: 19.47        Core15: 41.34        
Core16: 21.23        Core17: 79.79        
Core18: 21.28        Core19: 37.61        
Core20: 23.69        Core21: 81.04        
Core22: 16.20        Core23: 42.17        
Core24: 17.94        Core25: 58.77        
Core26: 18.61        Core27: 99.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 62.46
DDR read Latency(ns)
Socket0: 71855.25
Socket1: 226.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6112
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411003802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411009274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205506562; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205506562; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205580006; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205580006; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004664565; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4012187; Consumed Joules: 244.88; Watts: 40.79; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 682547; Consumed DRAM Joules: 10.44; DRAM Watts: 1.74
S1P0; QPIClocks: 14411041610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411044934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205619543; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205619543; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205533125; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205533125; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004721773; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5776977; Consumed Joules: 352.60; Watts: 58.73; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1652612; Consumed DRAM Joules: 25.28; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 190d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     207 K    736 K    0.72    0.11    0.01    0.02     1176        4        1     71
   1    1     0.10   0.10   0.92    1.20      74 M     91 M    0.18    0.23    0.08    0.10    16016     1050        2     59
   2    0     0.01   1.37   0.00    0.63      67 K    177 K    0.62    0.33    0.00    0.00     1848        3        3     69
   3    1     0.10   0.27   0.36    0.83      25 M     36 M    0.30    0.44    0.03    0.04     2016      135        7     60
   4    0     0.01   1.73   0.01    0.78      41 K    163 K    0.74    0.38    0.00    0.00      896        2        2     70
   5    1     0.11   0.15   0.72    1.20      56 M     70 M    0.20    0.24    0.05    0.06     2968      278       16     59
   6    0     0.01   1.75   0.01    0.74      39 K    148 K    0.73    0.43    0.00    0.00     1288        3        1     70
   7    1     0.12   0.30   0.39    0.87      23 M     31 M    0.25    0.30    0.02    0.03      840       14        3     59
   8    0     0.01   1.50   0.00    0.62      38 K    140 K    0.73    0.41    0.00    0.00      616        2        0     69
   9    1     0.20   0.88   0.23    0.66    3714 K   9977 K    0.63    0.35    0.00    0.00      280       10        2     60
  10    0     0.02   2.12   0.01    0.91      29 K    138 K    0.79    0.49    0.00    0.00     1232        1        2     68
  11    1     0.14   0.39   0.35    0.82      25 M     35 M    0.27    0.27    0.02    0.03      280       18        2     59
  12    0     0.00   0.87   0.00    0.60      23 K     91 K    0.75    0.35    0.00    0.01     1456        2        1     70
  13    1     0.06   0.09   0.66    1.20      44 M     54 M    0.18    0.20    0.07    0.09      392       14        2     58
  14    0     0.00   1.28   0.00    0.60      21 K     98 K    0.79    0.41    0.00    0.00      560        1        1     70
  15    1     0.10   0.42   0.24    0.67      11 M     18 M    0.39    0.51    0.01    0.02      728       58        2     59
  16    0     0.00   0.62   0.00    0.71      20 K    112 K    0.82    0.37    0.00    0.01     2016        5        1     70
  17    1     0.08   0.30   0.29    0.74      18 M     25 M    0.28    0.34    0.02    0.03      672       49        2     60
  18    0     0.00   0.50   0.00    0.60      16 K     81 K    0.80    0.28    0.00    0.01      560        1        1     71
  19    1     0.15   0.52   0.29    0.74      12 M     20 M    0.40    0.48    0.01    0.01     1064       48        1     61
  20    0     0.02   1.24   0.02    1.12      32 K    368 K    0.91    0.64    0.00    0.00     7280       10        1     70
  21    1     0.13   0.34   0.39    0.86      20 M     29 M    0.30    0.28    0.02    0.02     1008       44        2     61
  22    0     0.02   1.46   0.01    1.02      36 K    273 K    0.86    0.60    0.00    0.00     6328        7        0     71
  23    1     0.07   0.24   0.30    0.76      24 M     32 M    0.27    0.42    0.03    0.05     2240      138        0     61
  24    0     0.01   1.94   0.01    0.75      23 K    133 K    0.83    0.45    0.00    0.00      616        1        1     71
  25    1     0.05   0.31   0.17    0.60      15 M     20 M    0.24    0.39    0.03    0.04      672       71        1     61
  26    0     0.01   1.05   0.01    0.99      27 K    256 K    0.89    0.59    0.00    0.00     5152        6        0     70
  27    1     0.06   0.09   0.66    1.20      44 M     53 M    0.17    0.20    0.08    0.09      168        8        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.34   0.01    0.82     625 K   2920 K    0.79    0.45    0.00    0.00    31024       48       15     61
 SKT    1     0.11   0.25   0.43    0.93     400 M    530 M    0.24    0.31    0.03    0.04    29344     1935       43     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.26   0.22    0.93     401 M    533 M    0.25    0.31    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   60 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.26 %

 C1 core residency: 27.74 %; C3 core residency: 0.23 %; C6 core residency: 48.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4933 M   4933 M   |    5%     5%   
 SKT    1     4891 M   4893 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     204.66       8.69         186.38
 SKT   1    34.20    43.35     297.12      21.01         243.67
---------------------------------------------------------------------------------------------------------------
       *    34.41    43.47     501.78      29.71         243.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",

	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_NAME = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LANG = "en_US.UTF-8"

    are supported and installed on your system.

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1aee
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4923.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s): 10297.02 --|
|-- Mem Ch  2: Reads (MB/s):    38.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.31 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.76 --||-- NODE 1 Mem Read (MB/s) :  4923.94 --|
|-- NODE 0 Mem Write(MB/s) :    20.31 --||-- NODE 1 Mem Write(MB/s) : 10297.02 --|
|-- NODE 0 P. Write (T/s):      31095 --||-- NODE 1 P. Write (T/s):      83670 --|
|-- NODE 0 Memory (MB/s):       59.07 --||-- NODE 1 Memory (MB/s):    15220.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       4962.70                --|
            |--                System Write Throughput(MB/s):      10317.33                --|
            |--               System Memory Throughput(MB/s):      15280.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c27
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580         360      11 M   502 K    276       0      36  
 1     690 K       774 K    35 M   195 M    153 M     0     913 K
-----------------------------------------------------------------------
 *     698 K       774 K    46 M   195 M    153 M     0     913 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.09        Core1: 34.71        
Core2: 23.08        Core3: 42.03        
Core4: 20.71        Core5: 35.30        
Core6: 20.98        Core7: 58.93        
Core8: 24.42        Core9: 20.56        
Core10: 14.32        Core11: 37.44        
Core12: 29.98        Core13: 32.70        
Core14: 29.78        Core15: 48.82        
Core16: 32.09        Core17: 26.89        
Core18: 24.74        Core19: 26.37        
Core20: 25.73        Core21: 24.94        
Core22: 21.54        Core23: 29.21        
Core24: 22.13        Core25: 35.45        
Core26: 20.00        Core27: 31.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.43
Socket1: 36.16
DDR read Latency(ns)
Socket0: 70138.95
Socket1: 249.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.75        Core1: 36.58        
Core2: 19.56        Core3: 40.69        
Core4: 20.68        Core5: 33.12        
Core6: 23.14        Core7: 60.43        
Core8: 22.48        Core9: 19.44        
Core10: 20.08        Core11: 34.55        
Core12: 22.34        Core13: 32.81        
Core14: 31.27        Core15: 53.40        
Core16: 27.57        Core17: 27.12        
Core18: 16.72        Core19: 26.03        
Core20: 24.40        Core21: 24.01        
Core22: 26.38        Core23: 28.55        
Core24: 20.56        Core25: 34.55        
Core26: 19.55        Core27: 30.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 35.98
DDR read Latency(ns)
Socket0: 74592.83
Socket1: 257.58
irq_total: 206734.046461301
cpu_total: 17.24
cpu_0: 1.86
cpu_1: 51.60
cpu_2: 0.60
cpu_3: 46.34
cpu_4: 0.53
cpu_5: 41.95
cpu_6: 0.27
cpu_7: 48.54
cpu_8: 0.33
cpu_9: 16.16
cpu_10: 0.53
cpu_11: 22.27
cpu_12: 0.66
cpu_13: 27.79
cpu_14: 0.60
cpu_15: 32.05
cpu_16: 0.93
cpu_17: 44.02
cpu_18: 0.73
cpu_19: 30.98
cpu_20: 0.27
cpu_21: 34.38
cpu_22: 0.27
cpu_23: 24.47
cpu_24: 0.33
cpu_25: 24.14
cpu_26: 0.73
cpu_27: 29.39
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10124372270
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10124372270
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10065076759
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10065076759
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1122671
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1122671
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 169091
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 169091
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8897717
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8897717
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11630751
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11630751
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1122685
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1122685
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 134813
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 134813


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 44.32        
Core2: 25.80        Core3: 43.17        
Core4: 31.31        Core5: 34.07        
Core6: 19.74        Core7: 62.88        
Core8: 27.41        Core9: 21.13        
Core10: 21.10        Core11: 35.76        
Core12: 18.80        Core13: 32.55        
Core14: 23.64        Core15: 75.85        
Core16: 20.05        Core17: 28.64        
Core18: 17.89        Core19: 25.40        
Core20: 29.89        Core21: 24.18        
Core22: 22.17        Core23: 27.81        
Core24: 9.41        Core25: 34.18        
Core26: 16.91        Core27: 31.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.59
Socket1: 38.38
DDR read Latency(ns)
Socket0: 68314.40
Socket1: 259.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 47.27        
Core2: 30.78        Core3: 45.51        
Core4: 29.50        Core5: 41.18        
Core6: 29.11        Core7: 64.03        
Core8: 18.83        Core9: 21.45        
Core10: 20.44        Core11: 36.53        
Core12: 21.46        Core13: 34.24        
Core14: 18.27        Core15: 75.95        
Core16: 30.51        Core17: 35.01        
Core18: 31.10        Core19: 26.30        
Core20: 24.57        Core21: 28.90        
Core22: 21.36        Core23: 28.57        
Core24: 29.79        Core25: 36.20        
Core26: 31.87        Core27: 32.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.03
Socket1: 41.29
DDR read Latency(ns)
Socket0: 87607.03
Socket1: 245.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 44.81        
Core2: 23.85        Core3: 46.79        
Core4: 20.79        Core5: 35.18        
Core6: 24.90        Core7: 62.87        
Core8: 21.03        Core9: 21.83        
Core10: 21.91        Core11: 37.11        
Core12: 20.29        Core13: 33.27        
Core14: 19.02        Core15: 75.59        
Core16: 9.84        Core17: 28.34        
Core18: 19.89        Core19: 25.57        
Core20: 20.95        Core21: 24.30        
Core22: 28.90        Core23: 30.62        
Core24: 28.36        Core25: 34.69        
Core26: 32.70        Core27: 31.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 39.32
DDR read Latency(ns)
Socket0: 81065.28
Socket1: 253.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.32        Core1: 29.94        
Core2: 26.13        Core3: 39.28        
Core4: 20.86        Core5: 26.66        
Core6: 10.22        Core7: 56.61        
Core8: 22.05        Core9: 20.37        
Core10: 20.54        Core11: 27.35        
Core12: 13.91        Core13: 31.23        
Core14: 21.22        Core15: 40.64        
Core16: 21.20        Core17: 23.69        
Core18: 21.70        Core19: 23.04        
Core20: 20.61        Core21: 21.16        
Core22: 21.78        Core23: 26.03        
Core24: 26.16        Core25: 21.45        
Core26: 22.82        Core27: 20.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.75
Socket1: 30.67
DDR read Latency(ns)
Socket0: 70125.67
Socket1: 287.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7825
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409922858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409928462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204966147; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204966147; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205058152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205058152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004264365; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4027080; Consumed Joules: 245.79; Watts: 40.94; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 683208; Consumed DRAM Joules: 10.45; DRAM Watts: 1.74
S1P0; QPIClocks: 14410098338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410101286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205137350; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205137350; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205056201; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205056201; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004298140; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5626647; Consumed Joules: 343.42; Watts: 57.20; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1651699; Consumed DRAM Joules: 25.27; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fc7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.80   0.02    0.80     240 K    938 K    0.74    0.30    0.00    0.01     7168        7        2     71
   1    1     0.18   0.24   0.76    1.20      45 M     72 M    0.38    0.39    0.03    0.04      616      236        1     59
   2    0     0.00   0.64   0.00    0.60      41 K    159 K    0.74    0.34    0.00    0.01      672        1        2     69
   3    1     0.12   0.19   0.64    1.20      50 M     69 M    0.27    0.31    0.04    0.06     6328     2461        7     59
   4    0     0.01   1.81   0.01    0.64      59 K    172 K    0.66    0.35    0.00    0.00     2016        4        1     70
   5    1     0.13   0.36   0.35    0.82      26 M     40 M    0.35    0.43    0.02    0.03     2128      870        4     60
   6    0     0.01   1.96   0.01    0.82      53 K    175 K    0.70    0.42    0.00    0.00     1400        4        1     70
   7    1     0.09   0.21   0.43    0.91      56 M     67 M    0.17    0.19    0.06    0.08    11760     3604       13     60
   8    0     0.00   1.18   0.00    0.60      38 K    128 K    0.70    0.34    0.00    0.00      728        2        0     69
   9    1     0.14   0.76   0.19    0.66    1352 K   6570 K    0.79    0.49    0.00    0.00      224       53        9     60
  10    0     0.00   0.50   0.00    0.60      30 K    104 K    0.71    0.25    0.00    0.01     1176        3        0     68
  11    1     0.07   0.51   0.15    0.62      10 M     14 M    0.31    0.50    0.01    0.02     1624      266        7     60
  12    0     0.00   0.69   0.00    0.60      26 K     92 K    0.71    0.24    0.00    0.01      616        1        4     70
  13    1     0.11   0.50   0.21    0.64      17 M     24 M    0.29    0.43    0.02    0.02     1344      499        5     60
  14    0     0.00   0.45   0.00    0.60      13 K     55 K    0.75    0.25    0.00    0.01      504        3        0     70
  15    1     0.06   0.18   0.34    0.80      40 M     53 M    0.24    0.29    0.07    0.09      112        9        1     59
  16    0     0.00   0.38   0.00    0.74      16 K     74 K    0.78    0.27    0.00    0.00     1120        3        1     70
  17    1     0.17   0.43   0.40    0.87      19 M     36 M    0.46    0.51    0.01    0.02     1400      496        1     60
  18    0     0.00   0.48   0.00    0.60      12 K     66 K    0.82    0.25    0.00    0.01     2128        6        1     70
  19    1     0.14   0.52   0.27    0.70      12 M     22 M    0.47    0.54    0.01    0.02      672      270        1     61
  20    0     0.00   0.50   0.00    0.60      23 K    106 K    0.78    0.22    0.00    0.01      616        2        0     70
  21    1     0.31   0.69   0.45    0.93      12 M     28 M    0.56    0.50    0.00    0.01      728      228        0     61
  22    0     0.02   1.12   0.02    1.05      41 K    394 K    0.89    0.62    0.00    0.00     6944       11        1     71
  23    1     0.10   0.47   0.21    0.63      12 M     21 M    0.41    0.51    0.01    0.02     1456      339       29     62
  24    0     0.00   1.15   0.00    0.60      89 K    173 K    0.48    0.30    0.00    0.01     3416        5        5     71
  25    1     0.08   0.40   0.20    0.60      16 M     22 M    0.29    0.47    0.02    0.03     1120      421        0     61
  26    0     0.02   1.45   0.01    0.92      39 K    282 K    0.86    0.59    0.00    0.00     3640        5        1     70
  27    1     0.11   0.46   0.24    0.67      16 M     26 M    0.36    0.46    0.02    0.02     1008      461        8     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.78     726 K   2924 K    0.75    0.41    0.00    0.00    32144       57       19     62
 SKT    1     0.13   0.38   0.35    0.85     338 M    508 M    0.33    0.40    0.02    0.03    30520    10213       86     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.39   0.18    0.85     339 M    511 M    0.34    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.67 %

 C1 core residency: 31.32 %; C3 core residency: 0.03 %; C6 core residency: 47.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4772 M   4761 M   |    4%     4%   
 SKT    1     4723 M   4726 M   |    4%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   18 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.09     204.57       8.72         173.39
 SKT   1    26.85    48.53     286.85      21.14         187.83
---------------------------------------------------------------------------------------------------------------
       *    27.03    48.62     491.42      29.87         187.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",

	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_NAME = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LANG = "en_US.UTF-8"

    are supported and installed on your system.

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4456.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9720.54 --|
|-- Mem Ch  2: Reads (MB/s):    45.30 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.98 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    45.30 --||-- NODE 1 Mem Read (MB/s) :  4456.11 --|
|-- NODE 0 Mem Write(MB/s) :    18.98 --||-- NODE 1 Mem Write(MB/s) :  9720.54 --|
|-- NODE 0 P. Write (T/s):      31100 --||-- NODE 1 P. Write (T/s):      68518 --|
|-- NODE 0 Memory (MB/s):       64.27 --||-- NODE 1 Memory (MB/s):    14176.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       4501.40                --|
            |--                System Write Throughput(MB/s):       9739.51                --|
            |--               System Memory Throughput(MB/s):      14240.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22d8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      10 K        96     940 K   603 K     24     372     252  
 1    1202 K       663 K    43 M   249 M    183 M    36    1395 K
-----------------------------------------------------------------------
 *    1213 K       663 K    44 M   250 M    183 M   408    1395 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 10.71        
Core2: 29.60        Core3: 24.42        
Core4: 30.01        Core5: 14.54        
Core6: 31.17        Core7: 48.29        
Core8: 32.13        Core9: 16.33        
Core10: 29.72        Core11: 50.24        
Core12: 28.80        Core13: 40.47        
Core14: 13.21        Core15: 16.56        
Core16: 31.63        Core17: 18.11        
Core18: 29.42        Core19: 49.43        
Core20: 22.14        Core21: 24.01        
Core22: 33.41        Core23: 26.96        
Core24: 29.82        Core25: 15.94        
Core26: 32.71        Core27: 30.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 23.49
DDR read Latency(ns)
Socket0: 88141.41
Socket1: 399.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.64        Core1: 10.81        
Core2: 19.00        Core3: 24.64        
Core4: 10.42        Core5: 15.12        
Core6: 14.44        Core7: 49.01        
Core8: 23.67        Core9: 16.34        
Core10: 16.99        Core11: 48.72        
Core12: 24.67        Core13: 39.95        
Core14: 21.31        Core15: 17.18        
Core16: 29.82        Core17: 18.02        
Core18: 29.73        Core19: 48.45        
Core20: 19.26        Core21: 23.54        
Core22: 26.75        Core23: 26.71        
Core24: 27.62        Core25: 16.35        
Core26: 22.91        Core27: 28.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.97
Socket1: 23.47
DDR read Latency(ns)
Socket0: 71843.49
Socket1: 387.16
irq_total: 281408.10427445
cpu_total: 18.08
cpu_0: 1.66
cpu_1: 61.70
cpu_2: 0.80
cpu_3: 51.06
cpu_4: 0.93
cpu_5: 60.44
cpu_6: 0.66
cpu_7: 28.92
cpu_8: 0.13
cpu_9: 44.35
cpu_10: 0.27
cpu_11: 34.11
cpu_12: 0.73
cpu_13: 30.25
cpu_14: 0.47
cpu_15: 21.81
cpu_16: 0.40
cpu_17: 25.93
cpu_18: 0.27
cpu_19: 34.31
cpu_20: 0.47
cpu_21: 16.82
cpu_22: 0.53
cpu_23: 32.38
cpu_24: 1.06
cpu_25: 27.59
cpu_26: 0.33
cpu_27: 27.79
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 15853675
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 15853675
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 227563
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 227563
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1272512
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1272512
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11475560433
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11475560433
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11427879769
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11427879769
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 214930
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 214930
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 14185423
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 14185423
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1272517
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1272517


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.51        Core1: 10.60        
Core2: 25.95        Core3: 24.41        
Core4: 17.94        Core5: 14.56        
Core6: 10.17        Core7: 47.58        
Core8: 23.53        Core9: 16.33        
Core10: 19.32        Core11: 46.95        
Core12: 20.51        Core13: 39.44        
Core14: 20.66        Core15: 16.81        
Core16: 20.17        Core17: 18.05        
Core18: 21.18        Core19: 46.05        
Core20: 18.29        Core21: 23.69        
Core22: 18.06        Core23: 26.20        
Core24: 20.03        Core25: 15.88        
Core26: 19.81        Core27: 26.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.46
Socket1: 22.45
DDR read Latency(ns)
Socket0: 63816.74
Socket1: 421.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 9.80        
Core2: 31.17        Core3: 21.27        
Core4: 18.67        Core5: 12.08        
Core6: 16.76        Core7: 29.64        
Core8: 9.96        Core9: 15.55        
Core10: 18.47        Core11: 38.70        
Core12: 20.17        Core13: 26.67        
Core14: 18.36        Core15: 15.35        
Core16: 21.43        Core17: 16.14        
Core18: 20.47        Core19: 34.13        
Core20: 21.33        Core21: 24.73        
Core22: 26.54        Core23: 23.63        
Core24: 20.15        Core25: 13.88        
Core26: 22.49        Core27: 23.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 17.73
DDR read Latency(ns)
Socket0: 70287.60
Socket1: 670.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 9.62        
Core2: 23.37        Core3: 20.55        
Core4: 12.40        Core5: 11.63        
Core6: 16.97        Core7: 29.74        
Core8: 9.50        Core9: 15.51        
Core10: 20.56        Core11: 35.63        
Core12: 16.89        Core13: 25.78        
Core14: 21.98        Core15: 15.21        
Core16: 18.56        Core17: 15.34        
Core18: 18.21        Core19: 30.80        
Core20: 30.15        Core21: 24.83        
Core22: 31.46        Core23: 23.48        
Core24: 20.22        Core25: 13.45        
Core26: 26.68        Core27: 22.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.89
Socket1: 16.97
DDR read Latency(ns)
Socket0: 78772.20
Socket1: 772.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.71        Core1: 9.58        
Core2: 29.58        Core3: 20.57        
Core4: 22.44        Core5: 11.65        
Core6: 28.92        Core7: 25.53        
Core8: 26.45        Core9: 15.52        
Core10: 20.70        Core11: 34.97        
Core12: 15.69        Core13: 23.88        
Core14: 30.43        Core15: 15.46        
Core16: 29.68        Core17: 15.75        
Core18: 30.49        Core19: 30.07        
Core20: 30.82        Core21: 21.03        
Core22: 31.16        Core23: 23.54        
Core24: 20.31        Core25: 13.75        
Core26: 28.21        Core27: 18.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 16.53
DDR read Latency(ns)
Socket0: 84105.14
Socket1: 859.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9537
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410950094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410956538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205479783; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205479783; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205562226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205562226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004651044; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4018021; Consumed Joules: 245.24; Watts: 40.85; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 683520; Consumed DRAM Joules: 10.46; DRAM Watts: 1.74
S1P0; QPIClocks: 14411026502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411028998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205598829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205598829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205517990; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205517990; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004689816; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5649416; Consumed Joules: 344.81; Watts: 57.43; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1629890; Consumed DRAM Joules: 24.94; DRAM Watts: 4.15
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2675
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   1.10   0.01    0.62     255 K    860 K    0.70    0.19    0.00    0.01     5096        5        4     71
   1    1     0.13   0.13   1.01    1.20      92 M    113 M    0.18    0.25    0.07    0.08     2968     4688        3     59
   2    0     0.01   1.49   0.01    0.70      83 K    295 K    0.72    0.27    0.00    0.00     1064        3        8     69
   3    1     0.15   0.18   0.86    1.20      65 M     84 M    0.23    0.27    0.04    0.05     1232     4348        6     59
   4    0     0.01   1.83   0.01    0.82      44 K    169 K    0.74    0.40    0.00    0.00     1288        4        1     70
   5    1     0.16   0.31   0.50    0.99      26 M     43 M    0.39    0.47    0.02    0.03     1456      264        4     60
   6    0     0.00   0.90   0.00    0.60      62 K    171 K    0.64    0.31    0.00    0.01     2128        4        3     70
   7    1     0.09   0.41   0.22    0.65      18 M     24 M    0.28    0.34    0.02    0.03     1456      207       10     60
   8    0     0.01   1.70   0.00    0.70      30 K    118 K    0.74    0.29    0.00    0.00      952        3        1     69
   9    1     0.27   0.90   0.30    0.75    3378 K     14 M    0.77    0.37    0.00    0.01      224       47       10     59
  10    0     0.01   1.67   0.00    0.77      42 K    139 K    0.70    0.38    0.00    0.00     2632        4        2     67
  11    1     0.09   0.30   0.30    0.76      27 M     35 M    0.23    0.29    0.03    0.04     1064      432        5     60
  12    0     0.00   0.55   0.00    0.60      29 K    130 K    0.77    0.31    0.00    0.01     1064        2        1     69
  13    1     0.08   0.34   0.25    0.68      22 M     29 M    0.23    0.34    0.03    0.03     1120      335        8     60
  14    0     0.00   0.51   0.00    0.60      18 K     98 K    0.81    0.29    0.00    0.01      504        0        1     70
  15    1     0.07   0.44   0.16    0.61      11 M     17 M    0.34    0.47    0.02    0.02      280       17        6     60
  16    0     0.01   1.06   0.01    0.99      22 K    229 K    0.90    0.59    0.00    0.00     3864        7        0     70
  17    1     0.09   0.53   0.18    0.61    8689 K     15 M    0.43    0.54    0.01    0.02      784      223        3     60
  18    0     0.02   1.11   0.02    1.09      38 K    395 K    0.90    0.62    0.00    0.00     7000        7        1     71
  19    1     0.08   0.27   0.28    0.73      27 M     35 M    0.23    0.28    0.04    0.05     3192      441        1     61
  20    0     0.00   0.62   0.00    0.62      16 K     99 K    0.84    0.33    0.00    0.01     1120        2        1     71
  21    1     0.06   0.45   0.13    0.60    7584 K     12 M    0.37    0.58    0.01    0.02     1064      154        3     61
  22    0     0.00   0.54   0.00    0.60      16 K    105 K    0.85    0.30    0.00    0.01      728        1        1     71
  23    1     0.11   0.17   0.68    1.20      52 M     65 M    0.19    0.20    0.05    0.06    14728     4036        2     61
  24    0     0.01   1.09   0.01    1.01      25 K    226 K    0.89    0.59    0.00    0.00     3024        5        0     71
  25    1     0.09   0.50   0.19    0.60      12 M     18 M    0.36    0.44    0.01    0.02      504       41        1     61
  26    0     0.00   0.62   0.00    0.60      28 K    106 K    0.74    0.32    0.00    0.01     1064        1        3     70
  27    1     0.09   0.51   0.18    0.60    9133 K     16 M    0.44    0.51    0.01    0.02      616      178        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.17   0.01    0.79     714 K   3147 K    0.77    0.41    0.00    0.00    31528       48       27     62
 SKT    1     0.11   0.30   0.37    0.89     384 M    526 M    0.27    0.34    0.02    0.03    30688    15411       65     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.89     385 M    529 M    0.27    0.34    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.44 %

 C1 core residency: 30.20 %; C3 core residency: 0.14 %; C6 core residency: 48.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4872 M   4877 M   |    5%     5%   
 SKT    1     4828 M   4828 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     205.47       8.76         173.80
 SKT   1    32.51    44.64     289.58      21.18         217.21
---------------------------------------------------------------------------------------------------------------
       *    32.73    44.74     495.05      29.94         217.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
