/*
 * (C) Copyright 2013-2015 Freescale Semiconductor, Inc.
 * (C) Copyright 2017 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/*
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
#include <asm/imx-common/imximage.cfg>

/* image version */
IMAGE_VERSION 3
BOOT_FROM sd_v3

/* SECURE_CALLBACK 0x70 */

/*
 * Boot Device : one of qspi, sd:
 * qspi:   flash_offset: 0x1000
 * sd/mmc: flash_offset: 0x1000
 */


#ifdef CONFIG_SECURE_BOOT
SECURE_BOOT
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

#ifdef CONFIG_S32V234_FAST_BOOT

/*
 * MC_ME_DRUN_MC:ARMPLL  = 1
 * MC_ME_DRUN_MC:ENETPLL = 1
 * MC_ME_DRUN_MC:SYSCLK  = 2 "ARM PLL DFS 1"
 */

DATA 4 0x4003C280 0x018020F0 /* FXOSC_CTL */
DATA 4 0x4004A02C 0x00100172 /* MC_ME_DRUN_MC */
DATA 4 0x4004A004 0x30005AF0 /* MC_ME_MCTL */
DATA 4 0x4004A004 0x3000A50F /* MC_ME_MCTL */

#else

/*
 * MC_ME_DRUN_MC:ARMPLL  = 0
 * MC_ME_DRUN_MC:ENETPLL = 0
 * MC_ME_DRUN_MC:SYSCLK  = 1 "FXOSC"
 */

DATA 4 0x4003C280 0x018020F0 /* FXOSC_CTL */
DATA 4 0x4004A02C 0x00000021 /* MC_ME_DRUN_MC */
DATA 4 0x4004A004 0x30005AF0 /* MC_ME_MCTL */
DATA 4 0x4004A004 0x3000A50F /* MC_ME_MCTL */

#endif
