// Seed: 1185182955
module module_0 ();
  wire id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_7 <= 1;
  wire id_8;
  wire id_9, id_10;
  module_0 modCall_1 ();
  assign id_3 = 1;
  id_11(
      id_2(1'b0)
  );
  wire id_12, id_13;
endmodule
