$date
	Tue Nov  7 21:28:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Verilog_130_247 $end
$var wire 4 ! count_digit_hundreds [0:3] $end
$var wire 4 " count_digit_ones [0:3] $end
$var wire 4 # count_digit_tens [0:3] $end
$var wire 4 $ count_digit_thousands [0:3] $end
$var wire 1 % entry_door $end
$var wire 1 & exit_door $end
$var wire 1 ' power $end
$var reg 1 ( down $end
$var reg 1 ) down_count $end
$var reg 1 * reset $end
$var reg 1 + up $end
$var reg 1 , up_count $end
$var reg 10 - upper_limit [0:9] $end
$scope module Main $end
$var wire 10 . count [0:9] $end
$var wire 4 / count_digit1 [0:3] $end
$var wire 4 0 count_digit2 [0:3] $end
$var wire 4 1 count_digit3 [0:3] $end
$var wire 4 2 count_digit4 [0:3] $end
$var wire 7 3 digit1_7seg [0:6] $end
$var wire 7 4 digit2_7seg [0:6] $end
$var wire 7 5 digit3_7seg [0:6] $end
$var wire 7 6 digit4_7seg [0:6] $end
$var wire 1 7 down_count $end
$var wire 1 % entry_door $end
$var wire 1 & exit_door $end
$var wire 1 ' power $end
$var wire 1 8 reset $end
$var wire 1 9 up_count $end
$var wire 10 : upper_limit [0:9] $end
$scope module counter $end
$var wire 1 7 down_count $end
$var wire 1 ; down_count_in $end
$var wire 1 % entry_door $end
$var wire 1 & exit_door $end
$var wire 1 ' light $end
$var wire 10 < output_count [0:9] $end
$var wire 1 8 reset $end
$var wire 1 = select_down $end
$var wire 1 > select_up $end
$var wire 1 9 up_count $end
$var wire 1 ? up_count_in $end
$var wire 10 @ up_limit_bit [0:9] $end
$var wire 10 A upper_limit [0:9] $end
$scope module mux_0 $end
$var wire 1 B input1 $end
$var wire 1 C input2 $end
$var wire 1 D out $end
$var wire 1 E select $end
$upscope $end
$scope module mux_1 $end
$var wire 1 F input1 $end
$var wire 1 G input2 $end
$var wire 1 H out $end
$var wire 1 I select $end
$upscope $end
$scope module mux_2 $end
$var wire 1 J input1 $end
$var wire 1 K input2 $end
$var wire 1 L out $end
$var wire 1 M select $end
$upscope $end
$scope module mux_3 $end
$var wire 1 N input1 $end
$var wire 1 O input2 $end
$var wire 1 P out $end
$var wire 1 Q select $end
$upscope $end
$scope module mux_4 $end
$var wire 1 R input1 $end
$var wire 1 S input2 $end
$var wire 1 T out $end
$var wire 1 U select $end
$upscope $end
$scope module mux_5 $end
$var wire 1 V input1 $end
$var wire 1 W input2 $end
$var wire 1 X out $end
$var wire 1 Y select $end
$upscope $end
$scope module mux_6 $end
$var wire 1 Z input1 $end
$var wire 1 [ input2 $end
$var wire 1 \ out $end
$var wire 1 ] select $end
$upscope $end
$scope module mux_7 $end
$var wire 1 ^ input1 $end
$var wire 1 _ input2 $end
$var wire 1 ` out $end
$var wire 1 a select $end
$upscope $end
$scope module mux_8 $end
$var wire 1 b input1 $end
$var wire 1 c input2 $end
$var wire 1 d out $end
$var wire 1 e select $end
$upscope $end
$scope module mux_9 $end
$var wire 1 f input1 $end
$var wire 1 g input2 $end
$var wire 1 h out $end
$var wire 1 i select $end
$upscope $end
$scope module mux_up $end
$var wire 1 9 input1 $end
$var wire 1 j input2 $end
$var wire 1 ? out $end
$var wire 1 > select $end
$upscope $end
$scope module mux_down $end
$var wire 1 7 input1 $end
$var wire 1 k input2 $end
$var wire 1 ; out $end
$var wire 1 = select $end
$upscope $end
$scope module udCounter $end
$var wire 10 l cc_in1 [0:9] $end
$var wire 10 m cc_in2 [0:9] $end
$var wire 1 n clock $end
$var wire 1 ; down_count $end
$var wire 10 o output_count [0:9] $end
$var wire 1 8 reset $end
$var wire 1 p temp $end
$var wire 9 q tff_in [0:8] $end
$var wire 1 ? up_count $end
$scope module sr $end
$var wire 1 r e $end
$var wire 1 s q $end
$var wire 1 p qn $end
$var wire 1 ; r $end
$var wire 1 t r1 $end
$var wire 1 ? s $end
$var wire 1 u s1 $end
$upscope $end
$scope module tff9 $end
$var wire 1 n clk $end
$var wire 1 v clkn $end
$var wire 1 w j1 $end
$var wire 1 x j2 $end
$var wire 1 y k1 $end
$var wire 1 z k2 $end
$var wire 1 { mq $end
$var wire 1 | mqn $end
$var wire 1 } q $end
$var wire 1 ~ qn $end
$var wire 1 8 reset $end
$var wire 1 !" t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 { q $end
$var wire 1 | qn $end
$var wire 1 z r $end
$var wire 1 "" r1 $end
$var wire 1 x s $end
$var wire 1 #" s1 $end
$upscope $end
$scope module slave $end
$var wire 1 v e $end
$var wire 1 } q $end
$var wire 1 ~ qn $end
$var wire 1 | r $end
$var wire 1 $" r1 $end
$var wire 1 { s $end
$var wire 1 %" s1 $end
$upscope $end
$upscope $end
$scope module cc8 $end
$var wire 1 &" cc_in1 $end
$var wire 1 '" cc_in2 $end
$var wire 1 ~ cc_in3 $end
$var wire 1 (" cc_in4 $end
$var wire 1 )" cc_out1 $end
$var wire 1 *" cc_out2 $end
$var wire 1 +" cc_out3 $end
$upscope $end
$scope module tff8 $end
$var wire 1 n clk $end
$var wire 1 ," clkn $end
$var wire 1 -" j1 $end
$var wire 1 ." j2 $end
$var wire 1 /" k1 $end
$var wire 1 0" k2 $end
$var wire 1 1" mq $end
$var wire 1 2" mqn $end
$var wire 1 3" q $end
$var wire 1 4" qn $end
$var wire 1 8 reset $end
$var wire 1 5" t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 1" q $end
$var wire 1 2" qn $end
$var wire 1 0" r $end
$var wire 1 6" r1 $end
$var wire 1 ." s $end
$var wire 1 7" s1 $end
$upscope $end
$scope module slave $end
$var wire 1 ," e $end
$var wire 1 3" q $end
$var wire 1 4" qn $end
$var wire 1 2" r $end
$var wire 1 8" r1 $end
$var wire 1 1" s $end
$var wire 1 9" s1 $end
$upscope $end
$upscope $end
$scope module cc7 $end
$var wire 1 :" cc_in1 $end
$var wire 1 ;" cc_in2 $end
$var wire 1 4" cc_in3 $end
$var wire 1 <" cc_in4 $end
$var wire 1 =" cc_out1 $end
$var wire 1 >" cc_out2 $end
$var wire 1 ?" cc_out3 $end
$upscope $end
$scope module tff7 $end
$var wire 1 n clk $end
$var wire 1 @" clkn $end
$var wire 1 A" j1 $end
$var wire 1 B" j2 $end
$var wire 1 C" k1 $end
$var wire 1 D" k2 $end
$var wire 1 E" mq $end
$var wire 1 F" mqn $end
$var wire 1 G" q $end
$var wire 1 H" qn $end
$var wire 1 8 reset $end
$var wire 1 I" t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 E" q $end
$var wire 1 F" qn $end
$var wire 1 D" r $end
$var wire 1 J" r1 $end
$var wire 1 B" s $end
$var wire 1 K" s1 $end
$upscope $end
$scope module slave $end
$var wire 1 @" e $end
$var wire 1 G" q $end
$var wire 1 H" qn $end
$var wire 1 F" r $end
$var wire 1 L" r1 $end
$var wire 1 E" s $end
$var wire 1 M" s1 $end
$upscope $end
$upscope $end
$scope module cc6 $end
$var wire 1 N" cc_in1 $end
$var wire 1 O" cc_in2 $end
$var wire 1 H" cc_in3 $end
$var wire 1 P" cc_in4 $end
$var wire 1 Q" cc_out1 $end
$var wire 1 R" cc_out2 $end
$var wire 1 S" cc_out3 $end
$upscope $end
$scope module tff6 $end
$var wire 1 n clk $end
$var wire 1 T" clkn $end
$var wire 1 U" j1 $end
$var wire 1 V" j2 $end
$var wire 1 W" k1 $end
$var wire 1 X" k2 $end
$var wire 1 Y" mq $end
$var wire 1 Z" mqn $end
$var wire 1 [" q $end
$var wire 1 \" qn $end
$var wire 1 8 reset $end
$var wire 1 ]" t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 Y" q $end
$var wire 1 Z" qn $end
$var wire 1 X" r $end
$var wire 1 ^" r1 $end
$var wire 1 V" s $end
$var wire 1 _" s1 $end
$upscope $end
$scope module slave $end
$var wire 1 T" e $end
$var wire 1 [" q $end
$var wire 1 \" qn $end
$var wire 1 Z" r $end
$var wire 1 `" r1 $end
$var wire 1 Y" s $end
$var wire 1 a" s1 $end
$upscope $end
$upscope $end
$scope module cc5 $end
$var wire 1 b" cc_in1 $end
$var wire 1 c" cc_in2 $end
$var wire 1 \" cc_in3 $end
$var wire 1 d" cc_in4 $end
$var wire 1 e" cc_out1 $end
$var wire 1 f" cc_out2 $end
$var wire 1 g" cc_out3 $end
$upscope $end
$scope module tff5 $end
$var wire 1 n clk $end
$var wire 1 h" clkn $end
$var wire 1 i" j1 $end
$var wire 1 j" j2 $end
$var wire 1 k" k1 $end
$var wire 1 l" k2 $end
$var wire 1 m" mq $end
$var wire 1 n" mqn $end
$var wire 1 o" q $end
$var wire 1 p" qn $end
$var wire 1 8 reset $end
$var wire 1 q" t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 m" q $end
$var wire 1 n" qn $end
$var wire 1 l" r $end
$var wire 1 r" r1 $end
$var wire 1 j" s $end
$var wire 1 s" s1 $end
$upscope $end
$scope module slave $end
$var wire 1 h" e $end
$var wire 1 o" q $end
$var wire 1 p" qn $end
$var wire 1 n" r $end
$var wire 1 t" r1 $end
$var wire 1 m" s $end
$var wire 1 u" s1 $end
$upscope $end
$upscope $end
$scope module cc4 $end
$var wire 1 v" cc_in1 $end
$var wire 1 w" cc_in2 $end
$var wire 1 p" cc_in3 $end
$var wire 1 x" cc_in4 $end
$var wire 1 y" cc_out1 $end
$var wire 1 z" cc_out2 $end
$var wire 1 {" cc_out3 $end
$upscope $end
$scope module tff4 $end
$var wire 1 n clk $end
$var wire 1 |" clkn $end
$var wire 1 }" j1 $end
$var wire 1 ~" j2 $end
$var wire 1 !# k1 $end
$var wire 1 "# k2 $end
$var wire 1 ## mq $end
$var wire 1 $# mqn $end
$var wire 1 %# q $end
$var wire 1 &# qn $end
$var wire 1 8 reset $end
$var wire 1 '# t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 ## q $end
$var wire 1 $# qn $end
$var wire 1 "# r $end
$var wire 1 (# r1 $end
$var wire 1 ~" s $end
$var wire 1 )# s1 $end
$upscope $end
$scope module slave $end
$var wire 1 |" e $end
$var wire 1 %# q $end
$var wire 1 &# qn $end
$var wire 1 $# r $end
$var wire 1 *# r1 $end
$var wire 1 ## s $end
$var wire 1 +# s1 $end
$upscope $end
$upscope $end
$scope module cc3 $end
$var wire 1 ,# cc_in1 $end
$var wire 1 -# cc_in2 $end
$var wire 1 &# cc_in3 $end
$var wire 1 .# cc_in4 $end
$var wire 1 /# cc_out1 $end
$var wire 1 0# cc_out2 $end
$var wire 1 1# cc_out3 $end
$upscope $end
$scope module tff3 $end
$var wire 1 n clk $end
$var wire 1 2# clkn $end
$var wire 1 3# j1 $end
$var wire 1 4# j2 $end
$var wire 1 5# k1 $end
$var wire 1 6# k2 $end
$var wire 1 7# mq $end
$var wire 1 8# mqn $end
$var wire 1 9# q $end
$var wire 1 :# qn $end
$var wire 1 8 reset $end
$var wire 1 ;# t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 7# q $end
$var wire 1 8# qn $end
$var wire 1 6# r $end
$var wire 1 <# r1 $end
$var wire 1 4# s $end
$var wire 1 =# s1 $end
$upscope $end
$scope module slave $end
$var wire 1 2# e $end
$var wire 1 9# q $end
$var wire 1 :# qn $end
$var wire 1 8# r $end
$var wire 1 ># r1 $end
$var wire 1 7# s $end
$var wire 1 ?# s1 $end
$upscope $end
$upscope $end
$scope module cc2 $end
$var wire 1 @# cc_in1 $end
$var wire 1 A# cc_in2 $end
$var wire 1 :# cc_in3 $end
$var wire 1 B# cc_in4 $end
$var wire 1 C# cc_out1 $end
$var wire 1 D# cc_out2 $end
$var wire 1 E# cc_out3 $end
$upscope $end
$scope module tff2 $end
$var wire 1 n clk $end
$var wire 1 F# clkn $end
$var wire 1 G# j1 $end
$var wire 1 H# j2 $end
$var wire 1 I# k1 $end
$var wire 1 J# k2 $end
$var wire 1 K# mq $end
$var wire 1 L# mqn $end
$var wire 1 M# q $end
$var wire 1 N# qn $end
$var wire 1 8 reset $end
$var wire 1 O# t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 K# q $end
$var wire 1 L# qn $end
$var wire 1 J# r $end
$var wire 1 P# r1 $end
$var wire 1 H# s $end
$var wire 1 Q# s1 $end
$upscope $end
$scope module slave $end
$var wire 1 F# e $end
$var wire 1 M# q $end
$var wire 1 N# qn $end
$var wire 1 L# r $end
$var wire 1 R# r1 $end
$var wire 1 K# s $end
$var wire 1 S# s1 $end
$upscope $end
$upscope $end
$scope module cc1 $end
$var wire 1 T# cc_in1 $end
$var wire 1 U# cc_in2 $end
$var wire 1 N# cc_in3 $end
$var wire 1 V# cc_in4 $end
$var wire 1 W# cc_out1 $end
$var wire 1 X# cc_out2 $end
$var wire 1 Y# cc_out3 $end
$upscope $end
$scope module tff1 $end
$var wire 1 n clk $end
$var wire 1 Z# clkn $end
$var wire 1 [# j1 $end
$var wire 1 \# j2 $end
$var wire 1 ]# k1 $end
$var wire 1 ^# k2 $end
$var wire 1 _# mq $end
$var wire 1 `# mqn $end
$var wire 1 a# q $end
$var wire 1 b# qn $end
$var wire 1 8 reset $end
$var wire 1 c# t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 _# q $end
$var wire 1 `# qn $end
$var wire 1 ^# r $end
$var wire 1 d# r1 $end
$var wire 1 \# s $end
$var wire 1 e# s1 $end
$upscope $end
$scope module slave $end
$var wire 1 Z# e $end
$var wire 1 a# q $end
$var wire 1 b# qn $end
$var wire 1 `# r $end
$var wire 1 f# r1 $end
$var wire 1 _# s $end
$var wire 1 g# s1 $end
$upscope $end
$upscope $end
$scope module cc0 $end
$var wire 1 h# cc_in1 $end
$var wire 1 i# cc_in2 $end
$var wire 1 b# cc_in3 $end
$var wire 1 j# cc_in4 $end
$var wire 1 k# cc_out1 $end
$var wire 1 l# cc_out2 $end
$var wire 1 m# cc_out3 $end
$upscope $end
$scope module tff0 $end
$var wire 1 n clk $end
$var wire 1 n# clkn $end
$var wire 1 o# j1 $end
$var wire 1 p# j2 $end
$var wire 1 q# k1 $end
$var wire 1 r# k2 $end
$var wire 1 s# mq $end
$var wire 1 t# mqn $end
$var wire 1 u# q $end
$var wire 1 v# qn $end
$var wire 1 8 reset $end
$var wire 1 w# t $end
$scope module master $end
$var wire 1 n e $end
$var wire 1 s# q $end
$var wire 1 t# qn $end
$var wire 1 r# r $end
$var wire 1 x# r1 $end
$var wire 1 p# s $end
$var wire 1 y# s1 $end
$upscope $end
$scope module slave $end
$var wire 1 n# e $end
$var wire 1 u# q $end
$var wire 1 v# qn $end
$var wire 1 t# r $end
$var wire 1 z# r1 $end
$var wire 1 s# s $end
$var wire 1 {# s1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module bin_to_bcd $end
$var wire 4 |# bcd_digit1 [3:0] $end
$var wire 4 }# bcd_digit2 [3:0] $end
$var wire 4 ~# bcd_digit3 [3:0] $end
$var wire 4 !$ bcd_digit4 [3:0] $end
$var wire 10 "$ binary_input [9:0] $end
$var wire 4 #$ temp0 [3:0] $end
$var wire 4 $$ temp1 [3:0] $end
$var wire 4 %$ temp13 [3:0] $end
$var wire 4 &$ temp14 [3:0] $end
$var wire 4 '$ temp15 [3:0] $end
$var wire 4 ($ temp16 [3:0] $end
$var wire 4 )$ temp17 [3:0] $end
$var wire 4 *$ temp18 [3:0] $end
$var wire 4 +$ temp19 [3:0] $end
$var wire 4 ,$ temp2 [3:0] $end
$var wire 4 -$ temp26 [3:0] $end
$var wire 4 .$ temp27 [3:0] $end
$var wire 4 /$ temp28 [3:0] $end
$var wire 4 0$ temp29 [3:0] $end
$var wire 4 1$ temp3 [3:0] $end
$var wire 4 2$ temp4 [3:0] $end
$var wire 4 3$ temp5 [3:0] $end
$var wire 4 4$ temp6 [3:0] $end
$var wire 4 5$ temp7 [3:0] $end
$var wire 4 6$ temp8 [3:0] $end
$var wire 4 7$ temp9 [3:0] $end
$scope module ca0 $end
$var wire 4 8$ bcd_4bit [3:0] $end
$var wire 1 9$ carry $end
$var wire 1 :$ in_bit0 $end
$var wire 1 ;$ in_bit1 $end
$var wire 1 <$ in_bit2 $end
$var wire 1 =$ in_bit3 $end
$var wire 4 >$ input_4bit [3:0] $end
$var wire 4 ?$ summand [3:0] $end
$var wire 1 @$ temp1 $end
$var wire 1 A$ temp2 $end
$var wire 1 B$ temp3 $end
$scope module full_adder $end
$var wire 4 C$ a [3:0] $end
$var wire 4 D$ b [3:0] $end
$var wire 3 E$ c [2:0] $end
$var wire 1 9$ carry $end
$var wire 4 F$ sum [3:0] $end
$scope module d1 $end
$var wire 1 G$ a $end
$var wire 1 H$ b $end
$var wire 1 I$ c $end
$var wire 1 J$ carry $end
$var wire 1 K$ sum $end
$upscope $end
$scope module d2 $end
$var wire 1 L$ a $end
$var wire 1 M$ b $end
$var wire 1 N$ c $end
$var wire 1 O$ carry $end
$var wire 1 P$ sum $end
$upscope $end
$scope module d3 $end
$var wire 1 Q$ a $end
$var wire 1 R$ b $end
$var wire 1 S$ c $end
$var wire 1 T$ carry $end
$var wire 1 U$ sum $end
$upscope $end
$scope module d4 $end
$var wire 1 V$ a $end
$var wire 1 W$ b $end
$var wire 1 X$ c $end
$var wire 1 9$ carry $end
$var wire 1 Y$ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca1 $end
$var wire 4 Z$ bcd_4bit [3:0] $end
$var wire 1 [$ carry $end
$var wire 1 \$ in_bit0 $end
$var wire 1 ]$ in_bit1 $end
$var wire 1 ^$ in_bit2 $end
$var wire 1 _$ in_bit3 $end
$var wire 4 `$ input_4bit [3:0] $end
$var wire 4 a$ summand [3:0] $end
$var wire 1 b$ temp1 $end
$var wire 1 c$ temp2 $end
$var wire 1 d$ temp3 $end
$scope module full_adder $end
$var wire 4 e$ a [3:0] $end
$var wire 4 f$ b [3:0] $end
$var wire 3 g$ c [2:0] $end
$var wire 1 [$ carry $end
$var wire 4 h$ sum [3:0] $end
$scope module d1 $end
$var wire 1 i$ a $end
$var wire 1 j$ b $end
$var wire 1 k$ c $end
$var wire 1 l$ carry $end
$var wire 1 m$ sum $end
$upscope $end
$scope module d2 $end
$var wire 1 n$ a $end
$var wire 1 o$ b $end
$var wire 1 p$ c $end
$var wire 1 q$ carry $end
$var wire 1 r$ sum $end
$upscope $end
$scope module d3 $end
$var wire 1 s$ a $end
$var wire 1 t$ b $end
$var wire 1 u$ c $end
$var wire 1 v$ carry $end
$var wire 1 w$ sum $end
$upscope $end
$scope module d4 $end
$var wire 1 x$ a $end
$var wire 1 y$ b $end
$var wire 1 z$ c $end
$var wire 1 [$ carry $end
$var wire 1 {$ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca2 $end
$var wire 4 |$ bcd_4bit [3:0] $end
$var wire 1 }$ carry $end
$var wire 1 ~$ in_bit0 $end
$var wire 1 !% in_bit1 $end
$var wire 1 "% in_bit2 $end
$var wire 1 #% in_bit3 $end
$var wire 4 $% input_4bit [3:0] $end
$var wire 4 %% summand [3:0] $end
$var wire 1 &% temp1 $end
$var wire 1 '% temp2 $end
$var wire 1 (% temp3 $end
$scope module full_adder $end
$var wire 4 )% a [3:0] $end
$var wire 4 *% b [3:0] $end
$var wire 3 +% c [2:0] $end
$var wire 1 }$ carry $end
$var wire 4 ,% sum [3:0] $end
$scope module d1 $end
$var wire 1 -% a $end
$var wire 1 .% b $end
$var wire 1 /% c $end
$var wire 1 0% carry $end
$var wire 1 1% sum $end
$upscope $end
$scope module d2 $end
$var wire 1 2% a $end
$var wire 1 3% b $end
$var wire 1 4% c $end
$var wire 1 5% carry $end
$var wire 1 6% sum $end
$upscope $end
$scope module d3 $end
$var wire 1 7% a $end
$var wire 1 8% b $end
$var wire 1 9% c $end
$var wire 1 :% carry $end
$var wire 1 ;% sum $end
$upscope $end
$scope module d4 $end
$var wire 1 <% a $end
$var wire 1 =% b $end
$var wire 1 >% c $end
$var wire 1 }$ carry $end
$var wire 1 ?% sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca3 $end
$var wire 4 @% bcd_4bit [3:0] $end
$var wire 1 A% carry $end
$var wire 1 B% in_bit0 $end
$var wire 1 C% in_bit1 $end
$var wire 1 D% in_bit2 $end
$var wire 1 E% in_bit3 $end
$var wire 4 F% input_4bit [3:0] $end
$var wire 4 G% summand [3:0] $end
$var wire 1 H% temp1 $end
$var wire 1 I% temp2 $end
$var wire 1 J% temp3 $end
$scope module full_adder $end
$var wire 4 K% a [3:0] $end
$var wire 4 L% b [3:0] $end
$var wire 3 M% c [2:0] $end
$var wire 1 A% carry $end
$var wire 4 N% sum [3:0] $end
$scope module d1 $end
$var wire 1 O% a $end
$var wire 1 P% b $end
$var wire 1 Q% c $end
$var wire 1 R% carry $end
$var wire 1 S% sum $end
$upscope $end
$scope module d2 $end
$var wire 1 T% a $end
$var wire 1 U% b $end
$var wire 1 V% c $end
$var wire 1 W% carry $end
$var wire 1 X% sum $end
$upscope $end
$scope module d3 $end
$var wire 1 Y% a $end
$var wire 1 Z% b $end
$var wire 1 [% c $end
$var wire 1 \% carry $end
$var wire 1 ]% sum $end
$upscope $end
$scope module d4 $end
$var wire 1 ^% a $end
$var wire 1 _% b $end
$var wire 1 `% c $end
$var wire 1 A% carry $end
$var wire 1 a% sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca13 $end
$var wire 4 b% bcd_4bit [3:0] $end
$var wire 1 c% carry $end
$var wire 1 d% in_bit0 $end
$var wire 1 e% in_bit1 $end
$var wire 1 f% in_bit2 $end
$var wire 1 g% in_bit3 $end
$var wire 4 h% input_4bit [3:0] $end
$var wire 4 i% summand [3:0] $end
$var wire 1 j% temp1 $end
$var wire 1 k% temp2 $end
$var wire 1 l% temp3 $end
$scope module full_adder $end
$var wire 4 m% a [3:0] $end
$var wire 4 n% b [3:0] $end
$var wire 3 o% c [2:0] $end
$var wire 1 c% carry $end
$var wire 4 p% sum [3:0] $end
$scope module d1 $end
$var wire 1 q% a $end
$var wire 1 r% b $end
$var wire 1 s% c $end
$var wire 1 t% carry $end
$var wire 1 u% sum $end
$upscope $end
$scope module d2 $end
$var wire 1 v% a $end
$var wire 1 w% b $end
$var wire 1 x% c $end
$var wire 1 y% carry $end
$var wire 1 z% sum $end
$upscope $end
$scope module d3 $end
$var wire 1 {% a $end
$var wire 1 |% b $end
$var wire 1 }% c $end
$var wire 1 ~% carry $end
$var wire 1 !& sum $end
$upscope $end
$scope module d4 $end
$var wire 1 "& a $end
$var wire 1 #& b $end
$var wire 1 $& c $end
$var wire 1 c% carry $end
$var wire 1 %& sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca4 $end
$var wire 4 && bcd_4bit [3:0] $end
$var wire 1 '& carry $end
$var wire 1 (& in_bit0 $end
$var wire 1 )& in_bit1 $end
$var wire 1 *& in_bit2 $end
$var wire 1 +& in_bit3 $end
$var wire 4 ,& input_4bit [3:0] $end
$var wire 4 -& summand [3:0] $end
$var wire 1 .& temp1 $end
$var wire 1 /& temp2 $end
$var wire 1 0& temp3 $end
$scope module full_adder $end
$var wire 4 1& a [3:0] $end
$var wire 4 2& b [3:0] $end
$var wire 3 3& c [2:0] $end
$var wire 1 '& carry $end
$var wire 4 4& sum [3:0] $end
$scope module d1 $end
$var wire 1 5& a $end
$var wire 1 6& b $end
$var wire 1 7& c $end
$var wire 1 8& carry $end
$var wire 1 9& sum $end
$upscope $end
$scope module d2 $end
$var wire 1 :& a $end
$var wire 1 ;& b $end
$var wire 1 <& c $end
$var wire 1 =& carry $end
$var wire 1 >& sum $end
$upscope $end
$scope module d3 $end
$var wire 1 ?& a $end
$var wire 1 @& b $end
$var wire 1 A& c $end
$var wire 1 B& carry $end
$var wire 1 C& sum $end
$upscope $end
$scope module d4 $end
$var wire 1 D& a $end
$var wire 1 E& b $end
$var wire 1 F& c $end
$var wire 1 '& carry $end
$var wire 1 G& sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca14 $end
$var wire 4 H& bcd_4bit [3:0] $end
$var wire 1 I& carry $end
$var wire 1 J& in_bit0 $end
$var wire 1 K& in_bit1 $end
$var wire 1 L& in_bit2 $end
$var wire 1 M& in_bit3 $end
$var wire 4 N& input_4bit [3:0] $end
$var wire 4 O& summand [3:0] $end
$var wire 1 P& temp1 $end
$var wire 1 Q& temp2 $end
$var wire 1 R& temp3 $end
$scope module full_adder $end
$var wire 4 S& a [3:0] $end
$var wire 4 T& b [3:0] $end
$var wire 3 U& c [2:0] $end
$var wire 1 I& carry $end
$var wire 4 V& sum [3:0] $end
$scope module d1 $end
$var wire 1 W& a $end
$var wire 1 X& b $end
$var wire 1 Y& c $end
$var wire 1 Z& carry $end
$var wire 1 [& sum $end
$upscope $end
$scope module d2 $end
$var wire 1 \& a $end
$var wire 1 ]& b $end
$var wire 1 ^& c $end
$var wire 1 _& carry $end
$var wire 1 `& sum $end
$upscope $end
$scope module d3 $end
$var wire 1 a& a $end
$var wire 1 b& b $end
$var wire 1 c& c $end
$var wire 1 d& carry $end
$var wire 1 e& sum $end
$upscope $end
$scope module d4 $end
$var wire 1 f& a $end
$var wire 1 g& b $end
$var wire 1 h& c $end
$var wire 1 I& carry $end
$var wire 1 i& sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca5 $end
$var wire 4 j& bcd_4bit [3:0] $end
$var wire 1 k& carry $end
$var wire 1 l& in_bit0 $end
$var wire 1 m& in_bit1 $end
$var wire 1 n& in_bit2 $end
$var wire 1 o& in_bit3 $end
$var wire 4 p& input_4bit [3:0] $end
$var wire 4 q& summand [3:0] $end
$var wire 1 r& temp1 $end
$var wire 1 s& temp2 $end
$var wire 1 t& temp3 $end
$scope module full_adder $end
$var wire 4 u& a [3:0] $end
$var wire 4 v& b [3:0] $end
$var wire 3 w& c [2:0] $end
$var wire 1 k& carry $end
$var wire 4 x& sum [3:0] $end
$scope module d1 $end
$var wire 1 y& a $end
$var wire 1 z& b $end
$var wire 1 {& c $end
$var wire 1 |& carry $end
$var wire 1 }& sum $end
$upscope $end
$scope module d2 $end
$var wire 1 ~& a $end
$var wire 1 !' b $end
$var wire 1 "' c $end
$var wire 1 #' carry $end
$var wire 1 $' sum $end
$upscope $end
$scope module d3 $end
$var wire 1 %' a $end
$var wire 1 &' b $end
$var wire 1 '' c $end
$var wire 1 (' carry $end
$var wire 1 )' sum $end
$upscope $end
$scope module d4 $end
$var wire 1 *' a $end
$var wire 1 +' b $end
$var wire 1 ,' c $end
$var wire 1 k& carry $end
$var wire 1 -' sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca15 $end
$var wire 4 .' bcd_4bit [3:0] $end
$var wire 1 /' carry $end
$var wire 1 0' in_bit0 $end
$var wire 1 1' in_bit1 $end
$var wire 1 2' in_bit2 $end
$var wire 1 3' in_bit3 $end
$var wire 4 4' input_4bit [3:0] $end
$var wire 4 5' summand [3:0] $end
$var wire 1 6' temp1 $end
$var wire 1 7' temp2 $end
$var wire 1 8' temp3 $end
$scope module full_adder $end
$var wire 4 9' a [3:0] $end
$var wire 4 :' b [3:0] $end
$var wire 3 ;' c [2:0] $end
$var wire 1 /' carry $end
$var wire 4 <' sum [3:0] $end
$scope module d1 $end
$var wire 1 =' a $end
$var wire 1 >' b $end
$var wire 1 ?' c $end
$var wire 1 @' carry $end
$var wire 1 A' sum $end
$upscope $end
$scope module d2 $end
$var wire 1 B' a $end
$var wire 1 C' b $end
$var wire 1 D' c $end
$var wire 1 E' carry $end
$var wire 1 F' sum $end
$upscope $end
$scope module d3 $end
$var wire 1 G' a $end
$var wire 1 H' b $end
$var wire 1 I' c $end
$var wire 1 J' carry $end
$var wire 1 K' sum $end
$upscope $end
$scope module d4 $end
$var wire 1 L' a $end
$var wire 1 M' b $end
$var wire 1 N' c $end
$var wire 1 /' carry $end
$var wire 1 O' sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca6 $end
$var wire 4 P' bcd_4bit [3:0] $end
$var wire 1 Q' carry $end
$var wire 1 R' in_bit0 $end
$var wire 1 S' in_bit1 $end
$var wire 1 T' in_bit2 $end
$var wire 1 U' in_bit3 $end
$var wire 4 V' input_4bit [3:0] $end
$var wire 4 W' summand [3:0] $end
$var wire 1 X' temp1 $end
$var wire 1 Y' temp2 $end
$var wire 1 Z' temp3 $end
$scope module full_adder $end
$var wire 4 [' a [3:0] $end
$var wire 4 \' b [3:0] $end
$var wire 3 ]' c [2:0] $end
$var wire 1 Q' carry $end
$var wire 4 ^' sum [3:0] $end
$scope module d1 $end
$var wire 1 _' a $end
$var wire 1 `' b $end
$var wire 1 a' c $end
$var wire 1 b' carry $end
$var wire 1 c' sum $end
$upscope $end
$scope module d2 $end
$var wire 1 d' a $end
$var wire 1 e' b $end
$var wire 1 f' c $end
$var wire 1 g' carry $end
$var wire 1 h' sum $end
$upscope $end
$scope module d3 $end
$var wire 1 i' a $end
$var wire 1 j' b $end
$var wire 1 k' c $end
$var wire 1 l' carry $end
$var wire 1 m' sum $end
$upscope $end
$scope module d4 $end
$var wire 1 n' a $end
$var wire 1 o' b $end
$var wire 1 p' c $end
$var wire 1 Q' carry $end
$var wire 1 q' sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca16 $end
$var wire 4 r' bcd_4bit [3:0] $end
$var wire 1 s' carry $end
$var wire 1 t' in_bit0 $end
$var wire 1 u' in_bit1 $end
$var wire 1 v' in_bit2 $end
$var wire 1 w' in_bit3 $end
$var wire 4 x' input_4bit [3:0] $end
$var wire 4 y' summand [3:0] $end
$var wire 1 z' temp1 $end
$var wire 1 {' temp2 $end
$var wire 1 |' temp3 $end
$scope module full_adder $end
$var wire 4 }' a [3:0] $end
$var wire 4 ~' b [3:0] $end
$var wire 3 !( c [2:0] $end
$var wire 1 s' carry $end
$var wire 4 "( sum [3:0] $end
$scope module d1 $end
$var wire 1 #( a $end
$var wire 1 $( b $end
$var wire 1 %( c $end
$var wire 1 &( carry $end
$var wire 1 '( sum $end
$upscope $end
$scope module d2 $end
$var wire 1 (( a $end
$var wire 1 )( b $end
$var wire 1 *( c $end
$var wire 1 +( carry $end
$var wire 1 ,( sum $end
$upscope $end
$scope module d3 $end
$var wire 1 -( a $end
$var wire 1 .( b $end
$var wire 1 /( c $end
$var wire 1 0( carry $end
$var wire 1 1( sum $end
$upscope $end
$scope module d4 $end
$var wire 1 2( a $end
$var wire 1 3( b $end
$var wire 1 4( c $end
$var wire 1 s' carry $end
$var wire 1 5( sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca26 $end
$var wire 4 6( bcd_4bit [3:0] $end
$var wire 1 7( carry $end
$var wire 1 8( in_bit0 $end
$var wire 1 9( in_bit1 $end
$var wire 1 :( in_bit2 $end
$var wire 1 ;( in_bit3 $end
$var wire 4 <( input_4bit [3:0] $end
$var wire 4 =( summand [3:0] $end
$var wire 1 >( temp1 $end
$var wire 1 ?( temp2 $end
$var wire 1 @( temp3 $end
$scope module full_adder $end
$var wire 4 A( a [3:0] $end
$var wire 4 B( b [3:0] $end
$var wire 3 C( c [2:0] $end
$var wire 1 7( carry $end
$var wire 4 D( sum [3:0] $end
$scope module d1 $end
$var wire 1 E( a $end
$var wire 1 F( b $end
$var wire 1 G( c $end
$var wire 1 H( carry $end
$var wire 1 I( sum $end
$upscope $end
$scope module d2 $end
$var wire 1 J( a $end
$var wire 1 K( b $end
$var wire 1 L( c $end
$var wire 1 M( carry $end
$var wire 1 N( sum $end
$upscope $end
$scope module d3 $end
$var wire 1 O( a $end
$var wire 1 P( b $end
$var wire 1 Q( c $end
$var wire 1 R( carry $end
$var wire 1 S( sum $end
$upscope $end
$scope module d4 $end
$var wire 1 T( a $end
$var wire 1 U( b $end
$var wire 1 V( c $end
$var wire 1 7( carry $end
$var wire 1 W( sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca7 $end
$var wire 4 X( bcd_4bit [3:0] $end
$var wire 1 Y( carry $end
$var wire 1 Z( in_bit0 $end
$var wire 1 [( in_bit1 $end
$var wire 1 \( in_bit2 $end
$var wire 1 ]( in_bit3 $end
$var wire 4 ^( input_4bit [3:0] $end
$var wire 4 _( summand [3:0] $end
$var wire 1 `( temp1 $end
$var wire 1 a( temp2 $end
$var wire 1 b( temp3 $end
$scope module full_adder $end
$var wire 4 c( a [3:0] $end
$var wire 4 d( b [3:0] $end
$var wire 3 e( c [2:0] $end
$var wire 1 Y( carry $end
$var wire 4 f( sum [3:0] $end
$scope module d1 $end
$var wire 1 g( a $end
$var wire 1 h( b $end
$var wire 1 i( c $end
$var wire 1 j( carry $end
$var wire 1 k( sum $end
$upscope $end
$scope module d2 $end
$var wire 1 l( a $end
$var wire 1 m( b $end
$var wire 1 n( c $end
$var wire 1 o( carry $end
$var wire 1 p( sum $end
$upscope $end
$scope module d3 $end
$var wire 1 q( a $end
$var wire 1 r( b $end
$var wire 1 s( c $end
$var wire 1 t( carry $end
$var wire 1 u( sum $end
$upscope $end
$scope module d4 $end
$var wire 1 v( a $end
$var wire 1 w( b $end
$var wire 1 x( c $end
$var wire 1 Y( carry $end
$var wire 1 y( sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca17 $end
$var wire 4 z( bcd_4bit [3:0] $end
$var wire 1 {( carry $end
$var wire 1 |( in_bit0 $end
$var wire 1 }( in_bit1 $end
$var wire 1 ~( in_bit2 $end
$var wire 1 !) in_bit3 $end
$var wire 4 ") input_4bit [3:0] $end
$var wire 4 #) summand [3:0] $end
$var wire 1 $) temp1 $end
$var wire 1 %) temp2 $end
$var wire 1 &) temp3 $end
$scope module full_adder $end
$var wire 4 ') a [3:0] $end
$var wire 4 () b [3:0] $end
$var wire 3 )) c [2:0] $end
$var wire 1 {( carry $end
$var wire 4 *) sum [3:0] $end
$scope module d1 $end
$var wire 1 +) a $end
$var wire 1 ,) b $end
$var wire 1 -) c $end
$var wire 1 .) carry $end
$var wire 1 /) sum $end
$upscope $end
$scope module d2 $end
$var wire 1 0) a $end
$var wire 1 1) b $end
$var wire 1 2) c $end
$var wire 1 3) carry $end
$var wire 1 4) sum $end
$upscope $end
$scope module d3 $end
$var wire 1 5) a $end
$var wire 1 6) b $end
$var wire 1 7) c $end
$var wire 1 8) carry $end
$var wire 1 9) sum $end
$upscope $end
$scope module d4 $end
$var wire 1 :) a $end
$var wire 1 ;) b $end
$var wire 1 <) c $end
$var wire 1 {( carry $end
$var wire 1 =) sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca27 $end
$var wire 4 >) bcd_4bit [3:0] $end
$var wire 1 ?) carry $end
$var wire 1 @) in_bit0 $end
$var wire 1 A) in_bit1 $end
$var wire 1 B) in_bit2 $end
$var wire 1 C) in_bit3 $end
$var wire 4 D) input_4bit [3:0] $end
$var wire 4 E) summand [3:0] $end
$var wire 1 F) temp1 $end
$var wire 1 G) temp2 $end
$var wire 1 H) temp3 $end
$scope module full_adder $end
$var wire 4 I) a [3:0] $end
$var wire 4 J) b [3:0] $end
$var wire 3 K) c [2:0] $end
$var wire 1 ?) carry $end
$var wire 4 L) sum [3:0] $end
$scope module d1 $end
$var wire 1 M) a $end
$var wire 1 N) b $end
$var wire 1 O) c $end
$var wire 1 P) carry $end
$var wire 1 Q) sum $end
$upscope $end
$scope module d2 $end
$var wire 1 R) a $end
$var wire 1 S) b $end
$var wire 1 T) c $end
$var wire 1 U) carry $end
$var wire 1 V) sum $end
$upscope $end
$scope module d3 $end
$var wire 1 W) a $end
$var wire 1 X) b $end
$var wire 1 Y) c $end
$var wire 1 Z) carry $end
$var wire 1 [) sum $end
$upscope $end
$scope module d4 $end
$var wire 1 \) a $end
$var wire 1 ]) b $end
$var wire 1 ^) c $end
$var wire 1 ?) carry $end
$var wire 1 _) sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca8 $end
$var wire 4 `) bcd_4bit [3:0] $end
$var wire 1 a) carry $end
$var wire 1 b) in_bit0 $end
$var wire 1 c) in_bit1 $end
$var wire 1 d) in_bit2 $end
$var wire 1 e) in_bit3 $end
$var wire 4 f) input_4bit [3:0] $end
$var wire 4 g) summand [3:0] $end
$var wire 1 h) temp1 $end
$var wire 1 i) temp2 $end
$var wire 1 j) temp3 $end
$scope module full_adder $end
$var wire 4 k) a [3:0] $end
$var wire 4 l) b [3:0] $end
$var wire 3 m) c [2:0] $end
$var wire 1 a) carry $end
$var wire 4 n) sum [3:0] $end
$scope module d1 $end
$var wire 1 o) a $end
$var wire 1 p) b $end
$var wire 1 q) c $end
$var wire 1 r) carry $end
$var wire 1 s) sum $end
$upscope $end
$scope module d2 $end
$var wire 1 t) a $end
$var wire 1 u) b $end
$var wire 1 v) c $end
$var wire 1 w) carry $end
$var wire 1 x) sum $end
$upscope $end
$scope module d3 $end
$var wire 1 y) a $end
$var wire 1 z) b $end
$var wire 1 {) c $end
$var wire 1 |) carry $end
$var wire 1 }) sum $end
$upscope $end
$scope module d4 $end
$var wire 1 ~) a $end
$var wire 1 !* b $end
$var wire 1 "* c $end
$var wire 1 a) carry $end
$var wire 1 #* sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca18 $end
$var wire 4 $* bcd_4bit [3:0] $end
$var wire 1 %* carry $end
$var wire 1 &* in_bit0 $end
$var wire 1 '* in_bit1 $end
$var wire 1 (* in_bit2 $end
$var wire 1 )* in_bit3 $end
$var wire 4 ** input_4bit [3:0] $end
$var wire 4 +* summand [3:0] $end
$var wire 1 ,* temp1 $end
$var wire 1 -* temp2 $end
$var wire 1 .* temp3 $end
$scope module full_adder $end
$var wire 4 /* a [3:0] $end
$var wire 4 0* b [3:0] $end
$var wire 3 1* c [2:0] $end
$var wire 1 %* carry $end
$var wire 4 2* sum [3:0] $end
$scope module d1 $end
$var wire 1 3* a $end
$var wire 1 4* b $end
$var wire 1 5* c $end
$var wire 1 6* carry $end
$var wire 1 7* sum $end
$upscope $end
$scope module d2 $end
$var wire 1 8* a $end
$var wire 1 9* b $end
$var wire 1 :* c $end
$var wire 1 ;* carry $end
$var wire 1 <* sum $end
$upscope $end
$scope module d3 $end
$var wire 1 =* a $end
$var wire 1 >* b $end
$var wire 1 ?* c $end
$var wire 1 @* carry $end
$var wire 1 A* sum $end
$upscope $end
$scope module d4 $end
$var wire 1 B* a $end
$var wire 1 C* b $end
$var wire 1 D* c $end
$var wire 1 %* carry $end
$var wire 1 E* sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca28 $end
$var wire 4 F* bcd_4bit [3:0] $end
$var wire 1 G* carry $end
$var wire 1 H* in_bit0 $end
$var wire 1 I* in_bit1 $end
$var wire 1 J* in_bit2 $end
$var wire 1 K* in_bit3 $end
$var wire 4 L* input_4bit [3:0] $end
$var wire 4 M* summand [3:0] $end
$var wire 1 N* temp1 $end
$var wire 1 O* temp2 $end
$var wire 1 P* temp3 $end
$scope module full_adder $end
$var wire 4 Q* a [3:0] $end
$var wire 4 R* b [3:0] $end
$var wire 3 S* c [2:0] $end
$var wire 1 G* carry $end
$var wire 4 T* sum [3:0] $end
$scope module d1 $end
$var wire 1 U* a $end
$var wire 1 V* b $end
$var wire 1 W* c $end
$var wire 1 X* carry $end
$var wire 1 Y* sum $end
$upscope $end
$scope module d2 $end
$var wire 1 Z* a $end
$var wire 1 [* b $end
$var wire 1 \* c $end
$var wire 1 ]* carry $end
$var wire 1 ^* sum $end
$upscope $end
$scope module d3 $end
$var wire 1 _* a $end
$var wire 1 `* b $end
$var wire 1 a* c $end
$var wire 1 b* carry $end
$var wire 1 c* sum $end
$upscope $end
$scope module d4 $end
$var wire 1 d* a $end
$var wire 1 e* b $end
$var wire 1 f* c $end
$var wire 1 G* carry $end
$var wire 1 g* sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca9 $end
$var wire 4 h* bcd_4bit [3:0] $end
$var wire 1 i* carry $end
$var wire 1 j* in_bit0 $end
$var wire 1 k* in_bit1 $end
$var wire 1 l* in_bit2 $end
$var wire 1 m* in_bit3 $end
$var wire 4 n* input_4bit [3:0] $end
$var wire 4 o* summand [3:0] $end
$var wire 1 p* temp1 $end
$var wire 1 q* temp2 $end
$var wire 1 r* temp3 $end
$scope module full_adder $end
$var wire 4 s* a [3:0] $end
$var wire 4 t* b [3:0] $end
$var wire 3 u* c [2:0] $end
$var wire 1 i* carry $end
$var wire 4 v* sum [3:0] $end
$scope module d1 $end
$var wire 1 w* a $end
$var wire 1 x* b $end
$var wire 1 y* c $end
$var wire 1 z* carry $end
$var wire 1 {* sum $end
$upscope $end
$scope module d2 $end
$var wire 1 |* a $end
$var wire 1 }* b $end
$var wire 1 ~* c $end
$var wire 1 !+ carry $end
$var wire 1 "+ sum $end
$upscope $end
$scope module d3 $end
$var wire 1 #+ a $end
$var wire 1 $+ b $end
$var wire 1 %+ c $end
$var wire 1 &+ carry $end
$var wire 1 '+ sum $end
$upscope $end
$scope module d4 $end
$var wire 1 (+ a $end
$var wire 1 )+ b $end
$var wire 1 *+ c $end
$var wire 1 i* carry $end
$var wire 1 ++ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca19 $end
$var wire 4 ,+ bcd_4bit [3:0] $end
$var wire 1 -+ carry $end
$var wire 1 .+ in_bit0 $end
$var wire 1 /+ in_bit1 $end
$var wire 1 0+ in_bit2 $end
$var wire 1 1+ in_bit3 $end
$var wire 4 2+ input_4bit [3:0] $end
$var wire 4 3+ summand [3:0] $end
$var wire 1 4+ temp1 $end
$var wire 1 5+ temp2 $end
$var wire 1 6+ temp3 $end
$scope module full_adder $end
$var wire 4 7+ a [3:0] $end
$var wire 4 8+ b [3:0] $end
$var wire 3 9+ c [2:0] $end
$var wire 1 -+ carry $end
$var wire 4 :+ sum [3:0] $end
$scope module d1 $end
$var wire 1 ;+ a $end
$var wire 1 <+ b $end
$var wire 1 =+ c $end
$var wire 1 >+ carry $end
$var wire 1 ?+ sum $end
$upscope $end
$scope module d2 $end
$var wire 1 @+ a $end
$var wire 1 A+ b $end
$var wire 1 B+ c $end
$var wire 1 C+ carry $end
$var wire 1 D+ sum $end
$upscope $end
$scope module d3 $end
$var wire 1 E+ a $end
$var wire 1 F+ b $end
$var wire 1 G+ c $end
$var wire 1 H+ carry $end
$var wire 1 I+ sum $end
$upscope $end
$scope module d4 $end
$var wire 1 J+ a $end
$var wire 1 K+ b $end
$var wire 1 L+ c $end
$var wire 1 -+ carry $end
$var wire 1 M+ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module ca29 $end
$var wire 4 N+ bcd_4bit [3:0] $end
$var wire 1 O+ carry $end
$var wire 1 P+ in_bit0 $end
$var wire 1 Q+ in_bit1 $end
$var wire 1 R+ in_bit2 $end
$var wire 1 S+ in_bit3 $end
$var wire 4 T+ input_4bit [3:0] $end
$var wire 4 U+ summand [3:0] $end
$var wire 1 V+ temp1 $end
$var wire 1 W+ temp2 $end
$var wire 1 X+ temp3 $end
$scope module full_adder $end
$var wire 4 Y+ a [3:0] $end
$var wire 4 Z+ b [3:0] $end
$var wire 3 [+ c [2:0] $end
$var wire 1 O+ carry $end
$var wire 4 \+ sum [3:0] $end
$scope module d1 $end
$var wire 1 ]+ a $end
$var wire 1 ^+ b $end
$var wire 1 _+ c $end
$var wire 1 `+ carry $end
$var wire 1 a+ sum $end
$upscope $end
$scope module d2 $end
$var wire 1 b+ a $end
$var wire 1 c+ b $end
$var wire 1 d+ c $end
$var wire 1 e+ carry $end
$var wire 1 f+ sum $end
$upscope $end
$scope module d3 $end
$var wire 1 g+ a $end
$var wire 1 h+ b $end
$var wire 1 i+ c $end
$var wire 1 j+ carry $end
$var wire 1 k+ sum $end
$upscope $end
$scope module d4 $end
$var wire 1 l+ a $end
$var wire 1 m+ b $end
$var wire 1 n+ c $end
$var wire 1 O+ carry $end
$var wire 1 o+ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module digit1 $end
$var wire 4 p+ A [0:3] $end
$var wire 7 q+ out [0:6] $end
$upscope $end
$scope module digit2 $end
$var wire 4 r+ A [0:3] $end
$var wire 7 s+ out [0:6] $end
$upscope $end
$scope module digit3 $end
$var wire 4 t+ A [0:3] $end
$var wire 7 u+ out [0:6] $end
$upscope $end
$scope module digit4 $end
$var wire 4 v+ A [0:3] $end
$var wire 7 w+ out [0:6] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 w+
b0 v+
b1111110 u+
b0 t+
b1111110 s+
b0 r+
b1111110 q+
b0 p+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
b0 \+
b0 [+
b0 Z+
b0 Y+
0X+
0W+
0V+
b0 U+
b0 T+
0S+
0R+
0Q+
0P+
0O+
b0 N+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
b0 :+
b0 9+
b0 8+
b0 7+
06+
05+
04+
b0 3+
b0 2+
01+
00+
0/+
0.+
0-+
b0 ,+
0++
0*+
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
b0 v*
b0 u*
b0 t*
b0 s*
0r*
0q*
0p*
b0 o*
b0 n*
0m*
0l*
0k*
0j*
0i*
b0 h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
b0 T*
b0 S*
b0 R*
b0 Q*
0P*
0O*
0N*
b0 M*
b0 L*
0K*
0J*
0I*
0H*
0G*
b0 F*
0E*
0D*
0C*
0B*
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
07*
06*
05*
04*
03*
b0 2*
b0 1*
b0 0*
b0 /*
0.*
0-*
0,*
b0 +*
b0 **
0)*
0(*
0'*
0&*
0%*
b0 $*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
b0 n)
b0 m)
b0 l)
b0 k)
0j)
0i)
0h)
b0 g)
b0 f)
0e)
0d)
0c)
0b)
0a)
b0 `)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
b0 L)
b0 K)
b0 J)
b0 I)
0H)
0G)
0F)
b0 E)
b0 D)
0C)
0B)
0A)
0@)
0?)
b0 >)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
b0 *)
b0 ))
b0 ()
b0 ')
0&)
0%)
0$)
b0 #)
b0 ")
0!)
0~(
0}(
0|(
0{(
b0 z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
b0 f(
b0 e(
b0 d(
b0 c(
0b(
0a(
0`(
b0 _(
b0 ^(
0](
0\(
0[(
0Z(
0Y(
b0 X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
b0 D(
b0 C(
b0 B(
b0 A(
0@(
0?(
0>(
b0 =(
b0 <(
0;(
0:(
09(
08(
07(
b0 6(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
b0 "(
b0 !(
b0 ~'
b0 }'
0|'
0{'
0z'
b0 y'
b0 x'
0w'
0v'
0u'
0t'
0s'
b0 r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
b0 ^'
b0 ]'
b0 \'
b0 ['
0Z'
0Y'
0X'
b0 W'
b0 V'
0U'
0T'
0S'
0R'
0Q'
b0 P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
b0 <'
b0 ;'
b0 :'
b0 9'
08'
07'
06'
b0 5'
b0 4'
03'
02'
01'
00'
0/'
b0 .'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
b0 x&
b0 w&
b0 v&
b0 u&
0t&
0s&
0r&
b0 q&
b0 p&
0o&
0n&
0m&
0l&
0k&
b0 j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
b0 V&
b0 U&
b0 T&
b0 S&
0R&
0Q&
0P&
b0 O&
b0 N&
0M&
0L&
0K&
0J&
0I&
b0 H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
b0 4&
b0 3&
b0 2&
b0 1&
00&
0/&
0.&
b0 -&
b0 ,&
0+&
0*&
0)&
0(&
0'&
b0 &&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
b0 p%
b0 o%
b0 n%
b0 m%
0l%
0k%
0j%
b0 i%
b0 h%
0g%
0f%
0e%
0d%
0c%
b0 b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
b0 N%
b0 M%
b0 L%
b0 K%
0J%
0I%
0H%
b0 G%
b0 F%
0E%
0D%
0C%
0B%
0A%
b0 @%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
b0 ,%
b0 +%
b0 *%
b0 )%
0(%
0'%
0&%
b0 %%
b0 $%
0#%
0"%
0!%
0~$
0}$
b0 |$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
b0 h$
b0 g$
b0 f$
b0 e$
0d$
0c$
0b$
b0 a$
b0 `$
0_$
0^$
0]$
0\$
0[$
b0 Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
b0 F$
b0 E$
b0 D$
b0 C$
0B$
0A$
0@$
b0 ?$
b0 >$
0=$
0<$
0;$
0:$
09$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
0{#
1z#
0y#
0x#
1w#
1v#
0u#
1t#
0s#
1r#
0q#
0p#
1o#
1n#
1m#
1l#
0k#
1j#
0i#
0h#
0g#
1f#
0e#
0d#
1c#
1b#
0a#
1`#
0_#
1^#
0]#
0\#
1[#
1Z#
1Y#
1X#
0W#
1V#
0U#
0T#
0S#
1R#
0Q#
0P#
1O#
1N#
0M#
1L#
0K#
1J#
0I#
0H#
1G#
1F#
1E#
1D#
0C#
1B#
0A#
0@#
0?#
1>#
0=#
0<#
1;#
1:#
09#
18#
07#
16#
05#
04#
13#
12#
11#
10#
0/#
1.#
0-#
0,#
0+#
1*#
0)#
0(#
1'#
1&#
0%#
1$#
0##
1"#
0!#
0~"
1}"
1|"
1{"
1z"
0y"
1x"
0w"
0v"
0u"
1t"
0s"
0r"
1q"
1p"
0o"
1n"
0m"
1l"
0k"
0j"
1i"
1h"
1g"
1f"
0e"
1d"
0c"
0b"
0a"
1`"
0_"
0^"
1]"
1\"
0["
1Z"
0Y"
1X"
0W"
0V"
1U"
1T"
1S"
1R"
0Q"
1P"
0O"
0N"
0M"
1L"
0K"
0J"
1I"
1H"
0G"
1F"
0E"
1D"
0C"
0B"
1A"
1@"
1?"
1>"
0="
1<"
0;"
0:"
09"
18"
07"
06"
15"
14"
03"
12"
01"
10"
0/"
0."
1-"
1,"
1+"
1*"
0)"
1("
0'"
0&"
0%"
1$"
0#"
0""
1!"
1~
0}
1|
0{
1z
0y
0x
1w
1v
0u
0t
0s
1r
b111111111 q
1p
b0 o
0n
b111111111z m
b0 l
0k
0j
0i
1h
0g
1f
0e
1d
0c
1b
1a
0`
0_
1^
0]
1\
0[
1Z
1Y
0X
0W
1V
0U
1T
0S
1R
0Q
1P
0O
1N
0M
1L
0K
1J
0I
1H
0G
1F
0E
1D
0C
1B
b10100 A
b1111101011 @
0?
0>
1=
b0 <
0;
b10100 :
09
18
07
b1111110 6
b1111110 5
b1111110 4
b1111110 3
b0 2
b0 1
b0 0
b0 /
b0 .
b10100 -
0,
x+
1*
0)
x(
0'
0&
1%
b0 $
b0 #
b0 "
b0 !
$end
#1
0(
1+
1)
17
#2
0)
07
#4
0o#
0w#
0[#
0l#
0c#
0m#
0G#
0X#
0j#
0O#
0Y#
03#
0D#
0V#
0;#
0E#
0}"
00#
0B#
0'#
01#
0i"
0z"
0.#
0q"
0{"
0U"
0f"
0x"
0]"
0g"
0A"
0R"
0d"
0I"
0S"
0-"
0>"
0P"
05"
0?"
0*"
b0 q
0<"
0+"
b0z m
0("
1&"
1s
b1 l
0$"
1""
08"
16"
0L"
1J"
0`"
1^"
0t"
1r"
0*#
1(#
0>#
1<#
0R#
1P#
0f#
1d#
0z#
1x#
0p
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#5
1."
1-"
b110000 3
b110000 q+
0h
b1111101010 @
15"
1*"
b1 q
1:"
0f
1'
1&
0=
1)"
b11 l
1y
1g
1'"
b1 "
b1 /
b1 |#
b1 p+
1}
b1 .
b1 <
b1 o
b1 "$
0w
0~
1%"
18"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
1{
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0|
0?
0#"
0""
06"
0J"
0^"
0r"
0(#
0<#
0P#
0d#
0x#
0x
1z
00"
0D"
0X"
0l"
0"#
06#
0J#
0^#
0r#
0,
09
0*
08
#7
1|
11"
0{
02"
0%"
1""
08"
17"
0L"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#8
0B"
0A"
b1101101 3
b1101101 q+
0d
0I"
1{*
b1 7$
b1 h*
b1 v*
1h
b1111101001 @
05"
0>"
0N"
1x
0*"
b0 q
0:"
00"
0b
0="
1p*
1w*
1w
0z
1f
1'
1&
0=
0)"
b1 l
0/"
1c
1;"
b1 n*
b1 s*
1j*
0."
1~
0y
0g
0'"
b10 "
b10 /
b10 |#
b10 p+
13"
0-"
0}
b10 .
b10 <
b10 o
b10 "$
04"
1$"
0""
19"
07"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#10
1{
0|
0$"
1#"
09"
0L"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#11
1B"
1A"
10"
1I"
1/"
1>"
1N"
0h
b1111101000 @
15"
1="
1*"
b11 q
1:"
b1111001 3
b1111001 q+
1z
0f
1)"
b111 l
1y
1g
1'"
b11 "
b11 /
b11 |#
b11 p+
0x
1}
b11 .
b11 <
b11 o
b11 "$
0w
0~
1%"
0#"
19"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#13
1|
12"
1E"
0{
01"
0F"
0%"
1""
09"
16"
0L"
1K"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#14
1"+
0V"
1|*
0U"
1k*
0]"
1s)
b1 6$
b1 `)
b1 n)
1h
05"
1d
0I"
0{*
b10 7$
b10 h*
b10 v*
1`
b1111101111 @
0R"
0b"
1x
0*"
0:"
b110011 3
b110011 q+
0."
0>"
b0 q
0N"
0D"
0^
0Q"
1h)
1o)
1w
0z
1f
1'
1&
0=
0)"
0-"
00"
1b
0="
b1 l
1p*
0w*
0C"
1_
1O"
b1 f)
b1 k)
1b)
0B"
1~
0y
0g
0'"
b100 "
b100 /
b100 |#
b100 p+
14"
0/"
0c
0;"
b10 n*
b10 s*
0j*
1G"
0A"
0}
03"
b100 .
b100 <
b100 o
b100 "$
0H"
1$"
0""
18"
06"
1M"
0K"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#16
1{
0|
0$"
1#"
08"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#17
1."
1-"
b1011011 3
b1011011 q+
0h
b1111101110 @
15"
1*"
b1 q
1:"
1z
0f
1)"
b11 l
1y
1g
1'"
b101 "
b101 /
b101 |#
b101 p+
0x
1}
b101 .
b101 <
b101 o
b101 "$
0w
0~
1%"
0#"
18"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#19
1|
11"
0{
02"
0%"
1""
08"
17"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#20
0V"
0U"
0D"
0]"
0C"
0R"
0b"
b1011111 3
b1011111 q+
0d
0I"
0Q"
1{*
b11 7$
b11 h*
b11 v*
1h
b1111101101 @
05"
0>"
0N"
1x
0*"
b0 q
0:"
00"
0b
0="
1w*
1w
0z
1f
0)"
b1 l
0/"
1c
1;"
b11 n*
b11 s*
1j*
0."
1~
0y
0g
0'"
b110 "
b110 /
b110 |#
b110 p+
13"
0-"
0}
b110 .
b110 <
b110 o
b110 "$
04"
1$"
0""
19"
07"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#22
1{
0|
0$"
1#"
09"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#23
1V"
1U"
1D"
1]"
1C"
1R"
1b"
10"
1I"
1Q"
1/"
1>"
1N"
b1110000 3
b1110000 q+
0h
b1111101100 @
15"
1="
1*"
b111 q
1:"
1z
0f
1)"
b1111 l
1y
1g
1'"
b111 "
b111 /
b111 |#
b111 p+
0x
1}
b111 .
b111 <
b111 o
b111 "$
0w
0~
1%"
0#"
19"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#25
1|
12"
1F"
1Y"
0{
01"
0E"
0Z"
0%"
1""
09"
16"
0M"
1J"
0`"
1_"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#26
1'+
1#+
1l*
1x)
0"+
0j"
1t)
0p*
0|*
0i"
1c)
b1111111 3
b1111111 q+
0k*
0\
0q"
1k(
b1 5$
b1 X(
b1 f(
1h
05"
1d
0I"
0{*
b100 7$
b100 h*
b100 v*
0]"
0s)
b10 6$
b10 `)
b10 n)
0f"
0v"
1x
0*"
0:"
0."
0>"
0N"
0B"
0`
b1111100011 @
0R"
b0 q
0b"
0X"
0Z
0e"
1`(
1g(
1w
0z
1f
1'
1&
0=
0)"
0-"
00"
1b
0="
0w*
0A"
0D"
1^
0Q"
b1 l
1h)
0o)
0W"
1[
1c"
b1 ^(
b1 c(
1Z(
0V"
1~
0y
0g
0'"
b1000 "
b1000 /
b1000 |#
b1000 p+
14"
0/"
0c
0;"
b100 n*
b100 s*
0j*
1H"
0C"
0_
0O"
b10 f)
b10 k)
0b)
1["
0U"
0}
03"
0G"
b1000 .
b1000 <
b1000 o
b1000 "$
0\"
1$"
0""
18"
06"
1L"
0J"
1a"
0_"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#28
1{
0|
0$"
1#"
08"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#29
1."
1-"
b1111011 3
b1111011 q+
0h
b1111100010 @
15"
1*"
b1 q
1:"
1z
0f
1)"
b11 l
1y
1g
1'"
b1001 "
b1001 /
b1001 |#
b1001 p+
0x
1}
b1001 .
b1001 <
b1001 o
b1001 "$
0w
0~
1%"
0#"
18"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#31
1|
11"
0{
02"
0%"
1""
08"
17"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#32
b110000 4
b110000 s+
b1 #
b1 0
b1 }#
b1 r+
1++
1*+
1&+
0'+
1%+
1!+
1~*
1z*
b111 u*
0"+
0B"
0A"
1x*
1}*
b1111110 3
b1111110 q+
0d
0I"
b11 o*
b11 t*
1r*
0{*
b1000 7$
b1000 h*
b1000 v*
1h
b1111100001 @
05"
0>"
0N"
1q*
1x
0*"
b0 q
0:"
00"
0b
0="
1p*
1w*
1w
0z
1f
0)"
b1 l
0/"
1c
1;"
b101 n*
b101 s*
1j*
0."
1~
0y
0g
0'"
b0 "
b0 /
b0 |#
b0 p+
13"
0-"
0}
b1010 .
b1010 <
b1010 o
b1010 "$
04"
1$"
0""
19"
07"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#34
1{
0|
0$"
1#"
09"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#35
1B"
1A"
10"
1I"
1/"
1>"
1N"
b110000 3
b110000 q+
0h
b1111100000 @
15"
1="
1*"
b11 q
1:"
1z
0f
1)"
b111 l
1y
1g
1'"
b1 "
b1 /
b1 |#
b1 p+
0x
1}
b1011 .
b1011 <
b1011 o
b1011 "$
0w
0~
1%"
0#"
19"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#37
1|
12"
1E"
0{
01"
0F"
0%"
1""
09"
16"
0L"
1K"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#38
b110000 4
b110000 s+
b1 #
b1 0
b1 }#
b1 r+
1++
1*+
1&+
0'+
0j"
1%+
0i"
1!+
0X"
0q"
1|*
0"+
0W"
0f"
0v"
1k*
b1101101 3
b1101101 q+
1x*
1}*
0~*
0]"
0e"
1s)
b11 6$
b11 `)
b11 n)
1h
05"
1d
0I"
b11 o*
b11 t*
1r*
1{*
b1001 7$
b1001 h*
b1001 v*
0z*
b110 u*
1`
b1111100111 @
0R"
0b"
1x
0*"
0:"
0."
0>"
b0 q
0N"
1q*
0D"
0^
0Q"
1o)
1w
0z
1f
0)"
0-"
00"
1b
0="
b1 l
1p*
0w*
0C"
1_
1O"
b11 f)
b11 k)
1b)
0B"
1~
0y
0g
0'"
b10 "
b10 /
b10 |#
b10 p+
14"
0/"
0c
0;"
b110 n*
b110 s*
0j*
1G"
0A"
0}
03"
b1100 .
b1100 <
b1100 o
b1100 "$
0H"
1$"
0""
18"
06"
1M"
0K"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#40
1{
0|
0$"
1#"
08"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#41
1."
1-"
0h
b1111100110 @
15"
1*"
b1 q
1:"
b1111001 3
b1111001 q+
1z
0f
1)"
b11 l
1y
1g
1'"
b11 "
b11 /
b11 |#
b11 p+
0x
1}
b1101 .
b1101 <
b1101 o
b1101 "$
0w
0~
1%"
0#"
18"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#43
1|
11"
0{
02"
0%"
1""
08"
17"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#44
0j"
0i"
0X"
0q"
0W"
0f"
0v"
0D"
0]"
0e"
1"+
0C"
0R"
0b"
1~*
0d
0I"
0Q"
0{*
b1010 7$
b1010 h*
b1010 v*
1z*
b111 u*
1h
b1111100101 @
05"
0>"
0N"
1x
0*"
b0 q
0:"
b110011 3
b110011 q+
00"
0b
0="
1w*
1w
0z
1f
0)"
b1 l
0/"
1c
1;"
b111 n*
b111 s*
1j*
0."
1~
0y
0g
0'"
b100 "
b100 /
b100 |#
b100 p+
13"
0-"
0}
b1110 .
b1110 <
b1110 o
b1110 "$
04"
1$"
0""
19"
07"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#46
1{
0|
0$"
1#"
09"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#47
1j"
1i"
1X"
1q"
1W"
1f"
1v"
1D"
1]"
1e"
1C"
1R"
1b"
10"
1I"
1Q"
1/"
1>"
1N"
b1011011 3
b1011011 q+
0h
b1111100100 @
15"
1="
1*"
b1111 q
1:"
1z
0f
1)"
b11111 l
1y
1g
1'"
b101 "
b101 /
b101 |#
b101 p+
0x
1}
b1111 .
b1111 <
b1111 o
b1111 "$
0w
0~
1%"
0#"
19"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#49
1|
12"
1F"
1Z"
1m"
0{
01"
0E"
0Y"
0n"
0%"
1""
09"
16"
0M"
1J"
0a"
1^"
0t"
1s"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#50
b110000 4
b110000 s+
1(+
b1 #
b1 0
b1 }#
b1 r+
1m*
1++
1})
0*+
0&+
1y)
0'+
0#+
1d)
1x*
1}*
0%+
0l*
1p(
b11 o*
b11 t*
1r*
0!+
0x)
0q*
0~"
1l(
1"+
0p*
0|*
0h)
0t)
0}"
1[(
b1011111 3
b1011111 q+
0~*
0k*
0c)
0'#
1c'
b1 4$
b1 P'
b1 ^'
1h
05"
1d
0I"
1{*
b1011 7$
b1011 h*
b1011 v*
0z*
b0 u*
0]"
0s)
b100 6$
b100 `)
b100 n)
1\
0q"
0k(
b10 5$
b10 X(
b10 f(
1X
0z"
0,#
1x
0*"
0:"
0."
0>"
0N"
0B"
0`
b1111111011 @
0R"
0b"
0V"
0f"
b0 q
0v"
0l"
0V
0y"
1X'
1_'
1w
0z
1f
1'
1&
0=
0)"
0-"
00"
1b
0="
0w*
0A"
0D"
1^
0Q"
0o)
0U"
0X"
1Z
0e"
b1 l
1`(
0g(
0k"
1W
1w"
b1 V'
b1 ['
1R'
0j"
1~
0y
0g
0'"
b110 "
b110 /
b110 |#
b110 p+
14"
0/"
0c
0;"
b1000 n*
b1000 s*
0j*
1H"
0C"
0_
0O"
b100 f)
b100 k)
0b)
1\"
0W"
0[
0c"
b10 ^(
b10 c(
0Z(
1o"
0i"
0}
03"
0G"
0["
b10000 .
b10000 <
b10000 o
b10000 "$
0p"
1$"
0""
18"
06"
1L"
0J"
1`"
0^"
1u"
0s"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#52
1{
0|
0$"
1#"
08"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#53
1."
1-"
b1110000 3
b1110000 q+
0h
b1111111010 @
15"
1*"
b1 q
1:"
1z
0f
1)"
b11 l
1y
1g
1'"
b111 "
b111 /
b111 |#
b111 p+
0x
1}
b10001 .
b10001 <
b10001 o
b10001 "$
0w
0~
1%"
0#"
18"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#55
1|
11"
0{
02"
0%"
1""
08"
17"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#56
1'+
1%+
1!+
0B"
0"+
0A"
1~*
b1111111 3
b1111111 q+
0d
0I"
0{*
b1100 7$
b1100 h*
b1100 v*
1z*
b11 u*
1h
b1111111001 @
05"
0>"
0N"
1x
0*"
b0 q
0:"
00"
0b
0="
1p*
1w*
1w
0z
1f
0)"
b1 l
0/"
1c
1;"
b1001 n*
b1001 s*
1j*
0."
1~
0y
0g
0'"
b1000 "
b1000 /
b1000 |#
b1000 p+
13"
0-"
0}
b10010 .
b10010 <
b10010 o
b10010 "$
04"
1$"
0""
19"
07"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#58
1{
0|
0$"
1#"
09"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#59
1B"
1A"
10"
1I"
1/"
1>"
1N"
b1111011 3
b1111011 q+
0h
b1111111000 @
15"
1="
1*"
b11 q
1:"
1z
0f
1)"
b111 l
1y
1g
1'"
b1001 "
b1001 /
b1001 |#
b1001 p+
0x
1}
b10011 .
b10011 <
b10011 o
b10011 "$
0w
0~
1%"
0#"
19"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#61
1|
12"
1E"
0{
01"
0F"
0%"
1""
09"
16"
0L"
1K"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1u
1?
1,
19
#62
1?+
b1 +$
b1 ,+
b1 :+
b1101101 4
b1101101 s+
14+
1;+
b1 2+
b1 7+
1.+
0x*
0}*
1#*
b10 #
b10 0
b10 }#
b10 r+
0i*
b0 o*
b0 t*
0r*
0(+
1"*
0++
0m*
1|)
0*+
0})
0&+
1{)
1w)
0q*
0#+
0'+
1v)
0l*
0%+
1r)
b111 m)
0x)
0!+
0V"
0|*
1>
0%
0"+
0U"
1p)
1u)
0k*
b1111110 3
b1111110 q+
0~*
0]"
b11 g)
b11 l)
1j)
0s)
b1000 6$
b1000 `)
b1000 n)
1h
05"
1d
0I"
0{*
b0 7$
b0 h*
b0 v*
0z*
b0 u*
1`
b1111111111 @
0R"
0b"
1i)
1x
0*"
0:"
0."
0>"
b0 q
0N"
0D"
0^
0Q"
1h)
1o)
1w
0z
1f
0)"
0-"
00"
1b
0="
b1 l
0p*
0w*
0C"
1_
1O"
b101 f)
b101 k)
1b)
0B"
1~
0y
0g
0'"
b0 "
b0 /
b0 |#
b0 p+
14"
0/"
0c
0;"
b0 n*
b0 s*
0j*
1G"
0A"
0}
03"
b10100 .
b10100 <
b10100 o
b10100 "$
0H"
1$"
0""
18"
06"
1M"
0K"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0u
0?
0,
09
#64
1,
19
#65
0,
09
#67
1,
19
#68
0,
09
#70
1,
19
#71
0,
09
#73
1,
19
#74
0,
09
#75
1(
0+
#76
1F"
0E"
11"
1J"
02"
1D"
17"
1C"
1."
1I"
1-"
1>"
1P"
15"
1?"
1*"
b11 q
1<"
1+"
b11z m
1{
1("
0|
1p
0&"
0$"
1#"
08"
0M"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
0s
b0 l
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#77
1%+
b110000 4
b110000 s+
0?+
b0 +$
b0 ,+
b0 :+
1!+
b1 #
b1 0
b1 }#
b1 r+
04+
0;+
1~*
1++
b0 2+
b0 7+
0.+
1z*
b11 u*
0#*
1(+
0"*
1x*
1}*
1'+
1m*
0|)
b11 o*
b11 t*
1r*
1})
0l"
0"+
0q*
0#+
0{)
0k"
0>
1%
0l*
0w)
b1111011 3
b1111011 q+
0V"
0q"
0|*
0x)
0h
0d
0{*
b1100 7$
b1100 h*
b1100 v*
0U"
0f"
0x"
0p)
0u)
0k*
0v)
0]"
0g"
b0 g)
b0 l)
0j)
0s)
b100 6$
b100 `)
b100 n)
0r)
b0 m)
05"
1z
0f
0I"
00"
0b
1p*
1w*
0R"
0d"
0B"
0`
b1111111000 @
0i)
0*"
0<"
1y
1g
1'"
b1001 "
b1001 /
b1001 |#
b1001 p+
0x
0>"
b0 q
0P"
0/"
1c
1;"
b1001 n*
b1001 s*
1j*
0."
0S"
0A"
0D"
1^
0h)
0o)
0+"
1}
0w
0?"
b0z m
13"
0-"
1H"
0C"
0_
0O"
b100 f)
b100 k)
0b)
0~
04"
0G"
b10011 .
b10011 <
b10011 o
b10011 "$
1%"
0#"
19"
07"
1L"
0J"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#79
1|
0{
0%"
1""
09"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#80
10"
1/"
b1111111 3
b1111111 q+
15"
1h
b1111111001 @
1*"
b1 q
1<"
1x
1+"
b1z m
1w
0z
1f
1~
0y
0g
0'"
b1000 "
b1000 /
b1000 |#
b1000 p+
0}
b10010 .
b10010 <
b10010 o
b10010 "$
1$"
0""
19"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#82
1{
12"
0|
01"
0$"
1#"
09"
16"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#83
0l"
0k"
0'+
0V"
0q"
0%+
0U"
0f"
0x"
0!+
b1110000 3
b1110000 q+
0B"
0]"
0g"
1"+
0h
0A"
0R"
0d"
0~*
0I"
0S"
1d
b1111111010 @
1{*
b1011 7$
b1011 h*
b1011 v*
0z*
b0 u*
05"
1z
0f
0>"
0P"
0."
0*"
b0 q
0<"
1y
1g
1'"
b111 "
b111 /
b111 |#
b111 p+
0x
0?"
0-"
00"
1b
0p*
0w*
0+"
b0z m
1}
0w
14"
0/"
0c
0;"
b1000 n*
b1000 s*
0j*
0~
03"
b10001 .
b10001 <
b10001 o
b10001 "$
1%"
0#"
18"
06"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#85
1|
0{
0%"
1""
08"
0L"
0`"
0u"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#86
1l"
1k"
1V"
1q"
1U"
1f"
1x"
1B"
1]"
1g"
1A"
1R"
1d"
1."
1I"
1S"
1-"
1>"
1P"
b1011111 3
b1011111 q+
15"
1?"
1h
b1111111011 @
1*"
b1111 q
1<"
1x
1+"
b1111z m
1w
0z
1f
1~
0y
0g
0'"
b110 "
b110 /
b110 |#
b110 p+
0}
b10000 .
b10000 <
b10000 o
b10000 "$
1$"
0""
18"
1L"
1`"
1u"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#88
1{
11"
1E"
1Y"
1n"
0|
02"
0F"
0Z"
0m"
0$"
1#"
08"
17"
0L"
1K"
0`"
1_"
0u"
1r"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#89
b110000 4
b110000 s+
0i*
0?+
b0 +$
b0 ,+
b0 :+
1*+
1&+
b1 #
b1 0
b1 }#
b1 r+
04+
0;+
1++
b0 2+
b0 7+
0.+
0p#
1x*
1}*
0#*
0o#
1q*
1#+
b11 o*
b11 t*
1r*
0(+
0"*
0\#
0w#
1l*
0m*
0|)
0[#
0l#
0'+
1x)
0})
0H#
0c#
0m#
0y)
1%+
0v)
0{)
0G#
0X#
0j#
0d)
1!+
0r)
0w)
b0 m)
04#
0O#
0Y#
0p(
1"+
1|*
1t)
03#
0D#
0V#
b1011011 3
b1011011 q+
1~*
0p)
0u)
1k*
1c)
0~"
0;#
0E#
0l(
0h
0d
0{*
b1010 7$
b1010 h*
b1010 v*
1z*
b111 u*
b0 g)
b0 l)
0j)
1s)
b11 6$
b11 `)
b11 n)
0\
1k(
b1 5$
b1 X(
b1 f(
0}"
00#
0B#
0[(
1`
0i)
0'#
01#
0c'
b0 4$
b0 P'
b0 ^'
05"
1z
0f
0I"
00"
0b
1p*
1w*
0]"
0D"
0^
1h)
1o)
0q"
0X"
0Z
1g(
0z"
0.#
0j"
0X
b1111100100 @
0*"
0<"
1y
1g
1'"
b101 "
b101 /
b101 |#
b101 p+
0x
0>"
0P"
0/"
1c
1;"
b111 n*
b111 s*
1j*
0."
0R"
0d"
0C"
1_
1O"
b11 f)
b11 k)
1b)
0B"
0f"
b0 q
0x"
0W"
1[
1c"
b1 ^(
b1 c(
1Z(
0V"
0{"
0i"
0l"
1V
0X'
0_'
0+"
1}
0w
0?"
13"
0-"
0S"
1G"
0A"
0g"
b0z m
1["
0U"
1p"
0k"
0W
0w"
b0 V'
b0 ['
0R'
0~
04"
0H"
0\"
0o"
b1111 .
b1111 <
b1111 o
b1111 "$
1%"
0#"
19"
07"
1M"
0K"
1a"
0_"
1t"
0r"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#91
1|
0{
0%"
1""
09"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#92
10"
1/"
b110011 3
b110011 q+
15"
1h
b1111100101 @
1*"
b1 q
1<"
1x
1+"
b1z m
1w
0z
1f
1~
0y
0g
0'"
b100 "
b100 /
b100 |#
b100 p+
0}
b1110 .
b1110 <
b1110 o
b1110 "$
1$"
0""
19"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#94
1{
12"
0|
01"
0$"
1#"
09"
16"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#95
b1111001 3
b1111001 q+
0D"
0"+
0h
0C"
0~*
0I"
1d
b1111100110 @
1{*
b1001 7$
b1001 h*
b1001 v*
0z*
b110 u*
05"
1z
0f
0>"
0P"
0."
0*"
b0 q
0<"
1y
1g
1'"
b11 "
b11 /
b11 |#
b11 p+
0x
0?"
0-"
00"
1b
0w*
0+"
b0z m
1}
0w
14"
0/"
0c
0;"
b110 n*
b110 s*
0j*
0~
03"
b1101 .
b1101 <
b1101 o
b1101 "$
1%"
0#"
18"
06"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#97
1|
0{
0%"
1""
08"
0M"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#98
1D"
1C"
1."
1I"
1-"
1>"
1P"
15"
1?"
1h
b1111100111 @
1*"
b11 q
1<"
1x
b1101101 3
b1101101 q+
1+"
b11z m
1w
0z
1f
1~
0y
0g
0'"
b10 "
b10 /
b10 |#
b10 p+
0}
b1100 .
b1100 <
b1100 o
b1100 "$
1$"
0""
18"
1M"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#100
1{
11"
1F"
0|
02"
0E"
0$"
1#"
08"
17"
0M"
1J"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#101
1~*
0X"
0|*
0h
0d
0{*
b1000 7$
b1000 h*
b1000 v*
1z*
b111 u*
0W"
0k*
b110000 3
b110000 q+
0]"
0s)
b10 6$
b10 `)
b10 n)
05"
1z
0f
0I"
00"
0b
1w*
0R"
0d"
0B"
0`
b1111100000 @
0*"
0<"
1y
1g
1'"
b1 "
b1 /
b1 |#
b1 p+
0x
0>"
b0 q
0P"
0/"
1c
1;"
b101 n*
b101 s*
1j*
0."
0S"
0A"
0D"
1^
0o)
0+"
1}
0w
0?"
b0z m
13"
0-"
1H"
0C"
0_
0O"
b10 f)
b10 k)
0b)
0~
04"
0G"
b1011 .
b1011 <
b1011 o
b1011 "$
1%"
0#"
19"
07"
1L"
0J"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#103
1|
0{
0%"
1""
09"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#104
10"
1/"
b1111110 3
b1111110 q+
15"
1h
b1111100001 @
1*"
b1 q
1<"
1x
1+"
b1z m
1w
0z
1f
1~
0y
0g
0'"
b0 "
b0 /
b0 |#
b0 p+
0}
b1010 .
b1010 <
b1010 o
b1010 "$
1$"
0""
19"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#106
1{
12"
0|
01"
0$"
1#"
09"
16"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#107
b1111110 4
b1111110 s+
b0 #
b0 0
b0 }#
b0 r+
0++
0*+
0&+
1'+
0X"
0%+
0W"
0!+
b1111011 3
b1111011 q+
0B"
0]"
0"+
0h
0A"
0R"
0d"
0x*
0}*
0~*
0I"
0S"
1d
b1111100010 @
b0 o*
b0 t*
0r*
0{*
b100 7$
b100 h*
b100 v*
0z*
b0 u*
05"
1z
0f
0>"
0P"
0."
0q*
0*"
b0 q
0<"
1y
1g
1'"
b1001 "
b1001 /
b1001 |#
b1001 p+
0x
0?"
0-"
00"
1b
0p*
0w*
0+"
b0z m
1}
0w
14"
0/"
0c
0;"
b100 n*
b100 s*
0j*
0~
03"
b1001 .
b1001 <
b1001 o
b1001 "$
1%"
0#"
18"
06"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#109
1|
0{
0%"
1""
08"
0L"
0a"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#110
1X"
1W"
1B"
1]"
1A"
1R"
1d"
1."
1I"
1S"
1-"
1>"
1P"
b1111111 3
b1111111 q+
15"
1?"
1h
b1111100011 @
1*"
b111 q
1<"
1x
1+"
b111z m
1w
0z
1f
1~
0y
0g
0'"
b1000 "
b1000 /
b1000 |#
b1000 p+
0}
b1000 .
b1000 <
b1000 o
b1000 "$
1$"
0""
18"
1L"
1a"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#112
1{
11"
1E"
1Z"
0|
02"
0F"
0Y"
0$"
1#"
08"
17"
0L"
1K"
0a"
1^"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#113
b1111110 4
b1111110 s+
0p#
0o#
b0 #
b0 0
b0 }#
b0 r+
0\#
0w#
0++
0[#
0l#
0*+
0H#
0c#
0m#
0&+
0G#
0X#
0j#
1"+
0'+
04#
0O#
0Y#
0#+
0~*
0%+
03#
0D#
0V#
0l*
0z*
0!+
b0 u*
0~"
0;#
0E#
0x)
1|*
0}"
00#
0B#
b1110000 3
b1110000 q+
0x*
0}*
1k*
0j"
0'#
01#
0t)
0h
0d
b0 o*
b0 t*
0r*
1{*
b11 7$
b11 h*
b11 v*
1s)
b1 6$
b1 `)
b1 n)
0i"
0z"
0.#
0c)
0q*
1`
0q"
0{"
1\
b1111101100 @
0k(
b0 5$
b0 X(
b0 f(
05"
1z
0f
0I"
00"
0b
1p*
1w*
0]"
0D"
0^
1o)
0f"
0x"
0V"
0*"
0<"
1y
1g
1'"
b111 "
b111 /
b111 |#
b111 p+
0x
0>"
0P"
0/"
1c
1;"
b11 n*
b11 s*
1j*
0."
0R"
b0 q
0d"
0C"
1_
1O"
b1 f)
b1 k)
1b)
0B"
0g"
0U"
0X"
1Z
0`(
0g(
0+"
1}
0w
0?"
13"
0-"
0S"
b0z m
1G"
0A"
1\"
0W"
0[
0c"
b0 ^(
b0 c(
0Z(
0~
04"
0H"
0["
b111 .
b111 <
b111 o
b111 "$
1%"
0#"
19"
07"
1M"
0K"
1`"
0^"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#115
1|
0{
0%"
1""
09"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#116
10"
1/"
b1011111 3
b1011111 q+
15"
1h
b1111101101 @
1*"
b1 q
1<"
1x
1+"
b1z m
1w
0z
1f
1~
0y
0g
0'"
b110 "
b110 /
b110 |#
b110 p+
0}
b110 .
b110 <
b110 o
b110 "$
1$"
0""
19"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#118
1{
12"
0|
01"
0$"
1#"
09"
16"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#119
b1011011 3
b1011011 q+
0D"
0h
0C"
0I"
1d
b1111101110 @
0{*
b10 7$
b10 h*
b10 v*
05"
1z
0f
0>"
0P"
0."
0*"
b0 q
0<"
1y
1g
1'"
b101 "
b101 /
b101 |#
b101 p+
0x
0?"
0-"
00"
1b
0w*
0+"
b0z m
1}
0w
14"
0/"
0c
0;"
b10 n*
b10 s*
0j*
0~
03"
b101 .
b101 <
b101 o
b101 "$
1%"
0#"
18"
06"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#121
1|
0{
0%"
1""
08"
0M"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#122
1D"
1C"
1."
1I"
1-"
1>"
1P"
b110011 3
b110011 q+
15"
1?"
1h
b1111101111 @
1*"
b11 q
1<"
1x
1+"
b11z m
1w
0z
1f
1~
0y
0g
0'"
b100 "
b100 /
b100 |#
b100 p+
0}
b100 .
b100 <
b100 o
b100 "$
1$"
0""
18"
1M"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#124
1{
11"
1F"
0|
02"
0E"
0$"
1#"
08"
17"
0M"
1J"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#125
0p#
0o#
0\#
0w#
0[#
0l#
0H#
0c#
0m#
0G#
0X#
0j#
04#
0O#
0Y#
03#
0D#
0V#
0~"
0;#
0E#
0}"
00#
0B#
0j"
0'#
01#
0"+
0i"
0z"
0.#
b1111001 3
b1111001 q+
0V"
0q"
0{"
0|*
0h
0d
1{*
b1 7$
b1 h*
b1 v*
0U"
0f"
0x"
0k*
0]"
0g"
0s)
b0 6$
b0 `)
b0 n)
05"
1z
0f
0I"
00"
0b
1w*
0R"
0d"
0B"
0`
b1111101000 @
0*"
0<"
1y
1g
1'"
b11 "
b11 /
b11 |#
b11 p+
0x
0>"
b0 q
0P"
0/"
1c
1;"
b1 n*
b1 s*
1j*
0."
0S"
0A"
0D"
1^
0h)
0o)
0+"
1}
0w
0?"
b0z m
13"
0-"
1H"
0C"
0_
0O"
b0 f)
b0 k)
0b)
0~
04"
0G"
b11 .
b11 <
b11 o
b11 "$
1%"
0#"
19"
07"
1L"
0J"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#127
1|
0{
0%"
1""
09"
0L"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#128
10"
1/"
15"
1h
b1111101001 @
1*"
b1 q
1<"
1x
b1101101 3
b1101101 q+
1+"
b1z m
1w
0z
1f
1~
0y
0g
0'"
b10 "
b10 /
b10 |#
b10 p+
0}
b10 .
b10 <
b10 o
b10 "$
1$"
0""
19"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#130
1{
12"
0|
01"
0$"
1#"
09"
16"
0L"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#131
0p#
0o#
0\#
0w#
0[#
0l#
0H#
0c#
0m#
0G#
0X#
0j#
04#
0O#
0Y#
03#
0D#
0V#
0~"
0;#
0E#
0}"
00#
0B#
0j"
0'#
01#
0i"
0z"
0.#
0V"
0q"
0{"
0U"
0f"
0x"
0B"
0]"
0g"
0h
0A"
0R"
0d"
b110000 3
b110000 q+
0I"
0S"
1d
b1111101010 @
0{*
b0 7$
b0 h*
b0 v*
05"
1z
0f
0>"
0P"
0."
0*"
b0 q
0<"
1y
1g
1'"
b1 "
b1 /
b1 |#
b1 p+
0x
0?"
0-"
00"
1b
0p*
0w*
0+"
b0z m
1}
0w
14"
0/"
0c
0;"
b0 n*
b0 s*
0j*
0~
03"
b1 .
b1 <
b1 o
b1 "$
1%"
0#"
18"
06"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#133
1|
0{
0%"
1""
08"
0L"
0`"
0t"
0*#
0>#
0R#
0f#
0z#
1n
0v
0,"
0@"
0T"
0h"
0|"
02#
0F#
0Z#
0n#
1t
1;
1)
17
#134
1p#
1o#
1\#
1w#
1[#
1l#
1H#
1c#
1m#
1G#
1X#
1j#
14#
1O#
1Y#
13#
1D#
1V#
1~"
1;#
1E#
1}"
10#
1B#
1j"
1'#
11#
1i"
1z"
1.#
1V"
1q"
1{"
1U"
1f"
1x"
1B"
1]"
1g"
1A"
1R"
1d"
1."
1I"
1S"
1-"
1>"
1P"
b1111110 3
b1111110 q+
15"
1?"
1h
b1111101011 @
1*"
b111111111 q
1<"
1x
1+"
b111111111z m
1w
0z
1f
0'
0&
1=
1~
0y
0g
0'"
b0 "
b0 /
b0 |#
b0 p+
0}
b0 .
b0 <
b0 o
b0 "$
1$"
0""
18"
1L"
1`"
1t"
1*#
1>#
1R#
1f#
1z#
0n
1v
1,"
1@"
1T"
1h"
1|"
12#
1F#
1Z#
1n#
0t
0;
0)
07
#135
