## VHDL Design for a Dual Priority Encoder.
Just like a Priority Encoder, this design outputs the encoded position of the MSB '1' and in addition also outputs the position of the second MSB '1'.
### Behavioral Simulation Results
- Input Signal: 12-bit 'req' signal
![Input_sig](./Sim_SS/inp_req.PNG)
- Output: First Priority Encoding: 4-bit 'first' signal
![out1_sig](./Sim_SS/out_first.PNG)
- Output: Second Priority Encoding: 4-Bit 'second' signal
![out2_sig](./Sim_SS/out_second.PNG)
