#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5cce22ca9a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5cce22ca9700 .scope module, "osiris_i_tb" "osiris_i_tb" 3 3;
 .timescale -9 -12;
P_0x5cce22e08da0 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x5cce22e08de0 .param/real "BAUD_RATE" 0 3 18, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5cce22e08e20 .param/real "BIT_PERIOD" 1 3 27, Cr<m4000000000000000gfc2>; value=1.00000
P_0x5cce22e08e60 .param/real "CLK_PERIOD" 0 3 20, Cr<m6666666666666800gfbe>; value=0.100000
P_0x5cce22e08ea0 .param/real "CLOCK_FREQ" 0 3 19, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5cce22e08ee0 .param/l "CMD_READ" 1 3 23, C4<01110111>;
P_0x5cce22e08f20 .param/l "CMD_WRITE" 1 3 24, C4<10101010>;
P_0x5cce22e08f60 .param/l "DATA_MEM_ADDR_BITS" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x5cce22e08fa0 .param/l "DATA_MEM_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5cce22e08fe0 .param/l "DATA_MEM_WORDS" 1 3 12, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x5cce22e09020 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x5cce22e09060 .param/l "INST_MEM_ADDR_BITS" 1 3 13, +C4<00000000000000000000000000001010>;
P_0x5cce22e090a0 .param/l "INST_MEM_DEPTH" 1 3 43, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x5cce22e090e0 .param/l "INST_MEM_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x5cce22e09120 .param/l "INST_MEM_WORDS" 1 3 11, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x5cce22e09160 .param/l "STATE_IDLE" 1 3 35, C4<000>;
P_0x5cce22e091a0 .param/l "STATE_READ_ADDR" 1 3 36, C4<010>;
P_0x5cce22e091e0 .param/l "STATE_READ_DATA" 1 3 37, C4<011>;
P_0x5cce22e09220 .param/l "STATE_SEND_DATA" 1 3 40, C4<110>;
P_0x5cce22e09260 .param/l "STATE_WB_READ" 1 3 39, C4<101>;
P_0x5cce22e092a0 .param/l "STATE_WB_WRITE" 1 3 38, C4<100>;
P_0x5cce22e092e0 .param/l "WAIT_BETWEEN_STEPS" 1 3 31, +C4<00000000000000000000000011001000>;
P_0x5cce22e09320 .param/real "WAIT_BETWEEN_UART_SEND_BYTE" 1 3 29, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5cce22e09360 .param/l "WAIT_BETWEEN_UART_SEND_CMD" 1 3 30, +C4<00000000000000000000000000110010>;
v0x5cce22e4ee10_0 .var "clk", 0 0;
v0x5cce22e4eed0_0 .var "expected_data", 31 0;
v0x5cce22e4efb0_0 .var/i "i", 31 0;
v0x5cce22e4f0a0_0 .var "i_select_mem", 0 0;
v0x5cce22e4f170_0 .var "i_start_rx", 0 0;
v0x5cce22e4f260_0 .var "i_uart_rx", 0 0;
v0x5cce22e4f300_0 .var/i "it", 31 0;
v0x5cce22e4f3c0 .array "mem_prev", 15 0, 31 0;
v0x5cce22e4f480_0 .net "o_uart_tx", 0 0, v0x5cce22e47050_0;  1 drivers
v0x5cce22e4f5b0_0 .var "read_data", 31 0;
v0x5cce22e4f690_0 .var "rst", 0 0;
v0x5cce22e4f730_0 .var/i "step", 31 0;
v0x5cce22e4f810 .array "tb_mem", 1023 0, 31 0;
v0x5cce22e4f8d0_0 .var "test_address", 31 0;
v0x5cce22e4f9b0_0 .var "test_passed", 0 0;
v0x5cce22e3a620_15 .array/port v0x5cce22e3a620, 15;
v0x5cce22e3a620_14 .array/port v0x5cce22e3a620, 14;
v0x5cce22e3a620_12 .array/port v0x5cce22e3a620, 12;
v0x5cce22e3a620_11 .array/port v0x5cce22e3a620, 11;
E_0x5cce22b69330/0 .event edge, v0x5cce22e3a620_15, v0x5cce22e3a620_14, v0x5cce22e3a620_12, v0x5cce22e3a620_11;
v0x5cce22e3a620_10 .array/port v0x5cce22e3a620, 10;
v0x5cce22e3a620_9 .array/port v0x5cce22e3a620, 9;
v0x5cce22e3a620_8 .array/port v0x5cce22e3a620, 8;
v0x5cce22e3a620_7 .array/port v0x5cce22e3a620, 7;
E_0x5cce22b69330/1 .event edge, v0x5cce22e3a620_10, v0x5cce22e3a620_9, v0x5cce22e3a620_8, v0x5cce22e3a620_7;
v0x5cce22e3a620_6 .array/port v0x5cce22e3a620, 6;
v0x5cce22e3a620_5 .array/port v0x5cce22e3a620, 5;
v0x5cce22e3a620_4 .array/port v0x5cce22e3a620, 4;
v0x5cce22e3a620_3 .array/port v0x5cce22e3a620, 3;
E_0x5cce22b69330/2 .event edge, v0x5cce22e3a620_6, v0x5cce22e3a620_5, v0x5cce22e3a620_4, v0x5cce22e3a620_3;
v0x5cce22e3a620_2 .array/port v0x5cce22e3a620, 2;
v0x5cce22e3a620_1 .array/port v0x5cce22e3a620, 1;
v0x5cce22e3a620_0 .array/port v0x5cce22e3a620, 0;
E_0x5cce22b69330/3 .event edge, v0x5cce22e3a620_2, v0x5cce22e3a620_1, v0x5cce22e3a620_0;
E_0x5cce22b69330 .event/or E_0x5cce22b69330/0, E_0x5cce22b69330/1, E_0x5cce22b69330/2, E_0x5cce22b69330/3;
S_0x5cce22ba0230 .scope task, "compare_memory_data" "compare_memory_data" 3 471, 3 471 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22c3a250_0 .var "address", 31 0;
v0x5cce22c55fa0_0 .var "expected_value", 31 0;
v0x5cce22c53b30_0 .var "read_data", 31 0;
TD_osiris_i_tb.compare_memory_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22c55fa0_0, 0, 32;
    %delay 1000, 0;
    %ix/getv 4, v0x5cce22c3a250_0;
    %load/vec4a v0x5cce22e4f810, 4;
    %store/vec4 v0x5cce22c55fa0_0, 0, 32;
    %load/vec4 v0x5cce22e4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5cce22c3a250_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5cce22e4f810, 4;
    %store/vec4 v0x5cce22c55fa0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cce22c3a250_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5cce22e4f810, 4;
    %store/vec4 v0x5cce22c55fa0_0, 0, 32;
T_0.1 ;
    %load/vec4 v0x5cce22c53b30_0;
    %load/vec4 v0x5cce22c55fa0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 490 "$display", "ERROR: Memory Data Mismatch at address 0x%08X! Expected 0x%08X, Got 0x%08X", v0x5cce22c3a250_0, v0x5cce22c55fa0_0, v0x5cce22c53b30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f9b0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 495 "$display", "OK Data at address 0x%08X verified: 0x%08X", v0x5cce22c3a250_0, v0x5cce22c53b30_0 {0 0 0};
T_0.3 ;
    %end;
S_0x5cce22ca9bb0 .scope module, "dut" "osiris_i" 3 94, 4 1 0, S_0x5cce22ca9700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /INPUT 1 "i_select_mem";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x5cce22c8d750 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x5cce22c8d790 .param/real "BAUD_RATE" 0 4 6, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5cce22c8d7d0 .param/real "CLOCK_FREQ" 0 4 7, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5cce22c8d810 .param/l "CMD_READ" 0 4 8, C4<01110111>;
P_0x5cce22c8d850 .param/l "CMD_WRITE" 0 4 9, C4<10101010>;
P_0x5cce22c8d890 .param/l "DATA_MEM_SIZE" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5cce22c8d8d0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5cce22c8d910 .param/l "INST_MEM_SIZE" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x72e9f8738100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e750c0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738100, C4<0>, C4<0>;
L_0x5cce22e75180 .functor AND 1, L_0x5cce22e750c0, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x5cce22e75600 .functor BUFZ 32, v0x5cce22e483a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x72e9f8738148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e75710 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738148, C4<0>, C4<0>;
L_0x5cce22e757d0 .functor AND 1, L_0x5cce22e75710, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f87381d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e75a70 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f87381d8, C4<0>, C4<0>;
L_0x5cce22e75b20 .functor AND 1, L_0x5cce22e75a70, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f8738268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e75db0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738268, C4<0>, C4<0>;
L_0x5cce22e75ec0 .functor AND 1, L_0x5cce22e75db0, v0x5cce22e48220_0, C4<1>, C4<1>;
L_0x5cce22e76160 .functor BUFZ 32, L_0x5cce22e88520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x72e9f87382f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e762c0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f87382f8, C4<0>, C4<0>;
L_0x5cce22e76330 .functor AND 1, L_0x5cce22e762c0, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f8738340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e76810 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738340, C4<0>, C4<0>;
L_0x5cce22e768d0 .functor AND 1, L_0x5cce22e76810, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f8738388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e763f0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738388, C4<0>, C4<0>;
L_0x5cce22e76bf0 .functor AND 1, L_0x5cce22e763f0, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f87383d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e76e80 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f87383d0, C4<0>, C4<0>;
L_0x5cce22e76ef0 .functor AND 1, L_0x5cce22e76e80, v0x5cce22e48480_0, C4<1>, C4<1>;
L_0x72e9f8738460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e77a60 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738460, C4<0>, C4<0>;
L_0x5cce22e77b20 .functor AND 1, L_0x5cce22e77a60, v0x5cce22e48220_0, C4<1>, C4<1>;
L_0x5cce22e77d30 .functor BUFZ 32, L_0x5cce22e88a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x72e9f87384f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e77da0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f87384f0, C4<0>, C4<0>;
L_0x72e9f8738658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e88bf0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f8738658, C4<0>, C4<0>;
L_0x72e9f87386a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e88cb0 .functor XNOR 1, v0x5cce22e4f0a0_0, L_0x72e9f87386a0, C4<0>, C4<0>;
v0x5cce22e487f0_0 .net/2u *"_ivl_0", 0 0, L_0x72e9f8738100;  1 drivers
v0x5cce22e488f0_0 .net/2u *"_ivl_102", 0 0, L_0x72e9f8738658;  1 drivers
v0x5cce22e489d0_0 .net *"_ivl_104", 0 0, L_0x5cce22e88bf0;  1 drivers
v0x5cce22e48aa0_0 .net/2u *"_ivl_106", 0 0, L_0x72e9f87386a0;  1 drivers
v0x5cce22e48b80_0 .net *"_ivl_108", 0 0, L_0x5cce22e88cb0;  1 drivers
L_0x72e9f87386e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cce22e48c40_0 .net/2u *"_ivl_110", 31 0, L_0x72e9f87386e8;  1 drivers
v0x5cce22e48d20_0 .net *"_ivl_112", 31 0, L_0x5cce22e88e40;  1 drivers
v0x5cce22e48e00_0 .net/2u *"_ivl_14", 0 0, L_0x72e9f8738148;  1 drivers
v0x5cce22e48ee0_0 .net *"_ivl_16", 0 0, L_0x5cce22e75710;  1 drivers
v0x5cce22e48fa0_0 .net *"_ivl_19", 0 0, L_0x5cce22e757d0;  1 drivers
v0x5cce22e49060_0 .net *"_ivl_2", 0 0, L_0x5cce22e750c0;  1 drivers
L_0x72e9f8738190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22e49120_0 .net/2u *"_ivl_20", 0 0, L_0x72e9f8738190;  1 drivers
v0x5cce22e49200_0 .net/2u *"_ivl_24", 0 0, L_0x72e9f87381d8;  1 drivers
v0x5cce22e492e0_0 .net *"_ivl_26", 0 0, L_0x5cce22e75a70;  1 drivers
v0x5cce22e493a0_0 .net *"_ivl_29", 0 0, L_0x5cce22e75b20;  1 drivers
L_0x72e9f8738220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22e49460_0 .net/2u *"_ivl_30", 0 0, L_0x72e9f8738220;  1 drivers
v0x5cce22e49540_0 .net/2u *"_ivl_34", 0 0, L_0x72e9f8738268;  1 drivers
v0x5cce22e49730_0 .net *"_ivl_36", 0 0, L_0x5cce22e75db0;  1 drivers
v0x5cce22e497f0_0 .net *"_ivl_39", 0 0, L_0x5cce22e75ec0;  1 drivers
L_0x72e9f87382b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22e498b0_0 .net/2u *"_ivl_40", 0 0, L_0x72e9f87382b0;  1 drivers
v0x5cce22e49990_0 .net/2u *"_ivl_46", 0 0, L_0x72e9f87382f8;  1 drivers
v0x5cce22e49a70_0 .net *"_ivl_48", 0 0, L_0x5cce22e762c0;  1 drivers
v0x5cce22e49b30_0 .net *"_ivl_5", 0 0, L_0x5cce22e75180;  1 drivers
v0x5cce22e49bf0_0 .net *"_ivl_51", 0 0, L_0x5cce22e76330;  1 drivers
v0x5cce22e49cb0_0 .net *"_ivl_53", 9 0, L_0x5cce22e76460;  1 drivers
v0x5cce22e49d90_0 .net *"_ivl_55", 9 0, L_0x5cce22e76500;  1 drivers
v0x5cce22e49e70_0 .net/2u *"_ivl_58", 0 0, L_0x72e9f8738340;  1 drivers
v0x5cce22e49f50_0 .net *"_ivl_60", 0 0, L_0x5cce22e76810;  1 drivers
v0x5cce22e4a010_0 .net *"_ivl_63", 0 0, L_0x5cce22e768d0;  1 drivers
v0x5cce22e4a0d0_0 .net/2u *"_ivl_66", 0 0, L_0x72e9f8738388;  1 drivers
v0x5cce22e4a1b0_0 .net *"_ivl_68", 0 0, L_0x5cce22e763f0;  1 drivers
v0x5cce22e4a270_0 .net *"_ivl_7", 9 0, L_0x5cce22e75290;  1 drivers
v0x5cce22e4a350_0 .net *"_ivl_71", 0 0, L_0x5cce22e76bf0;  1 drivers
v0x5cce22e4a410_0 .net/2u *"_ivl_74", 0 0, L_0x72e9f87383d0;  1 drivers
v0x5cce22e4a4f0_0 .net *"_ivl_76", 0 0, L_0x5cce22e76e80;  1 drivers
v0x5cce22e4a5b0_0 .net *"_ivl_79", 0 0, L_0x5cce22e76ef0;  1 drivers
L_0x72e9f8738418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22e4a670_0 .net/2u *"_ivl_80", 0 0, L_0x72e9f8738418;  1 drivers
v0x5cce22e4a750_0 .net/2u *"_ivl_84", 0 0, L_0x72e9f8738460;  1 drivers
v0x5cce22e4a830_0 .net *"_ivl_86", 0 0, L_0x5cce22e77a60;  1 drivers
v0x5cce22e4a8f0_0 .net *"_ivl_89", 0 0, L_0x5cce22e77b20;  1 drivers
v0x5cce22e4a9b0_0 .net *"_ivl_9", 9 0, L_0x5cce22e75380;  1 drivers
L_0x72e9f87384a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22e4aa90_0 .net/2u *"_ivl_90", 0 0, L_0x72e9f87384a8;  1 drivers
v0x5cce22e4ab70_0 .net/2u *"_ivl_96", 0 0, L_0x72e9f87384f0;  1 drivers
v0x5cce22e4ac50_0 .net *"_ivl_98", 0 0, L_0x5cce22e77da0;  1 drivers
v0x5cce22e4ad10_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  1 drivers
v0x5cce22e4adb0_0 .net "core_data_addr_M", 31 0, L_0x5cce22e74550;  1 drivers
v0x5cce22e4ae70_0 .net "core_instr_ID", 31 0, L_0x5cce22e76160;  1 drivers
v0x5cce22e4af30_0 .net "core_mem_write_M", 0 0, L_0x5cce22e74630;  1 drivers
v0x5cce22e4b020_0 .net "core_pc_IF", 31 0, v0x5cce22e314e0_0;  1 drivers
v0x5cce22e4b0e0_0 .net "core_read_data_M", 31 0, L_0x5cce22e77d30;  1 drivers
v0x5cce22e4b1a0_0 .net "core_write_data_M", 31 0, L_0x5cce22e745c0;  1 drivers
v0x5cce22e4b2b0_0 .net "data_mem_ack_o", 0 0, v0x5cce22e39290_0;  1 drivers
v0x5cce22e4b350_0 .net "data_mem_adr_i", 9 0, L_0x5cce22e76680;  1 drivers
v0x5cce22e4b3f0_0 .net "data_mem_cyc_i", 0 0, L_0x5cce22e76fb0;  1 drivers
v0x5cce22e4b490_0 .net "data_mem_dat_i", 31 0, L_0x5cce22e76a10;  1 drivers
v0x5cce22e4b530_0 .net "data_mem_dat_o", 31 0, L_0x5cce22e88a60;  1 drivers
v0x5cce22e4b600_0 .net "data_mem_stb_i", 0 0, L_0x5cce22e77860;  1 drivers
v0x5cce22e4b6d0_0 .net "data_mem_we_i", 0 0, L_0x5cce22e76d40;  1 drivers
v0x5cce22e4b7a0_0 .net "i_select_mem", 0 0, v0x5cce22e4f0a0_0;  1 drivers
v0x5cce22e4b840_0 .net "i_start_rx", 0 0, v0x5cce22e4f170_0;  1 drivers
v0x5cce22e4b930_0 .net "i_uart_rx", 0 0, v0x5cce22e4f260_0;  1 drivers
v0x5cce22e4ba20_0 .net "inst_mem_ack_o", 0 0, v0x5cce22e44630_0;  1 drivers
v0x5cce22e4bac0_0 .net "inst_mem_adr_i", 9 0, L_0x5cce22e75420;  1 drivers
v0x5cce22e4bb60_0 .net "inst_mem_cyc_i", 0 0, L_0x5cce22e75fd0;  1 drivers
v0x5cce22e4bc30_0 .net "inst_mem_dat_i", 31 0, L_0x5cce22e75600;  1 drivers
v0x5cce22e4c110_0 .net "inst_mem_dat_o", 31 0, L_0x5cce22e88520;  1 drivers
v0x5cce22e4c1e0_0 .net "inst_mem_stb_i", 0 0, L_0x5cce22e75c70;  1 drivers
v0x5cce22e4c2b0_0 .net "inst_mem_we_i", 0 0, L_0x5cce22e75890;  1 drivers
v0x5cce22e4c380_0 .net "o_uart_tx", 0 0, v0x5cce22e47050_0;  alias, 1 drivers
v0x5cce22e4c470_0 .net "rst", 0 0, v0x5cce22e4f690_0;  1 drivers
v0x5cce22e4c510_0 .net "uart_wb_ack_i", 0 0, L_0x5cce22e77f20;  1 drivers
v0x5cce22e4c5b0_0 .net "uart_wb_adr_o", 31 0, v0x5cce22e48070_0;  1 drivers
v0x5cce22e4c680_0 .net "uart_wb_cyc_o", 0 0, v0x5cce22e48220_0;  1 drivers
v0x5cce22e4c750_0 .net "uart_wb_dat_i", 31 0, L_0x5cce22e89010;  1 drivers
v0x5cce22e4c820_0 .net "uart_wb_dat_o", 31 0, v0x5cce22e483a0_0;  1 drivers
v0x5cce22e4c8f0_0 .net "uart_wb_stb_o", 0 0, v0x5cce22e48480_0;  1 drivers
v0x5cce22e4c9c0_0 .net "uart_wb_we_o", 0 0, v0x5cce22e48540_0;  1 drivers
L_0x5cce22e75290 .part v0x5cce22e48070_0, 0, 10;
L_0x5cce22e75380 .part v0x5cce22e314e0_0, 0, 10;
L_0x5cce22e75420 .functor MUXZ 10, L_0x5cce22e75380, L_0x5cce22e75290, L_0x5cce22e75180, C4<>;
L_0x5cce22e75890 .functor MUXZ 1, L_0x72e9f8738190, v0x5cce22e48540_0, L_0x5cce22e757d0, C4<>;
L_0x5cce22e75c70 .functor MUXZ 1, L_0x72e9f8738220, v0x5cce22e48480_0, L_0x5cce22e75b20, C4<>;
L_0x5cce22e75fd0 .functor MUXZ 1, L_0x72e9f87382b0, v0x5cce22e48220_0, L_0x5cce22e75ec0, C4<>;
L_0x5cce22e76460 .part v0x5cce22e48070_0, 0, 10;
L_0x5cce22e76500 .part L_0x5cce22e74550, 0, 10;
L_0x5cce22e76680 .functor MUXZ 10, L_0x5cce22e76500, L_0x5cce22e76460, L_0x5cce22e76330, C4<>;
L_0x5cce22e76a10 .functor MUXZ 32, L_0x5cce22e745c0, v0x5cce22e483a0_0, L_0x5cce22e768d0, C4<>;
L_0x5cce22e76d40 .functor MUXZ 1, L_0x5cce22e74630, v0x5cce22e48540_0, L_0x5cce22e76bf0, C4<>;
L_0x5cce22e77860 .functor MUXZ 1, L_0x72e9f8738418, v0x5cce22e48480_0, L_0x5cce22e76ef0, C4<>;
L_0x5cce22e76fb0 .functor MUXZ 1, L_0x72e9f87384a8, v0x5cce22e48220_0, L_0x5cce22e77b20, C4<>;
L_0x5cce22e77f20 .functor MUXZ 1, v0x5cce22e44630_0, v0x5cce22e39290_0, L_0x5cce22e77da0, C4<>;
L_0x5cce22e88e40 .functor MUXZ 32, L_0x72e9f87386e8, L_0x5cce22e88520, L_0x5cce22e88cb0, C4<>;
L_0x5cce22e89010 .functor MUXZ 32, L_0x5cce22e88e40, L_0x5cce22e88a60, L_0x5cce22e88bf0, C4<>;
S_0x5cce22ca9890 .scope module, "U_CORE" "core" 4 71, 5 20 0, S_0x5cce22ca9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x5cce22c3adb0 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000100000>;
v0x5cce22e36d50_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e36e10_0 .net "i_instr_ID", 31 0, L_0x5cce22e76160;  alias, 1 drivers
v0x5cce22e36ed0_0 .net "i_pc_src_EX", 0 0, L_0x5cce22e5cd00;  1 drivers
v0x5cce22e36f70_0 .net "i_read_data_M", 31 0, L_0x5cce22e77d30;  alias, 1 drivers
v0x5cce22e37060_0 .net "o_addr_src_ID", 0 0, L_0x5cce22e56530;  1 drivers
v0x5cce22e37150_0 .net "o_alu_ctrl_ID", 4 0, L_0x5cce22e5c910;  1 drivers
v0x5cce22e372a0_0 .net "o_alu_src_ID", 0 0, L_0x5cce22e53200;  1 drivers
v0x5cce22e373d0_0 .net "o_branch_EX", 0 0, v0x5cce22c09ff0_0;  1 drivers
v0x5cce22e37470_0 .net "o_branch_ID", 0 0, L_0x5cce22e4fe70;  1 drivers
v0x5cce22e37630_0 .net "o_data_addr_M", 31 0, L_0x5cce22e74550;  alias, 1 drivers
v0x5cce22e376f0_0 .net "o_fence_ID", 0 0, L_0x5cce22e56d20;  1 drivers
v0x5cce22e37790_0 .net "o_funct3", 2 0, L_0x5cce22e5d060;  1 drivers
v0x5cce22e37830_0 .net "o_funct_7_5", 0 0, L_0x5cce22e5d100;  1 drivers
v0x5cce22e378d0_0 .net "o_imm_src_ID", 2 0, L_0x5cce22e54360;  1 drivers
v0x5cce22e37990_0 .net "o_jump_EX", 0 0, v0x5cce22c10830_0;  1 drivers
v0x5cce22e37a30_0 .net "o_jump_ID", 0 0, L_0x5cce22e4fba0;  1 drivers
v0x5cce22e37b60_0 .net "o_mem_write_ID", 0 0, L_0x5cce22e51990;  1 drivers
v0x5cce22e37c00_0 .net "o_mem_write_M", 0 0, L_0x5cce22e74630;  alias, 1 drivers
v0x5cce22e37ca0_0 .net "o_op", 4 0, L_0x5cce22e5cfc0;  1 drivers
v0x5cce22e37dd0_0 .net "o_pc_IF", 31 0, v0x5cce22e314e0_0;  alias, 1 drivers
v0x5cce22e37f20_0 .net "o_reg_write_ID", 0 0, L_0x5cce22e50fe0;  1 drivers
v0x5cce22e38050_0 .net "o_result_src_ID", 1 0, L_0x5cce22e51b20;  1 drivers
v0x5cce22e381a0_0 .net "o_write_data_M", 31 0, L_0x5cce22e745c0;  alias, 1 drivers
v0x5cce22e38260_0 .net "o_zero", 0 0, v0x5cce22e2e260_0;  1 drivers
v0x5cce22e38390_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
S_0x5cce22de60d0 .scope module, "U_CONTROL_UNIT" "control_unit" 5 76, 6 23 0, S_0x5cce22ca9890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x5cce22e5cc20 .functor AND 1, v0x5cce22e2e260_0, v0x5cce22c09ff0_0, C4<1>, C4<1>;
L_0x5cce22e5cc90 .functor OR 1, L_0x5cce22e5cc20, v0x5cce22c10830_0, C4<0>, C4<0>;
v0x5cce22db3eb0_0 .net *"_ivl_1", 0 0, L_0x5cce22e5cc20;  1 drivers
v0x5cce22db3f90_0 .net *"_ivl_3", 0 0, L_0x5cce22e5cc90;  1 drivers
L_0x72e9f8737fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22db1090_0 .net/2u *"_ivl_4", 0 0, L_0x72e9f8737fe0;  1 drivers
L_0x72e9f8738028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22db1180_0 .net/2u *"_ivl_6", 0 0, L_0x72e9f8738028;  1 drivers
v0x5cce22dae270_0 .net "alu_op", 1 0, L_0x5cce22e56110;  1 drivers
v0x5cce22dae380_0 .net "i_branch_EX", 0 0, v0x5cce22c09ff0_0;  alias, 1 drivers
v0x5cce22dab450_0 .net "i_funct_3", 2 0, L_0x5cce22e5d060;  alias, 1 drivers
v0x5cce22dab560_0 .net "i_funct_7_5", 0 0, L_0x5cce22e5d100;  alias, 1 drivers
v0x5cce22da8630_0 .net "i_jump_EX", 0 0, v0x5cce22c10830_0;  alias, 1 drivers
v0x5cce22da86f0_0 .net "i_op", 4 0, L_0x5cce22e5cfc0;  alias, 1 drivers
v0x5cce22da87b0_0 .net "i_pc_src_EX", 0 0, L_0x5cce22e5cd00;  alias, 1 drivers
v0x5cce22da5810_0 .net "i_zero", 0 0, v0x5cce22e2e260_0;  alias, 1 drivers
v0x5cce22da58d0_0 .net "o_addr_src_ID", 0 0, L_0x5cce22e56530;  alias, 1 drivers
v0x5cce22da5970_0 .net "o_alu_ctrl_ID", 4 0, L_0x5cce22e5c910;  alias, 1 drivers
v0x5cce22da29f0_0 .net "o_alu_src_ID", 0 0, L_0x5cce22e53200;  alias, 1 drivers
v0x5cce22da2a90_0 .net "o_branch_ID", 0 0, L_0x5cce22e4fe70;  alias, 1 drivers
v0x5cce22da2b30_0 .net "o_fence_ID", 0 0, L_0x5cce22e56d20;  alias, 1 drivers
v0x5cce22d9fb70_0 .net "o_imm_src_ID", 2 0, L_0x5cce22e54360;  alias, 1 drivers
v0x5cce22d9fc10_0 .net "o_jump_ID", 0 0, L_0x5cce22e4fba0;  alias, 1 drivers
v0x5cce22d9fce0_0 .net "o_mem_write_ID", 0 0, L_0x5cce22e51990;  alias, 1 drivers
v0x5cce22d9cd50_0 .net "o_reg_write_ID", 0 0, L_0x5cce22e50fe0;  alias, 1 drivers
v0x5cce22d9ce20_0 .net "o_result_src_ID", 1 0, L_0x5cce22e51b20;  alias, 1 drivers
L_0x5cce22e5cd00 .functor MUXZ 1, L_0x72e9f8738028, L_0x72e9f8737fe0, L_0x5cce22e5cc90, C4<>;
S_0x5cce22dc7990 .scope module, "U_ALU_DECODER" "alu_decoder" 6 92, 7 20 0, S_0x5cce22de60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 4 /NODIR 0 "";
L_0x5cce22e57250 .functor AND 1, L_0x5cce22e57070, L_0x5cce22e57160, C4<1>, C4<1>;
L_0x5cce22e57540 .functor AND 1, L_0x5cce22e57360, L_0x5cce22e57450, C4<1>, C4<1>;
L_0x5cce22e57830 .functor AND 1, L_0x5cce22e57650, L_0x5cce22e57740, C4<1>, C4<1>;
L_0x5cce22e57b70 .functor AND 1, L_0x5cce22e57940, L_0x5cce22e57a80, C4<1>, C4<1>;
L_0x5cce22e57ea0 .functor AND 1, L_0x5cce22e57cb0, L_0x5cce22e57e00, C4<1>, C4<1>;
L_0x72e9f87376e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e57fb0 .functor XNOR 1, L_0x5cce22e5d100, L_0x72e9f87376e0, C4<0>, C4<0>;
L_0x5cce22e580b0 .functor AND 1, L_0x5cce22e57ea0, L_0x5cce22e57fb0, C4<1>, C4<1>;
L_0x5cce22e58440 .functor AND 1, L_0x5cce22e581c0, L_0x5cce22e58320, C4<1>, C4<1>;
L_0x5cce22e582b0 .functor AND 1, L_0x5cce22e585a0, L_0x5cce22e58740, C4<1>, C4<1>;
L_0x5cce22e58b70 .functor AND 1, L_0x5cce22e588d0, L_0x5cce22e58a80, C4<1>, C4<1>;
L_0x72e9f87379b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e58ce0 .functor XNOR 1, L_0x5cce22e5d100, L_0x72e9f87379b0, C4<0>, C4<0>;
L_0x5cce22e58d50 .functor AND 1, L_0x5cce22e58b70, L_0x5cce22e58ce0, C4<1>, C4<1>;
L_0x5cce22e59180 .functor AND 1, L_0x5cce22e58ed0, L_0x5cce22e59090, C4<1>, C4<1>;
L_0x5cce22e594e0 .functor AND 1, L_0x5cce22e59290, L_0x5cce22e58ff0, C4<1>, C4<1>;
L_0x5cce22e58e60 .functor AND 1, L_0x5cce22e59670, L_0x5cce22e59850, C4<1>, C4<1>;
L_0x5cce22e59d20 .functor AND 1, L_0x5cce22e59a10, L_0x5cce22e59c00, C4<1>, C4<1>;
L_0x5cce22e5a1e0 .functor AND 1, L_0x5cce22e59ec0, L_0x5cce22e5a0c0, C4<1>, C4<1>;
L_0x5cce22e5a620 .functor AND 1, L_0x5cce22e5a2f0, L_0x5cce22e5a500, C4<1>, C4<1>;
L_0x72e9f8737260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cce22c5d980_0 .net/2u *"_ivl_0", 1 0, L_0x72e9f8737260;  1 drivers
L_0x72e9f8737338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5cce22c652b0_0 .net/2u *"_ivl_10", 2 0, L_0x72e9f8737338;  1 drivers
L_0x72e9f8737968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5cce22c655e0_0 .net/2u *"_ivl_100", 2 0, L_0x72e9f8737968;  1 drivers
v0x5cce22da02a0_0 .net *"_ivl_102", 0 0, L_0x5cce22e58a80;  1 drivers
v0x5cce22d9f3d0_0 .net *"_ivl_104", 0 0, L_0x5cce22e58b70;  1 drivers
v0x5cce22d9d450_0 .net/2u *"_ivl_106", 0 0, L_0x72e9f87379b0;  1 drivers
v0x5cce22d9c5b0_0 .net *"_ivl_108", 0 0, L_0x5cce22e58ce0;  1 drivers
v0x5cce22d9c670_0 .net *"_ivl_110", 0 0, L_0x5cce22e58d50;  1 drivers
L_0x72e9f87379f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x5cce22d9a630_0 .net/2u *"_ivl_112", 4 0, L_0x72e9f87379f8;  1 drivers
L_0x72e9f8737a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d99790_0 .net/2u *"_ivl_114", 1 0, L_0x72e9f8737a40;  1 drivers
v0x5cce22d97810_0 .net *"_ivl_116", 0 0, L_0x5cce22e58ed0;  1 drivers
L_0x72e9f8737a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d978d0_0 .net/2u *"_ivl_118", 2 0, L_0x72e9f8737a88;  1 drivers
v0x5cce22d96970_0 .net *"_ivl_12", 0 0, L_0x5cce22e57160;  1 drivers
v0x5cce22d96a30_0 .net *"_ivl_120", 0 0, L_0x5cce22e59090;  1 drivers
v0x5cce22d949f0_0 .net *"_ivl_122", 0 0, L_0x5cce22e59180;  1 drivers
L_0x72e9f8737ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x5cce22d93b50_0 .net/2u *"_ivl_124", 4 0, L_0x72e9f8737ad0;  1 drivers
L_0x72e9f8737b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d91bd0_0 .net/2u *"_ivl_126", 1 0, L_0x72e9f8737b18;  1 drivers
v0x5cce22d90d30_0 .net *"_ivl_128", 0 0, L_0x5cce22e59290;  1 drivers
L_0x72e9f8737b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5cce22d90df0_0 .net/2u *"_ivl_130", 2 0, L_0x72e9f8737b60;  1 drivers
v0x5cce22d8edb0_0 .net *"_ivl_132", 0 0, L_0x5cce22e58ff0;  1 drivers
v0x5cce22d8ee50_0 .net *"_ivl_134", 0 0, L_0x5cce22e594e0;  1 drivers
L_0x72e9f8737ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x5cce22d8df10_0 .net/2u *"_ivl_136", 4 0, L_0x72e9f8737ba8;  1 drivers
L_0x72e9f8737bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d8bf90_0 .net/2u *"_ivl_138", 1 0, L_0x72e9f8737bf0;  1 drivers
v0x5cce22d8b0f0_0 .net *"_ivl_14", 0 0, L_0x5cce22e57250;  1 drivers
v0x5cce22d89170_0 .net *"_ivl_140", 0 0, L_0x5cce22e59670;  1 drivers
L_0x72e9f8737c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d89230_0 .net/2u *"_ivl_142", 2 0, L_0x72e9f8737c38;  1 drivers
v0x5cce22d882d0_0 .net *"_ivl_144", 0 0, L_0x5cce22e59850;  1 drivers
v0x5cce22d88370_0 .net *"_ivl_146", 0 0, L_0x5cce22e58e60;  1 drivers
L_0x72e9f8737c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d86350_0 .net/2u *"_ivl_148", 4 0, L_0x72e9f8737c80;  1 drivers
L_0x72e9f8737cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d854b0_0 .net/2u *"_ivl_150", 1 0, L_0x72e9f8737cc8;  1 drivers
v0x5cce22d83530_0 .net *"_ivl_152", 0 0, L_0x5cce22e59a10;  1 drivers
L_0x72e9f8737d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5cce22d835f0_0 .net/2u *"_ivl_154", 2 0, L_0x72e9f8737d10;  1 drivers
v0x5cce22d82690_0 .net *"_ivl_156", 0 0, L_0x5cce22e59c00;  1 drivers
v0x5cce22d82730_0 .net *"_ivl_158", 0 0, L_0x5cce22e59d20;  1 drivers
L_0x72e9f8737380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d80710_0 .net/2u *"_ivl_16", 4 0, L_0x72e9f8737380;  1 drivers
L_0x72e9f8737d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7f870_0 .net/2u *"_ivl_160", 4 0, L_0x72e9f8737d58;  1 drivers
L_0x72e9f8737da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7d8f0_0 .net/2u *"_ivl_162", 1 0, L_0x72e9f8737da0;  1 drivers
v0x5cce22d7ca50_0 .net *"_ivl_164", 0 0, L_0x5cce22e59ec0;  1 drivers
L_0x72e9f8737de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7cb10_0 .net/2u *"_ivl_166", 2 0, L_0x72e9f8737de8;  1 drivers
v0x5cce22d7aad0_0 .net *"_ivl_168", 0 0, L_0x5cce22e5a0c0;  1 drivers
v0x5cce22d7ab70_0 .net *"_ivl_170", 0 0, L_0x5cce22e5a1e0;  1 drivers
L_0x72e9f8737e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5cce22d79c30_0 .net/2u *"_ivl_172", 4 0, L_0x72e9f8737e30;  1 drivers
L_0x72e9f8737e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22d77cb0_0 .net/2u *"_ivl_174", 1 0, L_0x72e9f8737e78;  1 drivers
v0x5cce22d76e10_0 .net *"_ivl_176", 0 0, L_0x5cce22e5a2f0;  1 drivers
L_0x72e9f8737ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5cce22d76ed0_0 .net/2u *"_ivl_178", 2 0, L_0x72e9f8737ec0;  1 drivers
L_0x72e9f87373c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22d74e90_0 .net/2u *"_ivl_18", 1 0, L_0x72e9f87373c8;  1 drivers
v0x5cce22d74f50_0 .net *"_ivl_180", 0 0, L_0x5cce22e5a500;  1 drivers
v0x5cce22d74230_0 .net *"_ivl_182", 0 0, L_0x5cce22e5a620;  1 drivers
L_0x72e9f8737f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x5cce22d73e80_0 .net/2u *"_ivl_184", 4 0, L_0x72e9f8737f08;  1 drivers
L_0x72e9f8737f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5cce22d72280_0 .net/2u *"_ivl_186", 1 0, L_0x72e9f8737f50;  1 drivers
v0x5cce22d6d880_0 .net *"_ivl_188", 0 0, L_0x5cce22e5a7d0;  1 drivers
L_0x72e9f8737f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d6d940_0 .net/2u *"_ivl_190", 4 0, L_0x72e9f8737f98;  1 drivers
o0x72e9f877fa68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cce22d6cf30_0 name=_ivl_192
v0x5cce22d6cff0_0 .net *"_ivl_194", 4 0, L_0x5cce22e5a9f0;  1 drivers
v0x5cce22d6e100_0 .net *"_ivl_196", 4 0, L_0x5cce22e5ab60;  1 drivers
v0x5cce22d6dcc0_0 .net *"_ivl_198", 4 0, L_0x5cce22e5ae00;  1 drivers
v0x5cce22d6adc0_0 .net *"_ivl_2", 0 0, L_0x5cce22e56fd0;  1 drivers
v0x5cce22d6ae80_0 .net *"_ivl_20", 0 0, L_0x5cce22e57360;  1 drivers
v0x5cce22dd8d10_0 .net *"_ivl_200", 4 0, L_0x5cce22e5af90;  1 drivers
v0x5cce22dd8dd0_0 .net *"_ivl_202", 4 0, L_0x5cce22e5b240;  1 drivers
v0x5cce22dae010_0 .net *"_ivl_204", 4 0, L_0x5cce22e5b3d0;  1 drivers
v0x5cce22dc7610_0 .net *"_ivl_206", 4 0, L_0x5cce22e5b5a0;  1 drivers
v0x5cce22dc76f0_0 .net *"_ivl_208", 4 0, L_0x5cce22e5b730;  1 drivers
v0x5cce22dc4b70_0 .net *"_ivl_210", 4 0, L_0x5cce22e5ba00;  1 drivers
v0x5cce22dc4c50_0 .net *"_ivl_212", 4 0, L_0x5cce22e5bb90;  1 drivers
v0x5cce22bbe770_0 .net *"_ivl_214", 4 0, L_0x5cce22e5be70;  1 drivers
v0x5cce22dc47f0_0 .net *"_ivl_216", 4 0, L_0x5cce22e5c000;  1 drivers
v0x5cce22dc48d0_0 .net *"_ivl_218", 4 0, L_0x5cce22e5c2f0;  1 drivers
L_0x72e9f8737410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5cce22dc1d50_0 .net/2u *"_ivl_22", 2 0, L_0x72e9f8737410;  1 drivers
v0x5cce22dc1e30_0 .net *"_ivl_220", 4 0, L_0x5cce22e5c480;  1 drivers
v0x5cce22dc19d0_0 .net *"_ivl_222", 4 0, L_0x5cce22e5c780;  1 drivers
v0x5cce22dc1ab0_0 .net *"_ivl_24", 0 0, L_0x5cce22e57450;  1 drivers
v0x5cce22dbef30_0 .net *"_ivl_26", 0 0, L_0x5cce22e57540;  1 drivers
L_0x72e9f8737458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5cce22dbf010_0 .net/2u *"_ivl_28", 4 0, L_0x72e9f8737458;  1 drivers
L_0x72e9f87374a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22dbebb0_0 .net/2u *"_ivl_30", 1 0, L_0x72e9f87374a0;  1 drivers
v0x5cce22dbec70_0 .net *"_ivl_32", 0 0, L_0x5cce22e57650;  1 drivers
L_0x72e9f87374e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5cce22dbc110_0 .net/2u *"_ivl_34", 2 0, L_0x72e9f87374e8;  1 drivers
v0x5cce22dbc1f0_0 .net *"_ivl_36", 0 0, L_0x5cce22e57740;  1 drivers
v0x5cce22dbbd90_0 .net *"_ivl_38", 0 0, L_0x5cce22e57830;  1 drivers
L_0x72e9f87372a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5cce22dbbe70_0 .net/2u *"_ivl_4", 4 0, L_0x72e9f87372a8;  1 drivers
L_0x72e9f8737530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x5cce22db92f0_0 .net/2u *"_ivl_40", 4 0, L_0x72e9f8737530;  1 drivers
L_0x72e9f8737578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22db93b0_0 .net/2u *"_ivl_42", 1 0, L_0x72e9f8737578;  1 drivers
v0x5cce22db8f70_0 .net *"_ivl_44", 0 0, L_0x5cce22e57940;  1 drivers
L_0x72e9f87375c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5cce22db9030_0 .net/2u *"_ivl_46", 2 0, L_0x72e9f87375c0;  1 drivers
v0x5cce22db64d0_0 .net *"_ivl_48", 0 0, L_0x5cce22e57a80;  1 drivers
v0x5cce22db6590_0 .net *"_ivl_50", 0 0, L_0x5cce22e57b70;  1 drivers
L_0x72e9f8737608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5cce22db6150_0 .net/2u *"_ivl_52", 4 0, L_0x72e9f8737608;  1 drivers
L_0x72e9f8737650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22db6210_0 .net/2u *"_ivl_54", 1 0, L_0x72e9f8737650;  1 drivers
v0x5cce22db36b0_0 .net *"_ivl_56", 0 0, L_0x5cce22e57cb0;  1 drivers
L_0x72e9f8737698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5cce22db3770_0 .net/2u *"_ivl_58", 2 0, L_0x72e9f8737698;  1 drivers
L_0x72e9f87372f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22db3330_0 .net/2u *"_ivl_6", 1 0, L_0x72e9f87372f0;  1 drivers
v0x5cce22db3410_0 .net *"_ivl_60", 0 0, L_0x5cce22e57e00;  1 drivers
v0x5cce22db0890_0 .net *"_ivl_62", 0 0, L_0x5cce22e57ea0;  1 drivers
v0x5cce22db0950_0 .net/2u *"_ivl_64", 0 0, L_0x72e9f87376e0;  1 drivers
v0x5cce22db0510_0 .net *"_ivl_66", 0 0, L_0x5cce22e57fb0;  1 drivers
v0x5cce22db05d0_0 .net *"_ivl_68", 0 0, L_0x5cce22e580b0;  1 drivers
L_0x72e9f8737728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x5cce22dada70_0 .net/2u *"_ivl_70", 4 0, L_0x72e9f8737728;  1 drivers
L_0x72e9f8737770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22dadb50_0 .net/2u *"_ivl_72", 1 0, L_0x72e9f8737770;  1 drivers
v0x5cce22dad6f0_0 .net *"_ivl_74", 0 0, L_0x5cce22e581c0;  1 drivers
L_0x72e9f87377b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5cce22dad7b0_0 .net/2u *"_ivl_76", 2 0, L_0x72e9f87377b8;  1 drivers
v0x5cce22daac50_0 .net *"_ivl_78", 0 0, L_0x5cce22e58320;  1 drivers
v0x5cce22daad10_0 .net *"_ivl_8", 0 0, L_0x5cce22e57070;  1 drivers
v0x5cce22daa8d0_0 .net *"_ivl_80", 0 0, L_0x5cce22e58440;  1 drivers
L_0x72e9f8737800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x5cce22daa9b0_0 .net/2u *"_ivl_82", 4 0, L_0x72e9f8737800;  1 drivers
L_0x72e9f8737848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22da7e30_0 .net/2u *"_ivl_84", 1 0, L_0x72e9f8737848;  1 drivers
v0x5cce22da7ef0_0 .net *"_ivl_86", 0 0, L_0x5cce22e585a0;  1 drivers
L_0x72e9f8737890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5cce22da7ab0_0 .net/2u *"_ivl_88", 2 0, L_0x72e9f8737890;  1 drivers
v0x5cce22da7b90_0 .net *"_ivl_90", 0 0, L_0x5cce22e58740;  1 drivers
v0x5cce22da5010_0 .net *"_ivl_92", 0 0, L_0x5cce22e582b0;  1 drivers
L_0x72e9f87378d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5cce22da50f0_0 .net/2u *"_ivl_94", 4 0, L_0x72e9f87378d8;  1 drivers
L_0x72e9f8737920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22da4c90_0 .net/2u *"_ivl_96", 1 0, L_0x72e9f8737920;  1 drivers
v0x5cce22da4d50_0 .net *"_ivl_98", 0 0, L_0x5cce22e588d0;  1 drivers
v0x5cce22da21f0_0 .net "i_alu_op", 1 0, L_0x5cce22e56110;  alias, 1 drivers
v0x5cce22da22d0_0 .net "i_funct_3", 2 0, L_0x5cce22e5d060;  alias, 1 drivers
v0x5cce22da1e70_0 .net "i_funct_7_5", 0 0, L_0x5cce22e5d100;  alias, 1 drivers
v0x5cce22da1f30_0 .net "o_alu_ctrl_ID", 4 0, L_0x5cce22e5c910;  alias, 1 drivers
L_0x5cce22e56fd0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737260;
L_0x5cce22e57070 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f87372f0;
L_0x5cce22e57160 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737338;
L_0x5cce22e57360 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f87373c8;
L_0x5cce22e57450 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737410;
L_0x5cce22e57650 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f87374a0;
L_0x5cce22e57740 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f87374e8;
L_0x5cce22e57940 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737578;
L_0x5cce22e57a80 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f87375c0;
L_0x5cce22e57cb0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737650;
L_0x5cce22e57e00 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737698;
L_0x5cce22e581c0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737770;
L_0x5cce22e58320 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f87377b8;
L_0x5cce22e585a0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737848;
L_0x5cce22e58740 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737890;
L_0x5cce22e588d0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737920;
L_0x5cce22e58a80 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737968;
L_0x5cce22e58ed0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737a40;
L_0x5cce22e59090 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737a88;
L_0x5cce22e59290 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737b18;
L_0x5cce22e58ff0 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737b60;
L_0x5cce22e59670 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737bf0;
L_0x5cce22e59850 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737c38;
L_0x5cce22e59a10 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737cc8;
L_0x5cce22e59c00 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737d10;
L_0x5cce22e59ec0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737da0;
L_0x5cce22e5a0c0 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737de8;
L_0x5cce22e5a2f0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737e78;
L_0x5cce22e5a500 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8737ec0;
L_0x5cce22e5a7d0 .cmp/eq 2, L_0x5cce22e56110, L_0x72e9f8737f50;
L_0x5cce22e5a9f0 .functor MUXZ 5, o0x72e9f877fa68, L_0x72e9f8737f98, L_0x5cce22e5a7d0, C4<>;
L_0x5cce22e5ab60 .functor MUXZ 5, L_0x5cce22e5a9f0, L_0x72e9f8737f08, L_0x5cce22e5a620, C4<>;
L_0x5cce22e5ae00 .functor MUXZ 5, L_0x5cce22e5ab60, L_0x72e9f8737e30, L_0x5cce22e5a1e0, C4<>;
L_0x5cce22e5af90 .functor MUXZ 5, L_0x5cce22e5ae00, L_0x72e9f8737d58, L_0x5cce22e59d20, C4<>;
L_0x5cce22e5b240 .functor MUXZ 5, L_0x5cce22e5af90, L_0x72e9f8737c80, L_0x5cce22e58e60, C4<>;
L_0x5cce22e5b3d0 .functor MUXZ 5, L_0x5cce22e5b240, L_0x72e9f8737ba8, L_0x5cce22e594e0, C4<>;
L_0x5cce22e5b5a0 .functor MUXZ 5, L_0x5cce22e5b3d0, L_0x72e9f8737ad0, L_0x5cce22e59180, C4<>;
L_0x5cce22e5b730 .functor MUXZ 5, L_0x5cce22e5b5a0, L_0x72e9f87379f8, L_0x5cce22e58d50, C4<>;
L_0x5cce22e5ba00 .functor MUXZ 5, L_0x5cce22e5b730, L_0x72e9f87378d8, L_0x5cce22e582b0, C4<>;
L_0x5cce22e5bb90 .functor MUXZ 5, L_0x5cce22e5ba00, L_0x72e9f8737800, L_0x5cce22e58440, C4<>;
L_0x5cce22e5be70 .functor MUXZ 5, L_0x5cce22e5bb90, L_0x72e9f8737728, L_0x5cce22e580b0, C4<>;
L_0x5cce22e5c000 .functor MUXZ 5, L_0x5cce22e5be70, L_0x72e9f8737608, L_0x5cce22e57b70, C4<>;
L_0x5cce22e5c2f0 .functor MUXZ 5, L_0x5cce22e5c000, L_0x72e9f8737530, L_0x5cce22e57830, C4<>;
L_0x5cce22e5c480 .functor MUXZ 5, L_0x5cce22e5c2f0, L_0x72e9f8737458, L_0x5cce22e57540, C4<>;
L_0x5cce22e5c780 .functor MUXZ 5, L_0x5cce22e5c480, L_0x72e9f8737380, L_0x5cce22e57250, C4<>;
L_0x5cce22e5c910 .functor MUXZ 5, L_0x5cce22e5c780, L_0x72e9f87372a8, L_0x5cce22e56fd0, C4<>;
S_0x5cce22dca430 .scope module, "U_OP_DECODER" "op_decoder" 6 72, 8 21 0, S_0x5cce22de60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x5cce22e455f0 .functor OR 1, L_0x5cce22e50030, L_0x5cce22e50120, C4<0>, C4<0>;
L_0x5cce22e50390 .functor OR 1, L_0x5cce22e455f0, L_0x5cce22e502f0, C4<0>, C4<0>;
L_0x5cce22e505e0 .functor OR 1, L_0x5cce22e50390, L_0x5cce22e504a0, C4<0>, C4<0>;
L_0x5cce22e507e0 .functor OR 1, L_0x5cce22e505e0, L_0x5cce22e506f0, C4<0>, C4<0>;
L_0x5cce22e50a70 .functor OR 1, L_0x5cce22e507e0, L_0x5cce22e50920, C4<0>, C4<0>;
L_0x5cce22e50c20 .functor OR 1, L_0x5cce22e50a70, L_0x5cce22e50b30, C4<0>, C4<0>;
L_0x5cce22e50ed0 .functor OR 1, L_0x5cce22e50c20, L_0x5cce22e50d70, C4<0>, C4<0>;
L_0x5cce22e50e60 .functor OR 1, L_0x5cce22e51f40, L_0x5cce22e520f0, C4<0>, C4<0>;
L_0x5cce22e52490 .functor OR 1, L_0x5cce22e50e60, L_0x5cce22e522d0, C4<0>, C4<0>;
L_0x5cce22e52690 .functor OR 1, L_0x5cce22e52490, L_0x5cce22e525a0, C4<0>, C4<0>;
L_0x5cce22e52980 .functor OR 1, L_0x5cce22e52690, L_0x5cce22e52800, C4<0>, C4<0>;
L_0x5cce22e52b80 .functor OR 1, L_0x5cce22e52980, L_0x5cce22e52a90, C4<0>, C4<0>;
L_0x5cce22e530f0 .functor OR 1, L_0x5cce22e52b80, L_0x5cce22e52f10, C4<0>, C4<0>;
L_0x5cce22e54de0 .functor AND 1, L_0x5cce22e54730, L_0x5cce22e54be0, C4<1>, C4<1>;
L_0x72e9f8736eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5cce22e52c90 .functor XNOR 1, L_0x5cce22e5d100, L_0x72e9f8736eb8, C4<0>, C4<0>;
L_0x5cce22e550b0 .functor AND 1, L_0x5cce22e54f70, L_0x5cce22e52c90, C4<1>, C4<1>;
L_0x5cce22e554b0 .functor AND 1, L_0x5cce22e550b0, L_0x5cce22e55250, C4<1>, C4<1>;
L_0x5cce22e55920 .functor AND 1, L_0x5cce22e555c0, L_0x5cce22e556b0, C4<1>, C4<1>;
L_0x72e9f8736018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5cce22d9c230_0 .net/2u *"_ivl_0", 4 0, L_0x72e9f8736018;  1 drivers
L_0x72e9f87360f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d9c310_0 .net/2u *"_ivl_10", 4 0, L_0x72e9f87360f0;  1 drivers
v0x5cce22d99410_0 .net *"_ivl_100", 0 0, L_0x5cce22e51cb0;  1 drivers
L_0x72e9f87366d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d994b0_0 .net/2u *"_ivl_102", 0 0, L_0x72e9f87366d8;  1 drivers
L_0x72e9f8736720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d965f0_0 .net/2u *"_ivl_104", 0 0, L_0x72e9f8736720;  1 drivers
L_0x72e9f8736768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5cce22d937d0_0 .net/2u *"_ivl_108", 4 0, L_0x72e9f8736768;  1 drivers
v0x5cce22d938b0_0 .net *"_ivl_110", 0 0, L_0x5cce22e51f40;  1 drivers
L_0x72e9f87367b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5cce22d909b0_0 .net/2u *"_ivl_112", 4 0, L_0x72e9f87367b0;  1 drivers
v0x5cce22d90a90_0 .net *"_ivl_114", 0 0, L_0x5cce22e520f0;  1 drivers
v0x5cce22d8db90_0 .net *"_ivl_116", 0 0, L_0x5cce22e50e60;  1 drivers
L_0x72e9f87367f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5cce22d8dc50_0 .net/2u *"_ivl_118", 4 0, L_0x72e9f87367f8;  1 drivers
v0x5cce22d8ad70_0 .net *"_ivl_12", 0 0, L_0x5cce22e4fd30;  1 drivers
v0x5cce22d8ae30_0 .net *"_ivl_120", 0 0, L_0x5cce22e522d0;  1 drivers
v0x5cce22d87f50_0 .net *"_ivl_122", 0 0, L_0x5cce22e52490;  1 drivers
L_0x72e9f8736840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d88030_0 .net/2u *"_ivl_124", 4 0, L_0x72e9f8736840;  1 drivers
v0x5cce22d85130_0 .net *"_ivl_126", 0 0, L_0x5cce22e525a0;  1 drivers
v0x5cce22d851d0_0 .net *"_ivl_128", 0 0, L_0x5cce22e52690;  1 drivers
L_0x72e9f8736888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d82310_0 .net/2u *"_ivl_130", 4 0, L_0x72e9f8736888;  1 drivers
v0x5cce22d823f0_0 .net *"_ivl_132", 0 0, L_0x5cce22e52800;  1 drivers
v0x5cce22d7f4f0_0 .net *"_ivl_134", 0 0, L_0x5cce22e52980;  1 drivers
L_0x72e9f87368d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7f5d0_0 .net/2u *"_ivl_136", 4 0, L_0x72e9f87368d0;  1 drivers
v0x5cce22d7c6d0_0 .net *"_ivl_138", 0 0, L_0x5cce22e52a90;  1 drivers
L_0x72e9f8736138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7c770_0 .net/2u *"_ivl_14", 0 0, L_0x72e9f8736138;  1 drivers
v0x5cce22d798b0_0 .net *"_ivl_140", 0 0, L_0x5cce22e52b80;  1 drivers
L_0x72e9f8736918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d79990_0 .net/2u *"_ivl_142", 4 0, L_0x72e9f8736918;  1 drivers
v0x5cce22d76a90_0 .net *"_ivl_144", 0 0, L_0x5cce22e52f10;  1 drivers
v0x5cce22d76b50_0 .net *"_ivl_146", 0 0, L_0x5cce22e530f0;  1 drivers
L_0x72e9f8736960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd8a20_0 .net/2u *"_ivl_148", 0 0, L_0x72e9f8736960;  1 drivers
L_0x72e9f87369a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd8b00_0 .net/2u *"_ivl_150", 0 0, L_0x72e9f87369a8;  1 drivers
L_0x72e9f87369f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd8690_0 .net/2u *"_ivl_154", 4 0, L_0x72e9f87369f0;  1 drivers
v0x5cce22dd82f0_0 .net *"_ivl_156", 0 0, L_0x5cce22e53390;  1 drivers
L_0x72e9f8736a38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd83b0_0 .net/2u *"_ivl_158", 2 0, L_0x72e9f8736a38;  1 drivers
L_0x72e9f8736180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22ddd740_0 .net/2u *"_ivl_16", 0 0, L_0x72e9f8736180;  1 drivers
L_0x72e9f8736a80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5cce22ddd820_0 .net/2u *"_ivl_160", 4 0, L_0x72e9f8736a80;  1 drivers
v0x5cce22def010_0 .net *"_ivl_162", 0 0, L_0x5cce22e53580;  1 drivers
L_0x72e9f8736ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5cce22def0d0_0 .net/2u *"_ivl_164", 2 0, L_0x72e9f8736ac8;  1 drivers
L_0x72e9f8736b10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5cce22ddc5e0_0 .net/2u *"_ivl_166", 4 0, L_0x72e9f8736b10;  1 drivers
v0x5cce22ddc6c0_0 .net *"_ivl_168", 0 0, L_0x5cce22e53670;  1 drivers
L_0x72e9f8736b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5cce22de8ac0_0 .net/2u *"_ivl_170", 2 0, L_0x72e9f8736b58;  1 drivers
L_0x72e9f8736ba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5cce22de8ba0_0 .net/2u *"_ivl_172", 4 0, L_0x72e9f8736ba0;  1 drivers
v0x5cce22debf10_0 .net *"_ivl_174", 0 0, L_0x5cce22e53870;  1 drivers
L_0x72e9f8736be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5cce22debfd0_0 .net/2u *"_ivl_176", 2 0, L_0x72e9f8736be8;  1 drivers
L_0x72e9f8736c30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5cce22dc9c20_0 .net/2u *"_ivl_178", 4 0, L_0x72e9f8736c30;  1 drivers
v0x5cce22dc9ce0_0 .net *"_ivl_180", 0 0, L_0x5cce22e53960;  1 drivers
L_0x72e9f8736c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5cce22dc6e00_0 .net/2u *"_ivl_182", 2 0, L_0x72e9f8736c78;  1 drivers
L_0x72e9f8736cc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cce22dc6ec0_0 .net/2u *"_ivl_184", 2 0, L_0x72e9f8736cc0;  1 drivers
v0x5cce22dc3fe0_0 .net *"_ivl_186", 2 0, L_0x5cce22e53b70;  1 drivers
v0x5cce22dc40c0_0 .net *"_ivl_188", 2 0, L_0x5cce22e53d30;  1 drivers
v0x5cce22dc11e0_0 .net *"_ivl_190", 2 0, L_0x5cce22e53f00;  1 drivers
v0x5cce22dc12c0_0 .net *"_ivl_192", 2 0, L_0x5cce22e54090;  1 drivers
L_0x72e9f8736d08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5cce22dbe3e0_0 .net/2u *"_ivl_196", 4 0, L_0x72e9f8736d08;  1 drivers
v0x5cce22dbb580_0 .net *"_ivl_198", 0 0, L_0x5cce22e544f0;  1 drivers
v0x5cce22dbb640_0 .net *"_ivl_2", 0 0, L_0x5cce22e4fa70;  1 drivers
L_0x72e9f87361c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x5cce22db8760_0 .net/2u *"_ivl_20", 4 0, L_0x72e9f87361c8;  1 drivers
L_0x72e9f8736d50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22db8820_0 .net/2u *"_ivl_200", 1 0, L_0x72e9f8736d50;  1 drivers
L_0x72e9f8736d98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5cce22db5940_0 .net/2u *"_ivl_202", 4 0, L_0x72e9f8736d98;  1 drivers
v0x5cce22db5a20_0 .net *"_ivl_204", 0 0, L_0x5cce22e54730;  1 drivers
L_0x72e9f8736de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cce22db2b20_0 .net/2u *"_ivl_206", 2 0, L_0x72e9f8736de0;  1 drivers
v0x5cce22db2c00_0 .net *"_ivl_208", 0 0, L_0x5cce22e54be0;  1 drivers
v0x5cce22dafd00_0 .net *"_ivl_210", 0 0, L_0x5cce22e54de0;  1 drivers
L_0x72e9f8736e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22dafde0_0 .net/2u *"_ivl_212", 1 0, L_0x72e9f8736e28;  1 drivers
L_0x72e9f8736e70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5cce22dacee0_0 .net/2u *"_ivl_214", 4 0, L_0x72e9f8736e70;  1 drivers
v0x5cce22dacfc0_0 .net *"_ivl_216", 0 0, L_0x5cce22e54f70;  1 drivers
v0x5cce22daa0c0_0 .net/2u *"_ivl_218", 0 0, L_0x72e9f8736eb8;  1 drivers
v0x5cce22daa1a0_0 .net *"_ivl_22", 0 0, L_0x5cce22e50030;  1 drivers
v0x5cce22bc3e70_0 .net *"_ivl_220", 0 0, L_0x5cce22e52c90;  1 drivers
v0x5cce22da72a0_0 .net *"_ivl_222", 0 0, L_0x5cce22e550b0;  1 drivers
L_0x72e9f8736f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cce22da7380_0 .net/2u *"_ivl_224", 2 0, L_0x72e9f8736f00;  1 drivers
v0x5cce22da4480_0 .net *"_ivl_226", 0 0, L_0x5cce22e55250;  1 drivers
v0x5cce22da4520_0 .net *"_ivl_228", 0 0, L_0x5cce22e554b0;  1 drivers
L_0x72e9f8736f48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5cce22da1660_0 .net/2u *"_ivl_230", 1 0, L_0x72e9f8736f48;  1 drivers
L_0x72e9f8736f90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5cce22da1720_0 .net/2u *"_ivl_232", 4 0, L_0x72e9f8736f90;  1 drivers
v0x5cce22d9e840_0 .net *"_ivl_234", 0 0, L_0x5cce22e555c0;  1 drivers
L_0x72e9f8736fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d9e900_0 .net/2u *"_ivl_236", 2 0, L_0x72e9f8736fd8;  1 drivers
v0x5cce22d9ba20_0 .net *"_ivl_238", 0 0, L_0x5cce22e556b0;  1 drivers
L_0x72e9f8736210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5cce22d9bae0_0 .net/2u *"_ivl_24", 4 0, L_0x72e9f8736210;  1 drivers
v0x5cce22d98c00_0 .net *"_ivl_240", 0 0, L_0x5cce22e55920;  1 drivers
L_0x72e9f8737020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22d98ce0_0 .net/2u *"_ivl_242", 1 0, L_0x72e9f8737020;  1 drivers
L_0x72e9f8737068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cce22d95e00_0 .net/2u *"_ivl_244", 1 0, L_0x72e9f8737068;  1 drivers
v0x5cce22d95ee0_0 .net *"_ivl_246", 1 0, L_0x5cce22e55ad0;  1 drivers
v0x5cce22d93000_0 .net *"_ivl_248", 1 0, L_0x5cce22e55c60;  1 drivers
v0x5cce22d901a0_0 .net *"_ivl_250", 1 0, L_0x5cce22e55f80;  1 drivers
L_0x72e9f87370b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5cce22d90280_0 .net/2u *"_ivl_254", 4 0, L_0x72e9f87370b0;  1 drivers
v0x5cce22d8d380_0 .net *"_ivl_256", 0 0, L_0x5cce22e56440;  1 drivers
L_0x72e9f87370f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d8d440_0 .net/2u *"_ivl_258", 0 0, L_0x72e9f87370f8;  1 drivers
v0x5cce22d8a560_0 .net *"_ivl_26", 0 0, L_0x5cce22e50120;  1 drivers
L_0x72e9f8737140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d8a620_0 .net/2u *"_ivl_260", 0 0, L_0x72e9f8737140;  1 drivers
L_0x72e9f8737188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5cce22d87740_0 .net/2u *"_ivl_264", 4 0, L_0x72e9f8737188;  1 drivers
v0x5cce22d87820_0 .net *"_ivl_266", 0 0, L_0x5cce22e56820;  1 drivers
L_0x72e9f87371d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d84920_0 .net/2u *"_ivl_268", 0 0, L_0x72e9f87371d0;  1 drivers
L_0x72e9f8737218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d84a00_0 .net/2u *"_ivl_270", 0 0, L_0x72e9f8737218;  1 drivers
v0x5cce22d81b00_0 .net *"_ivl_28", 0 0, L_0x5cce22e455f0;  1 drivers
L_0x72e9f8736258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5cce22d81be0_0 .net/2u *"_ivl_30", 4 0, L_0x72e9f8736258;  1 drivers
v0x5cce22d7ece0_0 .net *"_ivl_32", 0 0, L_0x5cce22e502f0;  1 drivers
v0x5cce22d7ed80_0 .net *"_ivl_34", 0 0, L_0x5cce22e50390;  1 drivers
L_0x72e9f87362a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7bec0_0 .net/2u *"_ivl_36", 4 0, L_0x72e9f87362a0;  1 drivers
v0x5cce22d7bf80_0 .net *"_ivl_38", 0 0, L_0x5cce22e504a0;  1 drivers
L_0x72e9f8736060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d790a0_0 .net/2u *"_ivl_4", 0 0, L_0x72e9f8736060;  1 drivers
v0x5cce22d79160_0 .net *"_ivl_40", 0 0, L_0x5cce22e505e0;  1 drivers
L_0x72e9f87362e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d76280_0 .net/2u *"_ivl_42", 4 0, L_0x72e9f87362e8;  1 drivers
v0x5cce22d76360_0 .net *"_ivl_44", 0 0, L_0x5cce22e506f0;  1 drivers
v0x5cce22d73670_0 .net *"_ivl_46", 0 0, L_0x5cce22e507e0;  1 drivers
L_0x72e9f8736330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d73750_0 .net/2u *"_ivl_48", 4 0, L_0x72e9f8736330;  1 drivers
v0x5cce22d6d390_0 .net *"_ivl_50", 0 0, L_0x5cce22e50920;  1 drivers
v0x5cce22d6d450_0 .net *"_ivl_52", 0 0, L_0x5cce22e50a70;  1 drivers
L_0x72e9f8736378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d64550_0 .net/2u *"_ivl_54", 4 0, L_0x72e9f8736378;  1 drivers
v0x5cce22d64630_0 .net *"_ivl_56", 0 0, L_0x5cce22e50b30;  1 drivers
v0x5cce22d32ba0_0 .net *"_ivl_58", 0 0, L_0x5cce22e50c20;  1 drivers
L_0x72e9f87360a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d32c80_0 .net/2u *"_ivl_6", 0 0, L_0x72e9f87360a8;  1 drivers
L_0x72e9f87363c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5cce22d285a0_0 .net/2u *"_ivl_60", 4 0, L_0x72e9f87363c0;  1 drivers
v0x5cce22d2f9a0_0 .net *"_ivl_62", 0 0, L_0x5cce22e50d70;  1 drivers
v0x5cce22d2fa60_0 .net *"_ivl_64", 0 0, L_0x5cce22e50ed0;  1 drivers
L_0x72e9f8736408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cce22d47d00_0 .net/2u *"_ivl_66", 0 0, L_0x72e9f8736408;  1 drivers
L_0x72e9f8736450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d47de0_0 .net/2u *"_ivl_68", 0 0, L_0x72e9f8736450;  1 drivers
L_0x72e9f8736498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5cce22dfc8c0_0 .net/2u *"_ivl_72", 4 0, L_0x72e9f8736498;  1 drivers
v0x5cce22dfc9a0_0 .net *"_ivl_74", 0 0, L_0x5cce22e51170;  1 drivers
L_0x72e9f87364e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd7eb0_0 .net/2u *"_ivl_76", 1 0, L_0x72e9f87364e0;  1 drivers
L_0x72e9f8736528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5cce22dd7f70_0 .net/2u *"_ivl_78", 4 0, L_0x72e9f8736528;  1 drivers
v0x5cce22d7a420_0 .net *"_ivl_80", 0 0, L_0x5cce22e512e0;  1 drivers
L_0x72e9f8736570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7a4e0_0 .net/2u *"_ivl_82", 1 0, L_0x72e9f8736570;  1 drivers
L_0x72e9f87365b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cce22d77600_0 .net/2u *"_ivl_84", 4 0, L_0x72e9f87365b8;  1 drivers
v0x5cce22d776e0_0 .net *"_ivl_86", 0 0, L_0x5cce22e515e0;  1 drivers
L_0x72e9f8736600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5cce22dcafb0_0 .net/2u *"_ivl_88", 1 0, L_0x72e9f8736600;  1 drivers
L_0x72e9f8736648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cce22dcb090_0 .net/2u *"_ivl_90", 1 0, L_0x72e9f8736648;  1 drivers
v0x5cce22dc8190_0 .net *"_ivl_92", 1 0, L_0x5cce22e51760;  1 drivers
v0x5cce22dc8270_0 .net *"_ivl_94", 1 0, L_0x5cce22e518f0;  1 drivers
L_0x72e9f8736690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5cce22dc5370_0 .net/2u *"_ivl_98", 4 0, L_0x72e9f8736690;  1 drivers
v0x5cce22dc5450_0 .net "i_funct_3", 2 0, L_0x5cce22e5d060;  alias, 1 drivers
v0x5cce22dc2550_0 .net "i_funct_7_5", 0 0, L_0x5cce22e5d100;  alias, 1 drivers
v0x5cce22dc25f0_0 .net "i_op", 4 0, L_0x5cce22e5cfc0;  alias, 1 drivers
v0x5cce22dc2690_0 .net "o_addr_src_ID", 0 0, L_0x5cce22e56530;  alias, 1 drivers
v0x5cce22dbf730_0 .net "o_alu_op", 1 0, L_0x5cce22e56110;  alias, 1 drivers
v0x5cce22dbf7f0_0 .net "o_alu_src_ID", 0 0, L_0x5cce22e53200;  alias, 1 drivers
v0x5cce22dbf890_0 .net "o_branch_ID", 0 0, L_0x5cce22e4fe70;  alias, 1 drivers
v0x5cce22dbc910_0 .net "o_fence_ID", 0 0, L_0x5cce22e56d20;  alias, 1 drivers
v0x5cce22dbc9d0_0 .net "o_imm_src_ID", 2 0, L_0x5cce22e54360;  alias, 1 drivers
v0x5cce22db9af0_0 .net "o_jump_ID", 0 0, L_0x5cce22e4fba0;  alias, 1 drivers
v0x5cce22db9bb0_0 .net "o_mem_write_ID", 0 0, L_0x5cce22e51990;  alias, 1 drivers
v0x5cce22db9c70_0 .net "o_reg_write_ID", 0 0, L_0x5cce22e50fe0;  alias, 1 drivers
v0x5cce22db6cd0_0 .net "o_result_src_ID", 1 0, L_0x5cce22e51b20;  alias, 1 drivers
L_0x5cce22e4fa70 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736018;
L_0x5cce22e4fba0 .functor MUXZ 1, L_0x72e9f87360a8, L_0x72e9f8736060, L_0x5cce22e4fa70, C4<>;
L_0x5cce22e4fd30 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87360f0;
L_0x5cce22e4fe70 .functor MUXZ 1, L_0x72e9f8736180, L_0x72e9f8736138, L_0x5cce22e4fd30, C4<>;
L_0x5cce22e50030 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87361c8;
L_0x5cce22e50120 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736210;
L_0x5cce22e502f0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736258;
L_0x5cce22e504a0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87362a0;
L_0x5cce22e506f0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87362e8;
L_0x5cce22e50920 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736330;
L_0x5cce22e50b30 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736378;
L_0x5cce22e50d70 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87363c0;
L_0x5cce22e50fe0 .functor MUXZ 1, L_0x72e9f8736450, L_0x72e9f8736408, L_0x5cce22e50ed0, C4<>;
L_0x5cce22e51170 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736498;
L_0x5cce22e512e0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736528;
L_0x5cce22e515e0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87365b8;
L_0x5cce22e51760 .functor MUXZ 2, L_0x72e9f8736648, L_0x72e9f8736600, L_0x5cce22e515e0, C4<>;
L_0x5cce22e518f0 .functor MUXZ 2, L_0x5cce22e51760, L_0x72e9f8736570, L_0x5cce22e512e0, C4<>;
L_0x5cce22e51b20 .functor MUXZ 2, L_0x5cce22e518f0, L_0x72e9f87364e0, L_0x5cce22e51170, C4<>;
L_0x5cce22e51cb0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736690;
L_0x5cce22e51990 .functor MUXZ 1, L_0x72e9f8736720, L_0x72e9f87366d8, L_0x5cce22e51cb0, C4<>;
L_0x5cce22e51f40 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736768;
L_0x5cce22e520f0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87367b0;
L_0x5cce22e522d0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87367f8;
L_0x5cce22e525a0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736840;
L_0x5cce22e52800 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736888;
L_0x5cce22e52a90 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87368d0;
L_0x5cce22e52f10 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736918;
L_0x5cce22e53200 .functor MUXZ 1, L_0x72e9f87369a8, L_0x72e9f8736960, L_0x5cce22e530f0, C4<>;
L_0x5cce22e53390 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87369f0;
L_0x5cce22e53580 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736a80;
L_0x5cce22e53670 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736b10;
L_0x5cce22e53870 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736ba0;
L_0x5cce22e53960 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736c30;
L_0x5cce22e53b70 .functor MUXZ 3, L_0x72e9f8736cc0, L_0x72e9f8736c78, L_0x5cce22e53960, C4<>;
L_0x5cce22e53d30 .functor MUXZ 3, L_0x5cce22e53b70, L_0x72e9f8736be8, L_0x5cce22e53870, C4<>;
L_0x5cce22e53f00 .functor MUXZ 3, L_0x5cce22e53d30, L_0x72e9f8736b58, L_0x5cce22e53670, C4<>;
L_0x5cce22e54090 .functor MUXZ 3, L_0x5cce22e53f00, L_0x72e9f8736ac8, L_0x5cce22e53580, C4<>;
L_0x5cce22e54360 .functor MUXZ 3, L_0x5cce22e54090, L_0x72e9f8736a38, L_0x5cce22e53390, C4<>;
L_0x5cce22e544f0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736d08;
L_0x5cce22e54730 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736d98;
L_0x5cce22e54be0 .cmp/ne 3, L_0x5cce22e5d060, L_0x72e9f8736de0;
L_0x5cce22e54f70 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736e70;
L_0x5cce22e55250 .cmp/eq 3, L_0x5cce22e5d060, L_0x72e9f8736f00;
L_0x5cce22e555c0 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8736f90;
L_0x5cce22e556b0 .cmp/ne 3, L_0x5cce22e5d060, L_0x72e9f8736fd8;
L_0x5cce22e55ad0 .functor MUXZ 2, L_0x72e9f8737068, L_0x72e9f8737020, L_0x5cce22e55920, C4<>;
L_0x5cce22e55c60 .functor MUXZ 2, L_0x5cce22e55ad0, L_0x72e9f8736f48, L_0x5cce22e554b0, C4<>;
L_0x5cce22e55f80 .functor MUXZ 2, L_0x5cce22e55c60, L_0x72e9f8736e28, L_0x5cce22e54de0, C4<>;
L_0x5cce22e56110 .functor MUXZ 2, L_0x5cce22e55f80, L_0x72e9f8736d50, L_0x5cce22e544f0, C4<>;
L_0x5cce22e56440 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f87370b0;
L_0x5cce22e56530 .functor MUXZ 1, L_0x72e9f8737140, L_0x72e9f87370f8, L_0x5cce22e56440, C4<>;
L_0x5cce22e56820 .cmp/eq 5, L_0x5cce22e5cfc0, L_0x72e9f8737188;
L_0x5cce22e56d20 .functor MUXZ 1, L_0x72e9f8737218, L_0x72e9f87371d0, L_0x5cce22e56820, C4<>;
S_0x5cce22dca7b0 .scope module, "U_DATAPATH" "datapath" 5 99, 9 30 0, S_0x5cce22ca9890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x5cce22dae440 .param/l "DATA_WIDTH" 0 9 30, +C4<00000000000000000000000000100000>;
L_0x5cce22e74550 .functor BUFZ 32, v0x5cce22d8e6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5cce22e745c0 .functor BUFZ 32, v0x5cce22d85d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5cce22e74630 .functor BUFZ 1, v0x5cce22d8e790_0, C4<0>, C4<0>, C4<0>;
v0x5cce22e32b00_0 .net "alu_ctrl_EX", 4 0, v0x5cce22c09e50_0;  1 drivers
v0x5cce22e32be0_0 .net "alu_result_EX", 31 0, v0x5cce22e2e1a0_0;  1 drivers
v0x5cce22e32ca0_0 .net "alu_result_M", 31 0, v0x5cce22d8e6b0_0;  1 drivers
v0x5cce22e32d40_0 .net "alu_result_WB", 31 0, v0x5cce22c39d40_0;  1 drivers
v0x5cce22e32e50_0 .net "alu_src_EX", 0 0, v0x5cce22c09f30_0;  1 drivers
v0x5cce22e32f40_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e330f0_0 .net "flush_EX", 0 0, L_0x5cce22e74f80;  1 drivers
v0x5cce22e331e0_0 .net "flush_ID", 0 0, L_0x5cce22e74f10;  1 drivers
v0x5cce22e332d0_0 .net "forward_rs1_EX", 1 0, v0x5cce22be78e0_0;  1 drivers
v0x5cce22e33390_0 .net "forward_rs2_EX", 1 0, v0x5cce22be79a0_0;  1 drivers
v0x5cce22e33450_0 .net "i_addr_src_ID", 0 0, L_0x5cce22e56530;  alias, 1 drivers
v0x5cce22e334f0_0 .net "i_alu_ctrl_ID", 4 0, L_0x5cce22e5c910;  alias, 1 drivers
v0x5cce22e335b0_0 .net "i_alu_src_ID", 0 0, L_0x5cce22e53200;  alias, 1 drivers
v0x5cce22e33650_0 .net "i_branch_ID", 0 0, L_0x5cce22e4fe70;  alias, 1 drivers
v0x5cce22e336f0_0 .net "i_fence_ID", 0 0, L_0x5cce22e56d20;  alias, 1 drivers
v0x5cce22e337e0_0 .net "i_imm_src_ID", 2 0, L_0x5cce22e54360;  alias, 1 drivers
v0x5cce22e33930_0 .net "i_instr_IF", 31 0, L_0x5cce22e76160;  alias, 1 drivers
v0x5cce22e33b00_0 .net "i_jump_ID", 0 0, L_0x5cce22e4fba0;  alias, 1 drivers
v0x5cce22e33ba0_0 .net "i_mem_write_ID", 0 0, L_0x5cce22e51990;  alias, 1 drivers
v0x5cce22e33c40_0 .net "i_pc_src_EX", 0 0, L_0x5cce22e5cd00;  alias, 1 drivers
v0x5cce22e33ce0_0 .net "i_read_data_M", 31 0, L_0x5cce22e77d30;  alias, 1 drivers
v0x5cce22e33d80_0 .net "i_reg_write_ID", 0 0, L_0x5cce22e50fe0;  alias, 1 drivers
v0x5cce22e33e20_0 .net "i_result_src_ID", 1 0, L_0x5cce22e51b20;  alias, 1 drivers
v0x5cce22e33ec0_0 .net "imm_ex_ID", 31 0, v0x5cce22c471d0_0;  1 drivers
v0x5cce22e33f80_0 .net "imm_ext_EX", 31 0, v0x5cce22c10770_0;  1 drivers
v0x5cce22e340d0_0 .net "instr_ID", 31 0, v0x5cce22c20b50_0;  1 drivers
v0x5cce22e34190_0 .net "mem_write_EX", 0 0, v0x5cce22c108d0_0;  1 drivers
v0x5cce22e34230_0 .net "mem_write_M", 0 0, v0x5cce22d8e790_0;  1 drivers
v0x5cce22e342d0_0 .net "o_branch_EX", 0 0, v0x5cce22c09ff0_0;  alias, 1 drivers
v0x5cce22e34370_0 .net "o_data_addr_M", 31 0, L_0x5cce22e74550;  alias, 1 drivers
v0x5cce22e34430_0 .net "o_funct3", 2 0, L_0x5cce22e5d060;  alias, 1 drivers
v0x5cce22e34580_0 .net "o_funct_7_5", 0 0, L_0x5cce22e5d100;  alias, 1 drivers
v0x5cce22e346b0_0 .net "o_jump_EX", 0 0, v0x5cce22c10830_0;  alias, 1 drivers
v0x5cce22e34750_0 .net "o_mem_write_M", 0 0, L_0x5cce22e74630;  alias, 1 drivers
v0x5cce22e34810_0 .net "o_op", 4 0, L_0x5cce22e5cfc0;  alias, 1 drivers
v0x5cce22e348d0_0 .net "o_pc_IF", 31 0, v0x5cce22e314e0_0;  alias, 1 drivers
v0x5cce22e34990_0 .net "o_write_data_M", 31 0, L_0x5cce22e745c0;  alias, 1 drivers
v0x5cce22e34a70_0 .net "o_zero", 0 0, v0x5cce22e2e260_0;  alias, 1 drivers
v0x5cce22e34b10_0 .net "pc_EX", 31 0, v0x5cce22c10970_0;  1 drivers
v0x5cce22e34bd0_0 .net "pc_ID", 31 0, v0x5cce22c29650_0;  1 drivers
v0x5cce22e34c90_0 .net "pc_plus4_WB", 31 0, v0x5cce22c39e00_0;  1 drivers
v0x5cce22e34d50_0 .net "pc_target_EX", 31 0, L_0x5cce22e5d380;  1 drivers
v0x5cce22e34e10_0 .net "pc_target_M", 31 0, v0x5cce22d8b970_0;  1 drivers
v0x5cce22e34f20_0 .net "pc_target_WB", 31 0, v0x5cce22c39ee0_0;  1 drivers
v0x5cce22e34fe0_0 .net "pcplus4_EX", 31 0, v0x5cce22c10a10_0;  1 drivers
v0x5cce22e350d0_0 .net "pcplus4_ID", 31 0, v0x5cce22c29740_0;  1 drivers
v0x5cce22e351e0_0 .net "pcplus4_IF", 31 0, L_0x5cce22e5ceb0;  1 drivers
v0x5cce22e352a0_0 .net "pcplus4_M", 31 0, v0x5cce22d8b890_0;  1 drivers
v0x5cce22e353b0_0 .net "rd_EX", 3 0, v0x5cce22c10ad0_0;  1 drivers
v0x5cce22e35470_0 .net "rd_ID", 3 0, L_0x5cce22e5d1a0;  1 drivers
v0x5cce22e35580_0 .net "rd_M", 3 0, v0x5cce22d88a70_0;  1 drivers
v0x5cce22e35640_0 .net "rd_WB", 3 0, v0x5cce22c39fc0_0;  1 drivers
v0x5cce22e35790_0 .net "read_data_WB", 31 0, v0x5cce22c3a080_0;  1 drivers
v0x5cce22e35850_0 .net "reg_write_EX", 0 0, v0x5cce22c16810_0;  1 drivers
v0x5cce22e35940_0 .net "reg_write_M", 0 0, v0x5cce22d88b50_0;  1 drivers
v0x5cce22e359e0_0 .net "reg_write_WB", 0 0, v0x5cce22c40450_0;  1 drivers
v0x5cce22e35b10_0 .net "result_WB", 31 0, v0x5cce22e329e0_0;  1 drivers
v0x5cce22e35bd0_0 .net "result_src_EX", 1 0, v0x5cce22c168b0_0;  1 drivers
v0x5cce22e35c90_0 .net "result_src_M", 1 0, v0x5cce22d85c50_0;  1 drivers
v0x5cce22e35d50_0 .net "result_src_WB", 1 0, v0x5cce22c404f0_0;  1 drivers
v0x5cce22e35e60_0 .net "rs1Addr_EX", 3 0, v0x5cce22c169a0_0;  1 drivers
v0x5cce22e35f70_0 .net "rs1Addr_ID", 3 0, L_0x5cce22e5d240;  1 drivers
v0x5cce22e36030_0 .net "rs1_EX", 31 0, v0x5cce22c16a60_0;  1 drivers
v0x5cce22e360f0_0 .net "rs1_ID", 31 0, v0x5cce22c5d6c0_0;  1 drivers
v0x5cce22e361b0_0 .net "rs2Addr_EX", 3 0, v0x5cce22c16b40_0;  1 drivers
v0x5cce22e362c0_0 .net "rs2Addr_ID", 3 0, L_0x5cce22e5d2e0;  1 drivers
v0x5cce22e36380_0 .net "rs2_EX", 31 0, v0x5cce22c16c00_0;  1 drivers
v0x5cce22e36440_0 .net "rs2_ID", 31 0, v0x5cce22c64cc0_0;  1 drivers
v0x5cce22e36500_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e36630_0 .net "stall_ID", 0 0, L_0x5cce22e74ea0;  1 drivers
v0x5cce22e366d0_0 .net "stall_IF", 0 0, L_0x5cce22e74da0;  1 drivers
v0x5cce22e36770_0 .net "write_data_EX", 31 0, v0x5cce22e0b170_0;  1 drivers
v0x5cce22e368c0_0 .net "write_data_M", 31 0, v0x5cce22d85d30_0;  1 drivers
S_0x5cce22d64fd0 .scope module, "U_EX_MEM" "ex_mem" 9 241, 10 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x5cce22bf01d0 .param/l "DATA_WIDTH" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x5cce22bf0210 .param/l "REG_WIDTH" 0 10 22, +C4<00000000000000000000000000000100>;
v0x5cce22d9a000_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22d9a0c0_0 .net "i_alu_result_EX", 31 0, v0x5cce22e2e1a0_0;  alias, 1 drivers
v0x5cce22d97110_0 .net "i_mem_write_EX", 0 0, v0x5cce22c108d0_0;  alias, 1 drivers
v0x5cce22d971e0_0 .net "i_pc_plus4_EX", 31 0, v0x5cce22c10a10_0;  alias, 1 drivers
v0x5cce22d942f0_0 .net "i_pc_target_EX", 31 0, L_0x5cce22e5d380;  alias, 1 drivers
v0x5cce22d94420_0 .net "i_rd_EX", 3 0, v0x5cce22c10ad0_0;  alias, 1 drivers
v0x5cce22d914d0_0 .net "i_reg_write_EX", 0 0, v0x5cce22c16810_0;  alias, 1 drivers
v0x5cce22d91570_0 .net "i_result_src_EX", 1 0, v0x5cce22c168b0_0;  alias, 1 drivers
v0x5cce22d91650_0 .net "i_write_data_EX", 31 0, v0x5cce22e0b170_0;  alias, 1 drivers
v0x5cce22d8e6b0_0 .var "o_alu_result_M", 31 0;
v0x5cce22d8e790_0 .var "o_mem_write_M", 0 0;
v0x5cce22d8b890_0 .var "o_pc_plus4_M", 31 0;
v0x5cce22d8b970_0 .var "o_pc_target_M", 31 0;
v0x5cce22d88a70_0 .var "o_rd_M", 3 0;
v0x5cce22d88b50_0 .var "o_reg_write_M", 0 0;
v0x5cce22d85c50_0 .var "o_result_src_M", 1 0;
v0x5cce22d85d30_0 .var "o_write_data_M", 31 0;
E_0x5cce22ba26c0 .event posedge, v0x5cce22d9a000_0;
S_0x5cce22d65370 .scope module, "U_HAZARD_UNIT" "hazard_unit" 9 295, 11 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x5cce22d88c50 .param/l "REG_WIDTH" 0 11 21, +C4<00000000000000000000000000000100>;
L_0x5cce22e74aa0 .functor OR 2, L_0x5cce22e747d0, L_0x5cce22e74960, C4<00>, C4<00>;
L_0x5cce22e74bb0 .functor AND 2, v0x5cce22c168b0_0, L_0x5cce22e74aa0, C4<11>, C4<11>;
L_0x5cce22e74da0 .functor BUFZ 1, L_0x5cce22e74cb0, C4<0>, C4<0>, C4<0>;
L_0x5cce22e74ea0 .functor BUFZ 1, L_0x5cce22e74cb0, C4<0>, C4<0>, C4<0>;
L_0x5cce22e74f10 .functor BUFZ 1, L_0x5cce22e5cd00, C4<0>, C4<0>, C4<0>;
L_0x5cce22e74f80 .functor OR 1, L_0x5cce22e74cb0, L_0x5cce22e5cd00, C4<0>, C4<0>;
v0x5cce22d82ee0_0 .net *"_ivl_0", 0 0, L_0x5cce22e746a0;  1 drivers
L_0x72e9f87380b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d82fc0_0 .net *"_ivl_11", 0 0, L_0x72e9f87380b8;  1 drivers
v0x5cce22d80050_0 .net *"_ivl_12", 1 0, L_0x5cce22e74aa0;  1 drivers
v0x5cce22d80140_0 .net *"_ivl_14", 1 0, L_0x5cce22e74bb0;  1 drivers
v0x5cce22d7d1f0_0 .net *"_ivl_2", 1 0, L_0x5cce22e747d0;  1 drivers
L_0x72e9f8738070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cce22d7d300_0 .net *"_ivl_5", 0 0, L_0x72e9f8738070;  1 drivers
v0x5cce22ba67b0_0 .net *"_ivl_6", 0 0, L_0x5cce22e748c0;  1 drivers
v0x5cce22ba6870_0 .net *"_ivl_8", 1 0, L_0x5cce22e74960;  1 drivers
v0x5cce22ba6950_0 .net "i_pcSrc_EX", 0 0, L_0x5cce22e5cd00;  alias, 1 drivers
v0x5cce22ba69f0_0 .net "i_rdAddr_EX", 3 0, v0x5cce22c10ad0_0;  alias, 1 drivers
v0x5cce22bcb440_0 .net "i_rdAddr_M", 3 0, v0x5cce22d88a70_0;  alias, 1 drivers
v0x5cce22bcb510_0 .net "i_rdAddr_WB", 3 0, v0x5cce22c39fc0_0;  alias, 1 drivers
v0x5cce22bcb5d0_0 .net "i_reg_write_M", 0 0, v0x5cce22d88b50_0;  alias, 1 drivers
v0x5cce22bcb6a0_0 .net "i_reg_write_WB", 0 0, v0x5cce22c40450_0;  alias, 1 drivers
v0x5cce22bcb740_0 .net "i_result_src_EX", 1 0, v0x5cce22c168b0_0;  alias, 1 drivers
v0x5cce22bcb830_0 .net "i_rs1Addr_EX", 3 0, v0x5cce22c169a0_0;  alias, 1 drivers
v0x5cce22be11a0_0 .net "i_rs1Addr_ID", 3 0, L_0x5cce22e5d240;  alias, 1 drivers
v0x5cce22be1280_0 .net "i_rs2Addr_EX", 3 0, v0x5cce22c16b40_0;  alias, 1 drivers
v0x5cce22be1360_0 .net "i_rs2Addr_ID", 3 0, L_0x5cce22e5d2e0;  alias, 1 drivers
v0x5cce22be1440_0 .net "load_hazard_detect", 0 0, L_0x5cce22e74cb0;  1 drivers
v0x5cce22be1500_0 .net "o_flush_EX", 0 0, L_0x5cce22e74f80;  alias, 1 drivers
v0x5cce22be15c0_0 .net "o_flush_ID", 0 0, L_0x5cce22e74f10;  alias, 1 drivers
v0x5cce22be78e0_0 .var "o_forward_rs1_EX", 1 0;
v0x5cce22be79a0_0 .var "o_forward_rs2_EX", 1 0;
v0x5cce22be7a80_0 .net "o_stall_ID", 0 0, L_0x5cce22e74ea0;  alias, 1 drivers
v0x5cce22be7b40_0 .net "o_stall_IF", 0 0, L_0x5cce22e74da0;  alias, 1 drivers
E_0x5cce22ba2d70/0 .event edge, v0x5cce22be1280_0, v0x5cce22d88a70_0, v0x5cce22d88b50_0, v0x5cce22bcb510_0;
E_0x5cce22ba2d70/1 .event edge, v0x5cce22bcb6a0_0;
E_0x5cce22ba2d70 .event/or E_0x5cce22ba2d70/0, E_0x5cce22ba2d70/1;
E_0x5cce22b8d1d0/0 .event edge, v0x5cce22bcb830_0, v0x5cce22d88a70_0, v0x5cce22d88b50_0, v0x5cce22bcb510_0;
E_0x5cce22b8d1d0/1 .event edge, v0x5cce22bcb6a0_0;
E_0x5cce22b8d1d0 .event/or E_0x5cce22b8d1d0/0, E_0x5cce22b8d1d0/1;
L_0x5cce22e746a0 .cmp/eq 4, L_0x5cce22e5d240, v0x5cce22c10ad0_0;
L_0x5cce22e747d0 .concat [ 1 1 0 0], L_0x5cce22e746a0, L_0x72e9f8738070;
L_0x5cce22e748c0 .cmp/eq 4, L_0x5cce22e5d2e0, v0x5cce22c10ad0_0;
L_0x5cce22e74960 .concat [ 1 1 0 0], L_0x5cce22e748c0, L_0x72e9f87380b8;
L_0x5cce22e74cb0 .part L_0x5cce22e74bb0, 0, 1;
S_0x5cce22dd40c0 .scope module, "U_ID_EX" "id_ex" 9 187, 12 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x5cce22bbf0d0 .param/l "DATA_WIDTH" 0 12 21, +C4<00000000000000000000000000100000>;
P_0x5cce22bbf110 .param/l "REG_WIDTH" 0 12 22, +C4<00000000000000000000000000000100>;
v0x5cce22bef620_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22bef6f0_0 .net "i_alu_ctrl_ID", 4 0, L_0x5cce22e5c910;  alias, 1 drivers
v0x5cce22beda60_0 .net "i_alu_src_ID", 0 0, L_0x5cce22e53200;  alias, 1 drivers
v0x5cce22bedb50_0 .net "i_branch_ID", 0 0, L_0x5cce22e4fe70;  alias, 1 drivers
v0x5cce22bf7f40_0 .net "i_clear", 0 0, L_0x5cce22e74f80;  alias, 1 drivers
v0x5cce22bf8030_0 .net "i_imm_ex_ID", 31 0, v0x5cce22c471d0_0;  alias, 1 drivers
v0x5cce22bf80d0_0 .net "i_jump_ID", 0 0, L_0x5cce22e4fba0;  alias, 1 drivers
v0x5cce22bf81c0_0 .net "i_mem_write_ID", 0 0, L_0x5cce22e51990;  alias, 1 drivers
v0x5cce22bf82b0_0 .net "i_pc_ID", 31 0, v0x5cce22c29650_0;  alias, 1 drivers
v0x5cce22c05300_0 .net "i_pc_plus4_ID", 31 0, v0x5cce22c29740_0;  alias, 1 drivers
v0x5cce22c053c0_0 .net "i_rd_ID", 3 0, L_0x5cce22e5d1a0;  alias, 1 drivers
v0x5cce22c054a0_0 .net "i_reg_write_ID", 0 0, L_0x5cce22e50fe0;  alias, 1 drivers
v0x5cce22c05540_0 .net "i_result_src_ID", 1 0, L_0x5cce22e51b20;  alias, 1 drivers
v0x5cce22c05650_0 .net "i_rs1Addr_ID", 3 0, L_0x5cce22e5d240;  alias, 1 drivers
v0x5cce22c05710_0 .net "i_rs1_ID", 31 0, v0x5cce22c5d6c0_0;  alias, 1 drivers
v0x5cce22c09be0_0 .net "i_rs2Addr_ID", 3 0, L_0x5cce22e5d2e0;  alias, 1 drivers
v0x5cce22c09c80_0 .net "i_rs2_ID", 31 0, v0x5cce22c64cc0_0;  alias, 1 drivers
v0x5cce22c09e50_0 .var "o_alu_ctrl_EX", 4 0;
v0x5cce22c09f30_0 .var "o_alu_src_EX", 0 0;
v0x5cce22c09ff0_0 .var "o_branch_EX", 0 0;
v0x5cce22c10770_0 .var "o_imm_ex_EX", 31 0;
v0x5cce22c10830_0 .var "o_jump_EX", 0 0;
v0x5cce22c108d0_0 .var "o_mem_write_EX", 0 0;
v0x5cce22c10970_0 .var "o_pc_EX", 31 0;
v0x5cce22c10a10_0 .var "o_pc_plus4_EX", 31 0;
v0x5cce22c10ad0_0 .var "o_rd_EX", 3 0;
v0x5cce22c16810_0 .var "o_reg_write_EX", 0 0;
v0x5cce22c168b0_0 .var "o_result_src_EX", 1 0;
v0x5cce22c169a0_0 .var "o_rs1Addr_EX", 3 0;
v0x5cce22c16a60_0 .var "o_rs1_EX", 31 0;
v0x5cce22c16b40_0 .var "o_rs2Addr_EX", 3 0;
v0x5cce22c16c00_0 .var "o_rs2_EX", 31 0;
S_0x5cce22de01a0 .scope module, "U_IF_ID" "if_id" 9 154, 13 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x5cce22bed7c0 .param/l "DATA_WIDTH" 0 13 21, +C4<00000000000000000000000000100000>;
P_0x5cce22bed800 .param/l "REG_WIDTH" 0 13 22, +C4<00000000000000000000000000000100>;
v0x5cce22c1b410_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22c1b520_0 .net "i_flush_ID", 0 0, L_0x5cce22e74f10;  alias, 1 drivers
v0x5cce22c207f0_0 .net "i_instr_IF", 31 0, L_0x5cce22e76160;  alias, 1 drivers
v0x5cce22c208c0_0 .net "i_pc_IF", 31 0, v0x5cce22e314e0_0;  alias, 1 drivers
v0x5cce22c20980_0 .net "i_pcplus4_IF", 31 0, L_0x5cce22e5ceb0;  alias, 1 drivers
v0x5cce22c20ab0_0 .net "i_stall_ID", 0 0, L_0x5cce22e74ea0;  alias, 1 drivers
v0x5cce22c20b50_0 .var "o_instr_ID", 31 0;
v0x5cce22c29650_0 .var "o_pc_ID", 31 0;
v0x5cce22c29740_0 .var "o_pcplus4_ID", 31 0;
S_0x5cce22c29910 .scope module, "U_MEM_WB" "mem_wb" 9 267, 14 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x5cce22c7a6e0 .param/l "DATA_WIDTH" 0 14 21, +C4<00000000000000000000000000100000>;
P_0x5cce22c7a720 .param/l "REG_WIDTH" 0 14 22, +C4<00000000000000000000000000000100>;
v0x5cce22c7aa40_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22c7aae0_0 .net "i_alu_result_M", 31 0, v0x5cce22d8e6b0_0;  alias, 1 drivers
v0x5cce22c382a0_0 .net "i_pc_plus4_M", 31 0, v0x5cce22d8b890_0;  alias, 1 drivers
v0x5cce22c383a0_0 .net "i_pc_target_M", 31 0, v0x5cce22d8b970_0;  alias, 1 drivers
v0x5cce22c38470_0 .net "i_rd_M", 3 0, v0x5cce22d88a70_0;  alias, 1 drivers
v0x5cce22c38560_0 .net "i_read_data_M", 31 0, L_0x5cce22e77d30;  alias, 1 drivers
v0x5cce22c38620_0 .net "i_reg_write_M", 0 0, v0x5cce22d88b50_0;  alias, 1 drivers
v0x5cce22c39c80_0 .net "i_result_src_M", 1 0, v0x5cce22d85c50_0;  alias, 1 drivers
v0x5cce22c39d40_0 .var "o_alu_result_WB", 31 0;
v0x5cce22c39e00_0 .var "o_pc_plus4_WB", 31 0;
v0x5cce22c39ee0_0 .var "o_pc_target_WB", 31 0;
v0x5cce22c39fc0_0 .var "o_rd_WB", 3 0;
v0x5cce22c3a080_0 .var "o_read_data_WB", 31 0;
v0x5cce22c40450_0 .var "o_reg_write_WB", 0 0;
v0x5cce22c404f0_0 .var "o_result_src_WB", 1 0;
S_0x5cce22c46e20 .scope module, "U_STAGE_DECODE" "stage_decode" 9 167, 15 24 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x5cce22c64f90_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22c65050_0 .net "i_data_WB", 31 0, v0x5cce22e329e0_0;  alias, 1 drivers
v0x5cce22b68cf0_0 .net "i_imm_src_ID", 2 0, L_0x5cce22e54360;  alias, 1 drivers
v0x5cce22b68d90_0 .net "i_instr_ID", 31 0, v0x5cce22c20b50_0;  alias, 1 drivers
v0x5cce22b68e50_0 .net "i_rd_WB", 3 0, v0x5cce22c39fc0_0;  alias, 1 drivers
v0x5cce22b68f60_0 .net "i_rst_ID", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22b69000_0 .net "i_write_en_WB", 0 0, v0x5cce22c40450_0;  alias, 1 drivers
v0x5cce22b690a0_0 .net "o_funct3", 2 0, L_0x5cce22e5d060;  alias, 1 drivers
v0x5cce22e09bc0_0 .net "o_funct_7_5", 0 0, L_0x5cce22e5d100;  alias, 1 drivers
v0x5cce22e09cf0_0 .net "o_imm_ex_ID", 31 0, v0x5cce22c471d0_0;  alias, 1 drivers
v0x5cce22e09d90_0 .net "o_op", 4 0, L_0x5cce22e5cfc0;  alias, 1 drivers
v0x5cce22e09e30_0 .net "o_rd_ID", 3 0, L_0x5cce22e5d1a0;  alias, 1 drivers
v0x5cce22e09ed0_0 .net "o_rs1Addr_ID", 3 0, L_0x5cce22e5d240;  alias, 1 drivers
v0x5cce22e09f70_0 .net "o_rs1_ID", 31 0, v0x5cce22c5d6c0_0;  alias, 1 drivers
v0x5cce22e0a010_0 .net "o_rs2Addr_ID", 3 0, L_0x5cce22e5d2e0;  alias, 1 drivers
v0x5cce22e0a120_0 .net "o_rs2_ID", 31 0, v0x5cce22c64cc0_0;  alias, 1 drivers
L_0x5cce22e5cf20 .part v0x5cce22c20b50_0, 7, 25;
L_0x5cce22e5cfc0 .part v0x5cce22c20b50_0, 2, 5;
L_0x5cce22e5d060 .part v0x5cce22c20b50_0, 12, 3;
L_0x5cce22e5d100 .part v0x5cce22c20b50_0, 30, 1;
L_0x5cce22e5d1a0 .part v0x5cce22c20b50_0, 7, 4;
L_0x5cce22e5d240 .part v0x5cce22c20b50_0, 15, 4;
L_0x5cce22e5d2e0 .part v0x5cce22c20b50_0, 20, 4;
S_0x5cce22c4d430 .scope module, "U_EXTEND_UNIT" "extend_unit" 15 76, 16 24 0, S_0x5cce22c46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x5cce22c4d690_0 .net "i_imm_ID", 24 0, L_0x5cce22e5cf20;  1 drivers
v0x5cce22c4d790_0 .net "i_imm_src_ID", 2 0, L_0x5cce22e54360;  alias, 1 drivers
v0x5cce22c471d0_0 .var "o_imm_ex_ID", 31 0;
E_0x5cce22e07700 .event edge, v0x5cce22c4d690_0, v0x5cce22dbc9d0_0;
S_0x5cce22c4fa30 .scope module, "U_REGISTER_FILE" "register_file" 15 86, 17 21 0, S_0x5cce22c46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x5cce22c4fc10 .param/l "DATA_WIDTH" 0 17 22, +C4<00000000000000000000000000100000>;
P_0x5cce22c4fc50 .param/l "INDEX_WIDTH" 0 17 24, +C4<00000000000000000000000000000100>;
P_0x5cce22c4fc90 .param/l "NUM_REGS" 0 17 23, +C4<00000000000000000000000000010000>;
v0x5cce22c536d0_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22c53790_0 .net "i_data_WB", 31 0, v0x5cce22e329e0_0;  alias, 1 drivers
v0x5cce22c5d320_0 .net "i_instr_ID", 31 0, v0x5cce22c20b50_0;  alias, 1 drivers
v0x5cce22c5d420_0 .net "i_rd_WB", 3 0, v0x5cce22c39fc0_0;  alias, 1 drivers
v0x5cce22c5d4c0_0 .net "i_rst_ID", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22c5d5d0_0 .net "i_write_en_WB", 0 0, v0x5cce22c40450_0;  alias, 1 drivers
v0x5cce22c5d6c0_0 .var "o_rs1_ID", 31 0;
v0x5cce22c64cc0_0 .var "o_rs2_ID", 31 0;
v0x5cce22c64d60 .array "registers", 0 15, 31 0;
E_0x5cce22c408b0 .event negedge, v0x5cce22d9a000_0;
S_0x5cce22c533d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 17 61, 17 61 0, S_0x5cce22c4fa30;
 .timescale 0 0;
v0x5cce22c535d0_0 .var/i "i", 31 0;
S_0x5cce22e0a4c0 .scope module, "U_STAGE_EXECUTE" "stage_execute" 9 223, 18 21 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x5cce22c46fb0 .param/l "DATA_WIDTH" 0 18 21, +C4<00000000000000000000000000100000>;
P_0x5cce22c46ff0 .param/l "REG_WIDTH" 0 18 22, +C4<00000000000000000000000000000100>;
v0x5cce22e2fbf0_0 .net "i_alu_ctrl_EX", 4 0, v0x5cce22c09e50_0;  alias, 1 drivers
v0x5cce22e2fd00_0 .net "i_alu_result_M", 31 0, v0x5cce22d8e6b0_0;  alias, 1 drivers
v0x5cce22e2fdc0_0 .net "i_alu_src_EX", 0 0, v0x5cce22c09f30_0;  alias, 1 drivers
v0x5cce22e2fe60_0 .net "i_forward_rs1_EX", 1 0, v0x5cce22be78e0_0;  alias, 1 drivers
v0x5cce22e2ff50_0 .net "i_forward_rs2_EX", 1 0, v0x5cce22be79a0_0;  alias, 1 drivers
v0x5cce22e300b0_0 .net "i_imm_ext_EX", 31 0, v0x5cce22c10770_0;  alias, 1 drivers
v0x5cce22e30170_0 .net "i_pc_EX", 31 0, v0x5cce22c10970_0;  alias, 1 drivers
v0x5cce22e30280_0 .net "i_rd1_EX", 31 0, v0x5cce22c16a60_0;  alias, 1 drivers
v0x5cce22e30390_0 .net "i_rd2_EX", 31 0, v0x5cce22c16c00_0;  alias, 1 drivers
v0x5cce22e304e0_0 .net "i_result_WB", 31 0, v0x5cce22e329e0_0;  alias, 1 drivers
v0x5cce22e30630_0 .net "o_alu_result_EX", 31 0, v0x5cce22e2e1a0_0;  alias, 1 drivers
v0x5cce22e306f0_0 .net "o_equal_EX", 0 0, v0x5cce22e2e260_0;  alias, 1 drivers
v0x5cce22e307e0_0 .net "o_pc_target_EX", 31 0, L_0x5cce22e5d380;  alias, 1 drivers
v0x5cce22e308f0_0 .net "o_write_data_EX", 31 0, v0x5cce22e0b170_0;  alias, 1 drivers
v0x5cce22e309b0_0 .net "srcA_EX", 31 0, v0x5cce22e2f3c0_0;  1 drivers
v0x5cce22e30a70_0 .net "srcB_EX", 31 0, L_0x5cce22e74390;  1 drivers
S_0x5cce22e0a930 .scope module, "U2_MUX_4X1" "mux_4x1" 18 96, 19 20 0, S_0x5cce22e0a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x5cce22e0aca0_0 .net "i_a", 31 0, v0x5cce22c16c00_0;  alias, 1 drivers
v0x5cce22e0ad80_0 .net "i_b", 31 0, v0x5cce22e329e0_0;  alias, 1 drivers
v0x5cce22e0ae90_0 .net "i_c", 31 0, v0x5cce22d8e6b0_0;  alias, 1 drivers
o0x72e9f87849e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cce22e0af80_0 .net "i_d", 31 0, o0x72e9f87849e8;  0 drivers
v0x5cce22e0b060_0 .net "i_sel", 1 0, v0x5cce22be79a0_0;  alias, 1 drivers
v0x5cce22e0b170_0 .var "o_mux", 31 0;
E_0x5cce22e0ac10/0 .event edge, v0x5cce22be79a0_0, v0x5cce22c16c00_0, v0x5cce22c53790_0, v0x5cce22d8e6b0_0;
E_0x5cce22e0ac10/1 .event edge, v0x5cce22e0af80_0;
E_0x5cce22e0ac10 .event/or E_0x5cce22e0ac10/0, E_0x5cce22e0ac10/1;
S_0x5cce22e0b2f0 .scope module, "U_ALU" "alu" 18 80, 20 20 0, S_0x5cce22e0a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x5cce22e0b4f0 .param/l "ADD" 1 20 44, C4<00011>;
P_0x5cce22e0b530 .param/l "AND" 1 20 41, C4<00000>;
P_0x5cce22e0b570 .param/l "AUIPC" 1 20 58, C4<10001>;
P_0x5cce22e0b5b0 .param/l "BEQ" 1 20 51, C4<01010>;
P_0x5cce22e0b5f0 .param/l "BGE" 1 20 55, C4<01110>;
P_0x5cce22e0b630 .param/l "BGEU" 1 20 56, C4<01111>;
P_0x5cce22e0b670 .param/l "BLT" 1 20 53, C4<01100>;
P_0x5cce22e0b6b0 .param/l "BLTU" 1 20 54, C4<01101>;
P_0x5cce22e0b6f0 .param/l "BNE" 1 20 52, C4<01011>;
P_0x5cce22e0b730 .param/l "EBREAK" 1 20 61, C4<10100>;
P_0x5cce22e0b770 .param/l "ECALL" 1 20 60, C4<10011>;
P_0x5cce22e0b7b0 .param/l "FENCE" 1 20 59, C4<10010>;
P_0x5cce22e0b7f0 .param/l "LUI" 1 20 57, C4<10000>;
P_0x5cce22e0b830 .param/l "OR" 1 20 42, C4<00001>;
P_0x5cce22e0b870 .param/l "SLL" 1 20 46, C4<00101>;
P_0x5cce22e0b8b0 .param/l "SLT" 1 20 48, C4<00111>;
P_0x5cce22e0b8f0 .param/l "SLTU" 1 20 49, C4<01000>;
P_0x5cce22e0b930 .param/l "SRA" 1 20 50, C4<01001>;
P_0x5cce22e0b970 .param/l "SRL" 1 20 47, C4<00110>;
P_0x5cce22e0b9b0 .param/l "SUB" 1 20 45, C4<00100>;
P_0x5cce22e0b9f0 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
P_0x5cce22e0ba30 .param/l "XOR" 1 20 43, C4<00010>;
L_0x5cce22e5d4b0 .functor NOT 32, L_0x5cce22e74390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5cce22e2dc60_0 .net "adder_result", 31 0, L_0x5cce22e74280;  1 drivers
v0x5cce22e2dd40_0 .var "cin", 0 0;
v0x5cce22e2de30_0 .net "i_alu_ctrl_EX", 4 0, v0x5cce22c09e50_0;  alias, 1 drivers
v0x5cce22e2df00_0 .net "i_rd1_EX", 31 0, v0x5cce22e2f3c0_0;  alias, 1 drivers
v0x5cce22e2dfd0_0 .net "i_rd2_EX", 31 0, L_0x5cce22e74390;  alias, 1 drivers
v0x5cce22e2e0c0_0 .net "not_i_rd2_EX", 31 0, L_0x5cce22e5d4b0;  1 drivers
v0x5cce22e2e1a0_0 .var "o_alu_result_EX", 31 0;
v0x5cce22e2e260_0 .var "o_equal_EX", 0 0;
v0x5cce22e2e330_0 .var "rd2_operand", 31 0;
E_0x5cce22e0ab30/0 .event edge, v0x5cce22c09e50_0, v0x5cce22e2d6a0_0, v0x5cce22e2dfd0_0, v0x5cce22e2dad0_0;
E_0x5cce22e0ab30/1 .event edge, v0x5cce22e2e0c0_0;
E_0x5cce22e0ab30 .event/or E_0x5cce22e0ab30/0, E_0x5cce22e0ab30/1;
S_0x5cce22e0c430 .scope module, "U_ADDER" "adder" 20 80, 21 20 0, S_0x5cce22e0b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x5cce22e0c630 .param/l "WIDTH" 0 21 21, +C4<00000000000000000000000000100000>;
L_0x5cce22e74280 .functor BUFZ 32, L_0x5cce22e72ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x72e9f878a358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5cce22e2d5a0_0 name=_ivl_226
v0x5cce22e2d6a0_0 .net "a", 31 0, v0x5cce22e2f3c0_0;  alias, 1 drivers
v0x5cce22e2d780_0 .net "b", 31 0, v0x5cce22e2e330_0;  1 drivers
v0x5cce22e2d840_0 .net "carry", 31 0, L_0x5cce22e89270;  1 drivers
v0x5cce22e2d920_0 .net "cin", 0 0, v0x5cce22e2dd40_0;  1 drivers
v0x5cce22e2da10_0 .net "internal_sum", 31 0, L_0x5cce22e72ec0;  1 drivers
v0x5cce22e2dad0_0 .net "sum", 31 0, L_0x5cce22e74280;  alias, 1 drivers
L_0x5cce22e5d8c0 .part v0x5cce22e2f3c0_0, 0, 1;
L_0x5cce22e5da80 .part v0x5cce22e2e330_0, 0, 1;
L_0x5cce22e5e0a0 .part v0x5cce22e2f3c0_0, 1, 1;
L_0x5cce22e5e1d0 .part v0x5cce22e2e330_0, 1, 1;
L_0x5cce22e5e300 .part L_0x5cce22e89270, 0, 1;
L_0x5cce22e5e8d0 .part v0x5cce22e2f3c0_0, 2, 1;
L_0x5cce22e5ea00 .part v0x5cce22e2e330_0, 2, 1;
L_0x5cce22e5ebc0 .part L_0x5cce22e89270, 1, 1;
L_0x5cce22e5f1e0 .part v0x5cce22e2f3c0_0, 3, 1;
L_0x5cce22e5f310 .part v0x5cce22e2e330_0, 3, 1;
L_0x5cce22e5f4a0 .part L_0x5cce22e89270, 2, 1;
L_0x5cce22e5fa20 .part v0x5cce22e2f3c0_0, 4, 1;
L_0x5cce22e5fbc0 .part v0x5cce22e2e330_0, 4, 1;
L_0x5cce22e5fc60 .part L_0x5cce22e89270, 3, 1;
L_0x5cce22e60280 .part v0x5cce22e2f3c0_0, 5, 1;
L_0x5cce22e603b0 .part v0x5cce22e2e330_0, 5, 1;
L_0x5cce22e60570 .part L_0x5cce22e89270, 4, 1;
L_0x5cce22e60b40 .part v0x5cce22e2f3c0_0, 6, 1;
L_0x5cce22e60d10 .part v0x5cce22e2e330_0, 6, 1;
L_0x5cce22e60db0 .part L_0x5cce22e89270, 5, 1;
L_0x5cce22e60c70 .part v0x5cce22e2f3c0_0, 7, 1;
L_0x5cce22e61430 .part v0x5cce22e2e330_0, 7, 1;
L_0x5cce22e61620 .part L_0x5cce22e89270, 6, 1;
L_0x5cce22e61bf0 .part v0x5cce22e2f3c0_0, 8, 1;
L_0x5cce22e61df0 .part v0x5cce22e2e330_0, 8, 1;
L_0x5cce22e61f20 .part L_0x5cce22e89270, 7, 1;
L_0x5cce22e626e0 .part v0x5cce22e2f3c0_0, 9, 1;
L_0x5cce22e62780 .part v0x5cce22e2e330_0, 9, 1;
L_0x5cce22e629a0 .part L_0x5cce22e89270, 8, 1;
L_0x5cce22e62f70 .part v0x5cce22e2f3c0_0, 10, 1;
L_0x5cce22e631a0 .part v0x5cce22e2e330_0, 10, 1;
L_0x5cce22e632d0 .part L_0x5cce22e89270, 9, 1;
L_0x5cce22e639f0 .part v0x5cce22e2f3c0_0, 11, 1;
L_0x5cce22e63b20 .part v0x5cce22e2e330_0, 11, 1;
L_0x5cce22e63d70 .part L_0x5cce22e89270, 10, 1;
L_0x5cce22e643b0 .part v0x5cce22e2f3c0_0, 12, 1;
L_0x5cce22e63c50 .part v0x5cce22e2e330_0, 12, 1;
L_0x5cce22e648b0 .part L_0x5cce22e89270, 11, 1;
L_0x5cce22e64fc0 .part v0x5cce22e2f3c0_0, 13, 1;
L_0x5cce22e650f0 .part v0x5cce22e2e330_0, 13, 1;
L_0x5cce22e65370 .part L_0x5cce22e89270, 12, 1;
L_0x5cce22e659e0 .part v0x5cce22e2f3c0_0, 14, 1;
L_0x5cce22e65c70 .part v0x5cce22e2e330_0, 14, 1;
L_0x5cce22e65fb0 .part L_0x5cce22e89270, 13, 1;
L_0x5cce22e66790 .part v0x5cce22e2f3c0_0, 15, 1;
L_0x5cce22e668c0 .part v0x5cce22e2e330_0, 15, 1;
L_0x5cce22e66b70 .part L_0x5cce22e89270, 14, 1;
L_0x5cce22e671e0 .part v0x5cce22e2f3c0_0, 16, 1;
L_0x5cce22e674a0 .part v0x5cce22e2e330_0, 16, 1;
L_0x5cce22e675d0 .part L_0x5cce22e89270, 15, 1;
L_0x5cce22e67ff0 .part v0x5cce22e2f3c0_0, 17, 1;
L_0x5cce22e68120 .part v0x5cce22e2e330_0, 17, 1;
L_0x5cce22e68400 .part L_0x5cce22e89270, 16, 1;
L_0x5cce22e68a70 .part v0x5cce22e2f3c0_0, 18, 1;
L_0x5cce22e68d60 .part v0x5cce22e2e330_0, 18, 1;
L_0x5cce22e68e90 .part L_0x5cce22e89270, 17, 1;
L_0x5cce22e696d0 .part v0x5cce22e2f3c0_0, 19, 1;
L_0x5cce22e69800 .part v0x5cce22e2e330_0, 19, 1;
L_0x5cce22e69b10 .part L_0x5cce22e89270, 18, 1;
L_0x5cce22e6a180 .part v0x5cce22e2f3c0_0, 20, 1;
L_0x5cce22e6a4a0 .part v0x5cce22e2e330_0, 20, 1;
L_0x5cce22e6a5d0 .part L_0x5cce22e89270, 19, 1;
L_0x5cce22e6ae40 .part v0x5cce22e2f3c0_0, 21, 1;
L_0x5cce22e6af70 .part v0x5cce22e2e330_0, 21, 1;
L_0x5cce22e6b2b0 .part L_0x5cce22e89270, 20, 1;
L_0x5cce22e6b920 .part v0x5cce22e2f3c0_0, 22, 1;
L_0x5cce22e6bc70 .part v0x5cce22e2e330_0, 22, 1;
L_0x5cce22e6bda0 .part L_0x5cce22e89270, 21, 1;
L_0x5cce22e6c640 .part v0x5cce22e2f3c0_0, 23, 1;
L_0x5cce22e6c770 .part v0x5cce22e2e330_0, 23, 1;
L_0x5cce22e6cae0 .part L_0x5cce22e89270, 22, 1;
L_0x5cce22e6d150 .part v0x5cce22e2f3c0_0, 24, 1;
L_0x5cce22e6d4d0 .part v0x5cce22e2e330_0, 24, 1;
L_0x5cce22e6d600 .part L_0x5cce22e89270, 23, 1;
L_0x5cce22e6ded0 .part v0x5cce22e2f3c0_0, 25, 1;
L_0x5cce22e6e000 .part v0x5cce22e2e330_0, 25, 1;
L_0x5cce22e6e3a0 .part L_0x5cce22e89270, 24, 1;
L_0x5cce22e6ea10 .part v0x5cce22e2f3c0_0, 26, 1;
L_0x5cce22e6edc0 .part v0x5cce22e2e330_0, 26, 1;
L_0x5cce22e6eef0 .part L_0x5cce22e89270, 25, 1;
L_0x5cce22e6f7f0 .part v0x5cce22e2f3c0_0, 27, 1;
L_0x5cce22e6f920 .part v0x5cce22e2e330_0, 27, 1;
L_0x5cce22e6fcf0 .part L_0x5cce22e89270, 26, 1;
L_0x5cce22e70360 .part v0x5cce22e2f3c0_0, 28, 1;
L_0x5cce22e70b50 .part v0x5cce22e2e330_0, 28, 1;
L_0x5cce22e70c80 .part L_0x5cce22e89270, 27, 1;
L_0x5cce22e715b0 .part v0x5cce22e2f3c0_0, 29, 1;
L_0x5cce22e716e0 .part v0x5cce22e2e330_0, 29, 1;
L_0x5cce22e71ae0 .part L_0x5cce22e89270, 28, 1;
L_0x5cce22e72150 .part v0x5cce22e2f3c0_0, 30, 1;
L_0x5cce22e72560 .part v0x5cce22e2e330_0, 30, 1;
L_0x5cce22e72aa0 .part L_0x5cce22e89270, 29, 1;
LS_0x5cce22e72ec0_0_0 .concat8 [ 1 1 1 1], L_0x5cce22e5d590, L_0x5cce22e5dc20, L_0x5cce22e5e4a0, L_0x5cce22e5edb0;
LS_0x5cce22e72ec0_0_4 .concat8 [ 1 1 1 1], L_0x5cce22e5f640, L_0x5cce22e5fea0, L_0x5cce22e60710, L_0x5cce22e60f70;
LS_0x5cce22e72ec0_0_8 .concat8 [ 1 1 1 1], L_0x5cce22e617c0, L_0x5cce22e622b0, L_0x5cce22e62b40, L_0x5cce22e63580;
LS_0x5cce22e72ec0_0_12 .concat8 [ 1 1 1 1], L_0x5cce22e63f10, L_0x5cce22e64b20, L_0x5cce22e65510, L_0x5cce22e662c0;
LS_0x5cce22e72ec0_0_16 .concat8 [ 1 1 1 1], L_0x5cce22e66d10, L_0x5cce22e67b20, L_0x5cce22e685a0, L_0x5cce22e69200;
LS_0x5cce22e72ec0_0_20 .concat8 [ 1 1 1 1], L_0x5cce22e69cb0, L_0x5cce22e6a970, L_0x5cce22e6b450, L_0x5cce22e6c170;
LS_0x5cce22e72ec0_0_24 .concat8 [ 1 1 1 1], L_0x5cce22e6cc80, L_0x5cce22e6da00, L_0x5cce22e6e540, L_0x5cce22e6f320;
LS_0x5cce22e72ec0_0_28 .concat8 [ 1 1 1 1], L_0x5cce22e6fe90, L_0x5cce22e710e0, L_0x5cce22e71c80, L_0x5cce22e74120;
LS_0x5cce22e72ec0_1_0 .concat8 [ 4 4 4 4], LS_0x5cce22e72ec0_0_0, LS_0x5cce22e72ec0_0_4, LS_0x5cce22e72ec0_0_8, LS_0x5cce22e72ec0_0_12;
LS_0x5cce22e72ec0_1_4 .concat8 [ 4 4 4 4], LS_0x5cce22e72ec0_0_16, LS_0x5cce22e72ec0_0_20, LS_0x5cce22e72ec0_0_24, LS_0x5cce22e72ec0_0_28;
L_0x5cce22e72ec0 .concat8 [ 16 16 0 0], LS_0x5cce22e72ec0_1_0, LS_0x5cce22e72ec0_1_4;
L_0x5cce22e73820 .part v0x5cce22e2f3c0_0, 31, 1;
L_0x5cce22e73bc0 .part v0x5cce22e2e330_0, 31, 1;
L_0x5cce22e73d70 .part L_0x5cce22e89270, 30, 1;
LS_0x5cce22e89270_0_0 .concat [ 1 1 1 1], L_0x5cce22e5d850, L_0x5cce22e5df90, L_0x5cce22e5e7c0, L_0x5cce22e5f0d0;
LS_0x5cce22e89270_0_4 .concat [ 1 1 1 1], L_0x5cce22e5f910, L_0x5cce22e60170, L_0x5cce22e60a30, L_0x5cce22e61290;
LS_0x5cce22e89270_0_8 .concat [ 1 1 1 1], L_0x5cce22e61ae0, L_0x5cce22e625d0, L_0x5cce22e62e60, L_0x5cce22e638e0;
LS_0x5cce22e89270_0_12 .concat [ 1 1 1 1], L_0x5cce22e642a0, L_0x5cce22e64eb0, L_0x5cce22e658d0, L_0x5cce22e66680;
LS_0x5cce22e89270_0_16 .concat [ 1 1 1 1], L_0x5cce22e670d0, L_0x5cce22e67ee0, L_0x5cce22e68960, L_0x5cce22e695c0;
LS_0x5cce22e89270_0_20 .concat [ 1 1 1 1], L_0x5cce22e6a070, L_0x5cce22e6ad30, L_0x5cce22e6b810, L_0x5cce22e6c530;
LS_0x5cce22e89270_0_24 .concat [ 1 1 1 1], L_0x5cce22e6d040, L_0x5cce22e6ddc0, L_0x5cce22e6e900, L_0x5cce22e6f6e0;
LS_0x5cce22e89270_0_28 .concat [ 1 1 1 1], L_0x5cce22e70250, L_0x5cce22e714a0, L_0x5cce22e72040, o0x72e9f878a358;
LS_0x5cce22e89270_1_0 .concat [ 4 4 4 4], LS_0x5cce22e89270_0_0, LS_0x5cce22e89270_0_4, LS_0x5cce22e89270_0_8, LS_0x5cce22e89270_0_12;
LS_0x5cce22e89270_1_4 .concat [ 4 4 4 4], LS_0x5cce22e89270_0_16, LS_0x5cce22e89270_0_20, LS_0x5cce22e89270_0_24, LS_0x5cce22e89270_0_28;
L_0x5cce22e89270 .concat [ 16 16 0 0], LS_0x5cce22e89270_1_0, LS_0x5cce22e89270_1_4;
S_0x5cce22e0c6d0 .scope generate, "genblk1[0]" "genblk1[0]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e0c8f0 .param/l "i" 0 21 34, +C4<00>;
S_0x5cce22e0c9d0 .scope generate, "genblk2" "genblk2" 21 35, 21 35 0, S_0x5cce22e0c6d0;
 .timescale 0 0;
S_0x5cce22e0cbb0 .scope module, "FA0" "full_adder" 21 36, 22 20 0, S_0x5cce22e0c9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5d520 .functor XOR 1, L_0x5cce22e5d8c0, L_0x5cce22e5da80, C4<0>, C4<0>;
L_0x5cce22e5d590 .functor XOR 1, L_0x5cce22e5d520, v0x5cce22e2dd40_0, C4<0>, C4<0>;
L_0x5cce22e5d600 .functor AND 1, L_0x5cce22e5d8c0, L_0x5cce22e5da80, C4<1>, C4<1>;
L_0x5cce22e5d670 .functor AND 1, L_0x5cce22e5da80, v0x5cce22e2dd40_0, C4<1>, C4<1>;
L_0x5cce22e5d770 .functor OR 1, L_0x5cce22e5d600, L_0x5cce22e5d670, C4<0>, C4<0>;
L_0x5cce22e5d7e0 .functor AND 1, L_0x5cce22e5d8c0, v0x5cce22e2dd40_0, C4<1>, C4<1>;
L_0x5cce22e5d850 .functor OR 1, L_0x5cce22e5d770, L_0x5cce22e5d7e0, C4<0>, C4<0>;
v0x5cce22e0cde0_0 .net *"_ivl_0", 0 0, L_0x5cce22e5d520;  1 drivers
v0x5cce22e0cee0_0 .net *"_ivl_10", 0 0, L_0x5cce22e5d7e0;  1 drivers
v0x5cce22e0cfc0_0 .net *"_ivl_4", 0 0, L_0x5cce22e5d600;  1 drivers
v0x5cce22e0d0b0_0 .net *"_ivl_6", 0 0, L_0x5cce22e5d670;  1 drivers
v0x5cce22e0d190_0 .net *"_ivl_8", 0 0, L_0x5cce22e5d770;  1 drivers
v0x5cce22e0d2c0_0 .net "a", 0 0, L_0x5cce22e5d8c0;  1 drivers
v0x5cce22e0d380_0 .net "b", 0 0, L_0x5cce22e5da80;  1 drivers
v0x5cce22e0d440_0 .net "cin", 0 0, v0x5cce22e2dd40_0;  alias, 1 drivers
v0x5cce22e0d500_0 .net "cout", 0 0, L_0x5cce22e5d850;  1 drivers
v0x5cce22e0d5c0_0 .net "sum", 0 0, L_0x5cce22e5d590;  1 drivers
S_0x5cce22e0d720 .scope generate, "genblk1[1]" "genblk1[1]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e0d8f0 .param/l "i" 0 21 34, +C4<01>;
S_0x5cce22e0d9b0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e0d720;
 .timescale 0 0;
S_0x5cce22e0db90 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e0d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5dbb0 .functor XOR 1, L_0x5cce22e5e0a0, L_0x5cce22e5e1d0, C4<0>, C4<0>;
L_0x5cce22e5dc20 .functor XOR 1, L_0x5cce22e5dbb0, L_0x5cce22e5e300, C4<0>, C4<0>;
L_0x5cce22e5dc90 .functor AND 1, L_0x5cce22e5e0a0, L_0x5cce22e5e1d0, C4<1>, C4<1>;
L_0x5cce22e5dd50 .functor AND 1, L_0x5cce22e5e1d0, L_0x5cce22e5e300, C4<1>, C4<1>;
L_0x5cce22e5de10 .functor OR 1, L_0x5cce22e5dc90, L_0x5cce22e5dd50, C4<0>, C4<0>;
L_0x5cce22e5df20 .functor AND 1, L_0x5cce22e5e0a0, L_0x5cce22e5e300, C4<1>, C4<1>;
L_0x5cce22e5df90 .functor OR 1, L_0x5cce22e5de10, L_0x5cce22e5df20, C4<0>, C4<0>;
v0x5cce22e0dd90_0 .net *"_ivl_0", 0 0, L_0x5cce22e5dbb0;  1 drivers
v0x5cce22e0de90_0 .net *"_ivl_10", 0 0, L_0x5cce22e5df20;  1 drivers
v0x5cce22e0df70_0 .net *"_ivl_4", 0 0, L_0x5cce22e5dc90;  1 drivers
v0x5cce22e0e060_0 .net *"_ivl_6", 0 0, L_0x5cce22e5dd50;  1 drivers
v0x5cce22e0e140_0 .net *"_ivl_8", 0 0, L_0x5cce22e5de10;  1 drivers
v0x5cce22e0e270_0 .net "a", 0 0, L_0x5cce22e5e0a0;  1 drivers
v0x5cce22e0e330_0 .net "b", 0 0, L_0x5cce22e5e1d0;  1 drivers
v0x5cce22e0e3f0_0 .net "cin", 0 0, L_0x5cce22e5e300;  1 drivers
v0x5cce22e0e4b0_0 .net "cout", 0 0, L_0x5cce22e5df90;  1 drivers
v0x5cce22e0e600_0 .net "sum", 0 0, L_0x5cce22e5dc20;  1 drivers
S_0x5cce22e0e760 .scope generate, "genblk1[2]" "genblk1[2]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e0e910 .param/l "i" 0 21 34, +C4<010>;
S_0x5cce22e0e9d0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e0e760;
 .timescale 0 0;
S_0x5cce22e0ebb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e0e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5e430 .functor XOR 1, L_0x5cce22e5e8d0, L_0x5cce22e5ea00, C4<0>, C4<0>;
L_0x5cce22e5e4a0 .functor XOR 1, L_0x5cce22e5e430, L_0x5cce22e5ebc0, C4<0>, C4<0>;
L_0x5cce22e5e510 .functor AND 1, L_0x5cce22e5e8d0, L_0x5cce22e5ea00, C4<1>, C4<1>;
L_0x5cce22e5e580 .functor AND 1, L_0x5cce22e5ea00, L_0x5cce22e5ebc0, C4<1>, C4<1>;
L_0x5cce22e5e640 .functor OR 1, L_0x5cce22e5e510, L_0x5cce22e5e580, C4<0>, C4<0>;
L_0x5cce22e5e750 .functor AND 1, L_0x5cce22e5e8d0, L_0x5cce22e5ebc0, C4<1>, C4<1>;
L_0x5cce22e5e7c0 .functor OR 1, L_0x5cce22e5e640, L_0x5cce22e5e750, C4<0>, C4<0>;
v0x5cce22e0ede0_0 .net *"_ivl_0", 0 0, L_0x5cce22e5e430;  1 drivers
v0x5cce22e0eee0_0 .net *"_ivl_10", 0 0, L_0x5cce22e5e750;  1 drivers
v0x5cce22e0efc0_0 .net *"_ivl_4", 0 0, L_0x5cce22e5e510;  1 drivers
v0x5cce22e0f0b0_0 .net *"_ivl_6", 0 0, L_0x5cce22e5e580;  1 drivers
v0x5cce22e0f190_0 .net *"_ivl_8", 0 0, L_0x5cce22e5e640;  1 drivers
v0x5cce22e0f2c0_0 .net "a", 0 0, L_0x5cce22e5e8d0;  1 drivers
v0x5cce22e0f380_0 .net "b", 0 0, L_0x5cce22e5ea00;  1 drivers
v0x5cce22e0f440_0 .net "cin", 0 0, L_0x5cce22e5ebc0;  1 drivers
v0x5cce22e0f500_0 .net "cout", 0 0, L_0x5cce22e5e7c0;  1 drivers
v0x5cce22e0f650_0 .net "sum", 0 0, L_0x5cce22e5e4a0;  1 drivers
S_0x5cce22e0f7b0 .scope generate, "genblk1[3]" "genblk1[3]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e0f960 .param/l "i" 0 21 34, +C4<011>;
S_0x5cce22e0fa40 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e0f7b0;
 .timescale 0 0;
S_0x5cce22e0fc20 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e0fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5ed40 .functor XOR 1, L_0x5cce22e5f1e0, L_0x5cce22e5f310, C4<0>, C4<0>;
L_0x5cce22e5edb0 .functor XOR 1, L_0x5cce22e5ed40, L_0x5cce22e5f4a0, C4<0>, C4<0>;
L_0x5cce22e5ee20 .functor AND 1, L_0x5cce22e5f1e0, L_0x5cce22e5f310, C4<1>, C4<1>;
L_0x5cce22e5ee90 .functor AND 1, L_0x5cce22e5f310, L_0x5cce22e5f4a0, C4<1>, C4<1>;
L_0x5cce22e5ef50 .functor OR 1, L_0x5cce22e5ee20, L_0x5cce22e5ee90, C4<0>, C4<0>;
L_0x5cce22e5f060 .functor AND 1, L_0x5cce22e5f1e0, L_0x5cce22e5f4a0, C4<1>, C4<1>;
L_0x5cce22e5f0d0 .functor OR 1, L_0x5cce22e5ef50, L_0x5cce22e5f060, C4<0>, C4<0>;
v0x5cce22e0fea0_0 .net *"_ivl_0", 0 0, L_0x5cce22e5ed40;  1 drivers
v0x5cce22e0ffa0_0 .net *"_ivl_10", 0 0, L_0x5cce22e5f060;  1 drivers
v0x5cce22e10080_0 .net *"_ivl_4", 0 0, L_0x5cce22e5ee20;  1 drivers
v0x5cce22e10170_0 .net *"_ivl_6", 0 0, L_0x5cce22e5ee90;  1 drivers
v0x5cce22e10250_0 .net *"_ivl_8", 0 0, L_0x5cce22e5ef50;  1 drivers
v0x5cce22e10380_0 .net "a", 0 0, L_0x5cce22e5f1e0;  1 drivers
v0x5cce22e10440_0 .net "b", 0 0, L_0x5cce22e5f310;  1 drivers
v0x5cce22e10500_0 .net "cin", 0 0, L_0x5cce22e5f4a0;  1 drivers
v0x5cce22e105c0_0 .net "cout", 0 0, L_0x5cce22e5f0d0;  1 drivers
v0x5cce22e10710_0 .net "sum", 0 0, L_0x5cce22e5edb0;  1 drivers
S_0x5cce22e10870 .scope generate, "genblk1[4]" "genblk1[4]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e10a70 .param/l "i" 0 21 34, +C4<0100>;
S_0x5cce22e10b50 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e10870;
 .timescale 0 0;
S_0x5cce22e10d30 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e10b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5f5d0 .functor XOR 1, L_0x5cce22e5fa20, L_0x5cce22e5fbc0, C4<0>, C4<0>;
L_0x5cce22e5f640 .functor XOR 1, L_0x5cce22e5f5d0, L_0x5cce22e5fc60, C4<0>, C4<0>;
L_0x5cce22e5f6b0 .functor AND 1, L_0x5cce22e5fa20, L_0x5cce22e5fbc0, C4<1>, C4<1>;
L_0x5cce22e5f720 .functor AND 1, L_0x5cce22e5fbc0, L_0x5cce22e5fc60, C4<1>, C4<1>;
L_0x5cce22e5f790 .functor OR 1, L_0x5cce22e5f6b0, L_0x5cce22e5f720, C4<0>, C4<0>;
L_0x5cce22e5f8a0 .functor AND 1, L_0x5cce22e5fa20, L_0x5cce22e5fc60, C4<1>, C4<1>;
L_0x5cce22e5f910 .functor OR 1, L_0x5cce22e5f790, L_0x5cce22e5f8a0, C4<0>, C4<0>;
v0x5cce22e10fb0_0 .net *"_ivl_0", 0 0, L_0x5cce22e5f5d0;  1 drivers
v0x5cce22e110b0_0 .net *"_ivl_10", 0 0, L_0x5cce22e5f8a0;  1 drivers
v0x5cce22e11190_0 .net *"_ivl_4", 0 0, L_0x5cce22e5f6b0;  1 drivers
v0x5cce22e11250_0 .net *"_ivl_6", 0 0, L_0x5cce22e5f720;  1 drivers
v0x5cce22e11330_0 .net *"_ivl_8", 0 0, L_0x5cce22e5f790;  1 drivers
v0x5cce22e11460_0 .net "a", 0 0, L_0x5cce22e5fa20;  1 drivers
v0x5cce22e11520_0 .net "b", 0 0, L_0x5cce22e5fbc0;  1 drivers
v0x5cce22e115e0_0 .net "cin", 0 0, L_0x5cce22e5fc60;  1 drivers
v0x5cce22e116a0_0 .net "cout", 0 0, L_0x5cce22e5f910;  1 drivers
v0x5cce22e117f0_0 .net "sum", 0 0, L_0x5cce22e5f640;  1 drivers
S_0x5cce22e11950 .scope generate, "genblk1[5]" "genblk1[5]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e11b00 .param/l "i" 0 21 34, +C4<0101>;
S_0x5cce22e11be0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e11950;
 .timescale 0 0;
S_0x5cce22e11dc0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e11be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e5fb50 .functor XOR 1, L_0x5cce22e60280, L_0x5cce22e603b0, C4<0>, C4<0>;
L_0x5cce22e5fea0 .functor XOR 1, L_0x5cce22e5fb50, L_0x5cce22e60570, C4<0>, C4<0>;
L_0x5cce22e5ff10 .functor AND 1, L_0x5cce22e60280, L_0x5cce22e603b0, C4<1>, C4<1>;
L_0x5cce22e5ff80 .functor AND 1, L_0x5cce22e603b0, L_0x5cce22e60570, C4<1>, C4<1>;
L_0x5cce22e5fff0 .functor OR 1, L_0x5cce22e5ff10, L_0x5cce22e5ff80, C4<0>, C4<0>;
L_0x5cce22e60100 .functor AND 1, L_0x5cce22e60280, L_0x5cce22e60570, C4<1>, C4<1>;
L_0x5cce22e60170 .functor OR 1, L_0x5cce22e5fff0, L_0x5cce22e60100, C4<0>, C4<0>;
v0x5cce22e12040_0 .net *"_ivl_0", 0 0, L_0x5cce22e5fb50;  1 drivers
v0x5cce22e12140_0 .net *"_ivl_10", 0 0, L_0x5cce22e60100;  1 drivers
v0x5cce22e12220_0 .net *"_ivl_4", 0 0, L_0x5cce22e5ff10;  1 drivers
v0x5cce22e12310_0 .net *"_ivl_6", 0 0, L_0x5cce22e5ff80;  1 drivers
v0x5cce22e123f0_0 .net *"_ivl_8", 0 0, L_0x5cce22e5fff0;  1 drivers
v0x5cce22e12520_0 .net "a", 0 0, L_0x5cce22e60280;  1 drivers
v0x5cce22e125e0_0 .net "b", 0 0, L_0x5cce22e603b0;  1 drivers
v0x5cce22e126a0_0 .net "cin", 0 0, L_0x5cce22e60570;  1 drivers
v0x5cce22e12760_0 .net "cout", 0 0, L_0x5cce22e60170;  1 drivers
v0x5cce22e128b0_0 .net "sum", 0 0, L_0x5cce22e5fea0;  1 drivers
S_0x5cce22e12a10 .scope generate, "genblk1[6]" "genblk1[6]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e12bc0 .param/l "i" 0 21 34, +C4<0110>;
S_0x5cce22e12ca0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e12a10;
 .timescale 0 0;
S_0x5cce22e12e80 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e12ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e606a0 .functor XOR 1, L_0x5cce22e60b40, L_0x5cce22e60d10, C4<0>, C4<0>;
L_0x5cce22e60710 .functor XOR 1, L_0x5cce22e606a0, L_0x5cce22e60db0, C4<0>, C4<0>;
L_0x5cce22e60780 .functor AND 1, L_0x5cce22e60b40, L_0x5cce22e60d10, C4<1>, C4<1>;
L_0x5cce22e607f0 .functor AND 1, L_0x5cce22e60d10, L_0x5cce22e60db0, C4<1>, C4<1>;
L_0x5cce22e608b0 .functor OR 1, L_0x5cce22e60780, L_0x5cce22e607f0, C4<0>, C4<0>;
L_0x5cce22e609c0 .functor AND 1, L_0x5cce22e60b40, L_0x5cce22e60db0, C4<1>, C4<1>;
L_0x5cce22e60a30 .functor OR 1, L_0x5cce22e608b0, L_0x5cce22e609c0, C4<0>, C4<0>;
v0x5cce22e13100_0 .net *"_ivl_0", 0 0, L_0x5cce22e606a0;  1 drivers
v0x5cce22e13200_0 .net *"_ivl_10", 0 0, L_0x5cce22e609c0;  1 drivers
v0x5cce22e132e0_0 .net *"_ivl_4", 0 0, L_0x5cce22e60780;  1 drivers
v0x5cce22e133d0_0 .net *"_ivl_6", 0 0, L_0x5cce22e607f0;  1 drivers
v0x5cce22e134b0_0 .net *"_ivl_8", 0 0, L_0x5cce22e608b0;  1 drivers
v0x5cce22e135e0_0 .net "a", 0 0, L_0x5cce22e60b40;  1 drivers
v0x5cce22e136a0_0 .net "b", 0 0, L_0x5cce22e60d10;  1 drivers
v0x5cce22e13760_0 .net "cin", 0 0, L_0x5cce22e60db0;  1 drivers
v0x5cce22e13820_0 .net "cout", 0 0, L_0x5cce22e60a30;  1 drivers
v0x5cce22e13970_0 .net "sum", 0 0, L_0x5cce22e60710;  1 drivers
S_0x5cce22e13ad0 .scope generate, "genblk1[7]" "genblk1[7]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e13c80 .param/l "i" 0 21 34, +C4<0111>;
S_0x5cce22e13d60 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e13ad0;
 .timescale 0 0;
S_0x5cce22e13f40 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e13d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e60f00 .functor XOR 1, L_0x5cce22e60c70, L_0x5cce22e61430, C4<0>, C4<0>;
L_0x5cce22e60f70 .functor XOR 1, L_0x5cce22e60f00, L_0x5cce22e61620, C4<0>, C4<0>;
L_0x5cce22e60fe0 .functor AND 1, L_0x5cce22e60c70, L_0x5cce22e61430, C4<1>, C4<1>;
L_0x5cce22e61050 .functor AND 1, L_0x5cce22e61430, L_0x5cce22e61620, C4<1>, C4<1>;
L_0x5cce22e61110 .functor OR 1, L_0x5cce22e60fe0, L_0x5cce22e61050, C4<0>, C4<0>;
L_0x5cce22e61220 .functor AND 1, L_0x5cce22e60c70, L_0x5cce22e61620, C4<1>, C4<1>;
L_0x5cce22e61290 .functor OR 1, L_0x5cce22e61110, L_0x5cce22e61220, C4<0>, C4<0>;
v0x5cce22e141c0_0 .net *"_ivl_0", 0 0, L_0x5cce22e60f00;  1 drivers
v0x5cce22e142c0_0 .net *"_ivl_10", 0 0, L_0x5cce22e61220;  1 drivers
v0x5cce22e143a0_0 .net *"_ivl_4", 0 0, L_0x5cce22e60fe0;  1 drivers
v0x5cce22e14490_0 .net *"_ivl_6", 0 0, L_0x5cce22e61050;  1 drivers
v0x5cce22e14570_0 .net *"_ivl_8", 0 0, L_0x5cce22e61110;  1 drivers
v0x5cce22e146a0_0 .net "a", 0 0, L_0x5cce22e60c70;  1 drivers
v0x5cce22e14760_0 .net "b", 0 0, L_0x5cce22e61430;  1 drivers
v0x5cce22e14820_0 .net "cin", 0 0, L_0x5cce22e61620;  1 drivers
v0x5cce22e148e0_0 .net "cout", 0 0, L_0x5cce22e61290;  1 drivers
v0x5cce22e14a30_0 .net "sum", 0 0, L_0x5cce22e60f70;  1 drivers
S_0x5cce22e14b90 .scope generate, "genblk1[8]" "genblk1[8]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e10a20 .param/l "i" 0 21 34, +C4<01000>;
S_0x5cce22e14e60 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e14b90;
 .timescale 0 0;
S_0x5cce22e15040 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e14e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e61750 .functor XOR 1, L_0x5cce22e61bf0, L_0x5cce22e61df0, C4<0>, C4<0>;
L_0x5cce22e617c0 .functor XOR 1, L_0x5cce22e61750, L_0x5cce22e61f20, C4<0>, C4<0>;
L_0x5cce22e61830 .functor AND 1, L_0x5cce22e61bf0, L_0x5cce22e61df0, C4<1>, C4<1>;
L_0x5cce22e618a0 .functor AND 1, L_0x5cce22e61df0, L_0x5cce22e61f20, C4<1>, C4<1>;
L_0x5cce22e61960 .functor OR 1, L_0x5cce22e61830, L_0x5cce22e618a0, C4<0>, C4<0>;
L_0x5cce22e61a70 .functor AND 1, L_0x5cce22e61bf0, L_0x5cce22e61f20, C4<1>, C4<1>;
L_0x5cce22e61ae0 .functor OR 1, L_0x5cce22e61960, L_0x5cce22e61a70, C4<0>, C4<0>;
v0x5cce22e152c0_0 .net *"_ivl_0", 0 0, L_0x5cce22e61750;  1 drivers
v0x5cce22e153c0_0 .net *"_ivl_10", 0 0, L_0x5cce22e61a70;  1 drivers
v0x5cce22e154a0_0 .net *"_ivl_4", 0 0, L_0x5cce22e61830;  1 drivers
v0x5cce22e15590_0 .net *"_ivl_6", 0 0, L_0x5cce22e618a0;  1 drivers
v0x5cce22e15670_0 .net *"_ivl_8", 0 0, L_0x5cce22e61960;  1 drivers
v0x5cce22e157a0_0 .net "a", 0 0, L_0x5cce22e61bf0;  1 drivers
v0x5cce22e15860_0 .net "b", 0 0, L_0x5cce22e61df0;  1 drivers
v0x5cce22e15920_0 .net "cin", 0 0, L_0x5cce22e61f20;  1 drivers
v0x5cce22e159e0_0 .net "cout", 0 0, L_0x5cce22e61ae0;  1 drivers
v0x5cce22e15b30_0 .net "sum", 0 0, L_0x5cce22e617c0;  1 drivers
S_0x5cce22e15c90 .scope generate, "genblk1[9]" "genblk1[9]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e15e40 .param/l "i" 0 21 34, +C4<01001>;
S_0x5cce22e15f20 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e15c90;
 .timescale 0 0;
S_0x5cce22e16100 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e15f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e62240 .functor XOR 1, L_0x5cce22e626e0, L_0x5cce22e62780, C4<0>, C4<0>;
L_0x5cce22e622b0 .functor XOR 1, L_0x5cce22e62240, L_0x5cce22e629a0, C4<0>, C4<0>;
L_0x5cce22e62320 .functor AND 1, L_0x5cce22e626e0, L_0x5cce22e62780, C4<1>, C4<1>;
L_0x5cce22e62390 .functor AND 1, L_0x5cce22e62780, L_0x5cce22e629a0, C4<1>, C4<1>;
L_0x5cce22e62450 .functor OR 1, L_0x5cce22e62320, L_0x5cce22e62390, C4<0>, C4<0>;
L_0x5cce22e62560 .functor AND 1, L_0x5cce22e626e0, L_0x5cce22e629a0, C4<1>, C4<1>;
L_0x5cce22e625d0 .functor OR 1, L_0x5cce22e62450, L_0x5cce22e62560, C4<0>, C4<0>;
v0x5cce22e16380_0 .net *"_ivl_0", 0 0, L_0x5cce22e62240;  1 drivers
v0x5cce22e16480_0 .net *"_ivl_10", 0 0, L_0x5cce22e62560;  1 drivers
v0x5cce22e16560_0 .net *"_ivl_4", 0 0, L_0x5cce22e62320;  1 drivers
v0x5cce22e16650_0 .net *"_ivl_6", 0 0, L_0x5cce22e62390;  1 drivers
v0x5cce22e16730_0 .net *"_ivl_8", 0 0, L_0x5cce22e62450;  1 drivers
v0x5cce22e16860_0 .net "a", 0 0, L_0x5cce22e626e0;  1 drivers
v0x5cce22e16920_0 .net "b", 0 0, L_0x5cce22e62780;  1 drivers
v0x5cce22e169e0_0 .net "cin", 0 0, L_0x5cce22e629a0;  1 drivers
v0x5cce22e16aa0_0 .net "cout", 0 0, L_0x5cce22e625d0;  1 drivers
v0x5cce22e16bf0_0 .net "sum", 0 0, L_0x5cce22e622b0;  1 drivers
S_0x5cce22e16d50 .scope generate, "genblk1[10]" "genblk1[10]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e16f00 .param/l "i" 0 21 34, +C4<01010>;
S_0x5cce22e16fe0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e16d50;
 .timescale 0 0;
S_0x5cce22e171c0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e16fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e62ad0 .functor XOR 1, L_0x5cce22e62f70, L_0x5cce22e631a0, C4<0>, C4<0>;
L_0x5cce22e62b40 .functor XOR 1, L_0x5cce22e62ad0, L_0x5cce22e632d0, C4<0>, C4<0>;
L_0x5cce22e62bb0 .functor AND 1, L_0x5cce22e62f70, L_0x5cce22e631a0, C4<1>, C4<1>;
L_0x5cce22e62c20 .functor AND 1, L_0x5cce22e631a0, L_0x5cce22e632d0, C4<1>, C4<1>;
L_0x5cce22e62ce0 .functor OR 1, L_0x5cce22e62bb0, L_0x5cce22e62c20, C4<0>, C4<0>;
L_0x5cce22e62df0 .functor AND 1, L_0x5cce22e62f70, L_0x5cce22e632d0, C4<1>, C4<1>;
L_0x5cce22e62e60 .functor OR 1, L_0x5cce22e62ce0, L_0x5cce22e62df0, C4<0>, C4<0>;
v0x5cce22e17440_0 .net *"_ivl_0", 0 0, L_0x5cce22e62ad0;  1 drivers
v0x5cce22e17540_0 .net *"_ivl_10", 0 0, L_0x5cce22e62df0;  1 drivers
v0x5cce22e17620_0 .net *"_ivl_4", 0 0, L_0x5cce22e62bb0;  1 drivers
v0x5cce22e17710_0 .net *"_ivl_6", 0 0, L_0x5cce22e62c20;  1 drivers
v0x5cce22e177f0_0 .net *"_ivl_8", 0 0, L_0x5cce22e62ce0;  1 drivers
v0x5cce22e17920_0 .net "a", 0 0, L_0x5cce22e62f70;  1 drivers
v0x5cce22e179e0_0 .net "b", 0 0, L_0x5cce22e631a0;  1 drivers
v0x5cce22e17aa0_0 .net "cin", 0 0, L_0x5cce22e632d0;  1 drivers
v0x5cce22e17b60_0 .net "cout", 0 0, L_0x5cce22e62e60;  1 drivers
v0x5cce22e17cb0_0 .net "sum", 0 0, L_0x5cce22e62b40;  1 drivers
S_0x5cce22e17e10 .scope generate, "genblk1[11]" "genblk1[11]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e17fc0 .param/l "i" 0 21 34, +C4<01011>;
S_0x5cce22e180a0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e17e10;
 .timescale 0 0;
S_0x5cce22e18280 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e180a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e63510 .functor XOR 1, L_0x5cce22e639f0, L_0x5cce22e63b20, C4<0>, C4<0>;
L_0x5cce22e63580 .functor XOR 1, L_0x5cce22e63510, L_0x5cce22e63d70, C4<0>, C4<0>;
L_0x5cce22e635f0 .functor AND 1, L_0x5cce22e639f0, L_0x5cce22e63b20, C4<1>, C4<1>;
L_0x5cce22e63660 .functor AND 1, L_0x5cce22e63b20, L_0x5cce22e63d70, C4<1>, C4<1>;
L_0x5cce22e63720 .functor OR 1, L_0x5cce22e635f0, L_0x5cce22e63660, C4<0>, C4<0>;
L_0x5cce22e63830 .functor AND 1, L_0x5cce22e639f0, L_0x5cce22e63d70, C4<1>, C4<1>;
L_0x5cce22e638e0 .functor OR 1, L_0x5cce22e63720, L_0x5cce22e63830, C4<0>, C4<0>;
v0x5cce22e18500_0 .net *"_ivl_0", 0 0, L_0x5cce22e63510;  1 drivers
v0x5cce22e18600_0 .net *"_ivl_10", 0 0, L_0x5cce22e63830;  1 drivers
v0x5cce22e186e0_0 .net *"_ivl_4", 0 0, L_0x5cce22e635f0;  1 drivers
v0x5cce22e187d0_0 .net *"_ivl_6", 0 0, L_0x5cce22e63660;  1 drivers
v0x5cce22e188b0_0 .net *"_ivl_8", 0 0, L_0x5cce22e63720;  1 drivers
v0x5cce22e189e0_0 .net "a", 0 0, L_0x5cce22e639f0;  1 drivers
v0x5cce22e18aa0_0 .net "b", 0 0, L_0x5cce22e63b20;  1 drivers
v0x5cce22e18b60_0 .net "cin", 0 0, L_0x5cce22e63d70;  1 drivers
v0x5cce22e18c20_0 .net "cout", 0 0, L_0x5cce22e638e0;  1 drivers
v0x5cce22e18d70_0 .net "sum", 0 0, L_0x5cce22e63580;  1 drivers
S_0x5cce22e18ed0 .scope generate, "genblk1[12]" "genblk1[12]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e19080 .param/l "i" 0 21 34, +C4<01100>;
S_0x5cce22e19160 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e18ed0;
 .timescale 0 0;
S_0x5cce22e19340 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e19160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e63ea0 .functor XOR 1, L_0x5cce22e643b0, L_0x5cce22e63c50, C4<0>, C4<0>;
L_0x5cce22e63f10 .functor XOR 1, L_0x5cce22e63ea0, L_0x5cce22e648b0, C4<0>, C4<0>;
L_0x5cce22e63f80 .functor AND 1, L_0x5cce22e643b0, L_0x5cce22e63c50, C4<1>, C4<1>;
L_0x5cce22e63ff0 .functor AND 1, L_0x5cce22e63c50, L_0x5cce22e648b0, C4<1>, C4<1>;
L_0x5cce22e640e0 .functor OR 1, L_0x5cce22e63f80, L_0x5cce22e63ff0, C4<0>, C4<0>;
L_0x5cce22e641f0 .functor AND 1, L_0x5cce22e643b0, L_0x5cce22e648b0, C4<1>, C4<1>;
L_0x5cce22e642a0 .functor OR 1, L_0x5cce22e640e0, L_0x5cce22e641f0, C4<0>, C4<0>;
v0x5cce22e195c0_0 .net *"_ivl_0", 0 0, L_0x5cce22e63ea0;  1 drivers
v0x5cce22e196c0_0 .net *"_ivl_10", 0 0, L_0x5cce22e641f0;  1 drivers
v0x5cce22e197a0_0 .net *"_ivl_4", 0 0, L_0x5cce22e63f80;  1 drivers
v0x5cce22e19890_0 .net *"_ivl_6", 0 0, L_0x5cce22e63ff0;  1 drivers
v0x5cce22e19970_0 .net *"_ivl_8", 0 0, L_0x5cce22e640e0;  1 drivers
v0x5cce22e19aa0_0 .net "a", 0 0, L_0x5cce22e643b0;  1 drivers
v0x5cce22e19b60_0 .net "b", 0 0, L_0x5cce22e63c50;  1 drivers
v0x5cce22e19c20_0 .net "cin", 0 0, L_0x5cce22e648b0;  1 drivers
v0x5cce22e19ce0_0 .net "cout", 0 0, L_0x5cce22e642a0;  1 drivers
v0x5cce22e19e30_0 .net "sum", 0 0, L_0x5cce22e63f10;  1 drivers
S_0x5cce22e19f90 .scope generate, "genblk1[13]" "genblk1[13]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1a140 .param/l "i" 0 21 34, +C4<01101>;
S_0x5cce22e1a220 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e19f90;
 .timescale 0 0;
S_0x5cce22e1a400 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e63cf0 .functor XOR 1, L_0x5cce22e64fc0, L_0x5cce22e650f0, C4<0>, C4<0>;
L_0x5cce22e64b20 .functor XOR 1, L_0x5cce22e63cf0, L_0x5cce22e65370, C4<0>, C4<0>;
L_0x5cce22e64b90 .functor AND 1, L_0x5cce22e64fc0, L_0x5cce22e650f0, C4<1>, C4<1>;
L_0x5cce22e64c00 .functor AND 1, L_0x5cce22e650f0, L_0x5cce22e65370, C4<1>, C4<1>;
L_0x5cce22e64cf0 .functor OR 1, L_0x5cce22e64b90, L_0x5cce22e64c00, C4<0>, C4<0>;
L_0x5cce22e64e00 .functor AND 1, L_0x5cce22e64fc0, L_0x5cce22e65370, C4<1>, C4<1>;
L_0x5cce22e64eb0 .functor OR 1, L_0x5cce22e64cf0, L_0x5cce22e64e00, C4<0>, C4<0>;
v0x5cce22e1a680_0 .net *"_ivl_0", 0 0, L_0x5cce22e63cf0;  1 drivers
v0x5cce22e1a780_0 .net *"_ivl_10", 0 0, L_0x5cce22e64e00;  1 drivers
v0x5cce22e1a860_0 .net *"_ivl_4", 0 0, L_0x5cce22e64b90;  1 drivers
v0x5cce22e1a950_0 .net *"_ivl_6", 0 0, L_0x5cce22e64c00;  1 drivers
v0x5cce22e1aa30_0 .net *"_ivl_8", 0 0, L_0x5cce22e64cf0;  1 drivers
v0x5cce22e1ab60_0 .net "a", 0 0, L_0x5cce22e64fc0;  1 drivers
v0x5cce22e1ac20_0 .net "b", 0 0, L_0x5cce22e650f0;  1 drivers
v0x5cce22e1ace0_0 .net "cin", 0 0, L_0x5cce22e65370;  1 drivers
v0x5cce22e1ada0_0 .net "cout", 0 0, L_0x5cce22e64eb0;  1 drivers
v0x5cce22e1aef0_0 .net "sum", 0 0, L_0x5cce22e64b20;  1 drivers
S_0x5cce22e1b050 .scope generate, "genblk1[14]" "genblk1[14]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1b200 .param/l "i" 0 21 34, +C4<01110>;
S_0x5cce22e1b2e0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e1b050;
 .timescale 0 0;
S_0x5cce22e1b4c0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e654a0 .functor XOR 1, L_0x5cce22e659e0, L_0x5cce22e65c70, C4<0>, C4<0>;
L_0x5cce22e65510 .functor XOR 1, L_0x5cce22e654a0, L_0x5cce22e65fb0, C4<0>, C4<0>;
L_0x5cce22e65580 .functor AND 1, L_0x5cce22e659e0, L_0x5cce22e65c70, C4<1>, C4<1>;
L_0x5cce22e65620 .functor AND 1, L_0x5cce22e65c70, L_0x5cce22e65fb0, C4<1>, C4<1>;
L_0x5cce22e65710 .functor OR 1, L_0x5cce22e65580, L_0x5cce22e65620, C4<0>, C4<0>;
L_0x5cce22e65820 .functor AND 1, L_0x5cce22e659e0, L_0x5cce22e65fb0, C4<1>, C4<1>;
L_0x5cce22e658d0 .functor OR 1, L_0x5cce22e65710, L_0x5cce22e65820, C4<0>, C4<0>;
v0x5cce22e1b740_0 .net *"_ivl_0", 0 0, L_0x5cce22e654a0;  1 drivers
v0x5cce22e1b840_0 .net *"_ivl_10", 0 0, L_0x5cce22e65820;  1 drivers
v0x5cce22e1b920_0 .net *"_ivl_4", 0 0, L_0x5cce22e65580;  1 drivers
v0x5cce22e1ba10_0 .net *"_ivl_6", 0 0, L_0x5cce22e65620;  1 drivers
v0x5cce22e1baf0_0 .net *"_ivl_8", 0 0, L_0x5cce22e65710;  1 drivers
v0x5cce22e1bc20_0 .net "a", 0 0, L_0x5cce22e659e0;  1 drivers
v0x5cce22e1bce0_0 .net "b", 0 0, L_0x5cce22e65c70;  1 drivers
v0x5cce22e1bda0_0 .net "cin", 0 0, L_0x5cce22e65fb0;  1 drivers
v0x5cce22e1be60_0 .net "cout", 0 0, L_0x5cce22e658d0;  1 drivers
v0x5cce22e1bfb0_0 .net "sum", 0 0, L_0x5cce22e65510;  1 drivers
S_0x5cce22e1c110 .scope generate, "genblk1[15]" "genblk1[15]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1c2c0 .param/l "i" 0 21 34, +C4<01111>;
S_0x5cce22e1c3a0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e1c110;
 .timescale 0 0;
S_0x5cce22e1c580 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e66250 .functor XOR 1, L_0x5cce22e66790, L_0x5cce22e668c0, C4<0>, C4<0>;
L_0x5cce22e662c0 .functor XOR 1, L_0x5cce22e66250, L_0x5cce22e66b70, C4<0>, C4<0>;
L_0x5cce22e66330 .functor AND 1, L_0x5cce22e66790, L_0x5cce22e668c0, C4<1>, C4<1>;
L_0x5cce22e663d0 .functor AND 1, L_0x5cce22e668c0, L_0x5cce22e66b70, C4<1>, C4<1>;
L_0x5cce22e664c0 .functor OR 1, L_0x5cce22e66330, L_0x5cce22e663d0, C4<0>, C4<0>;
L_0x5cce22e665d0 .functor AND 1, L_0x5cce22e66790, L_0x5cce22e66b70, C4<1>, C4<1>;
L_0x5cce22e66680 .functor OR 1, L_0x5cce22e664c0, L_0x5cce22e665d0, C4<0>, C4<0>;
v0x5cce22e1c800_0 .net *"_ivl_0", 0 0, L_0x5cce22e66250;  1 drivers
v0x5cce22e1c900_0 .net *"_ivl_10", 0 0, L_0x5cce22e665d0;  1 drivers
v0x5cce22e1c9e0_0 .net *"_ivl_4", 0 0, L_0x5cce22e66330;  1 drivers
v0x5cce22e1cad0_0 .net *"_ivl_6", 0 0, L_0x5cce22e663d0;  1 drivers
v0x5cce22e1cbb0_0 .net *"_ivl_8", 0 0, L_0x5cce22e664c0;  1 drivers
v0x5cce22e1cce0_0 .net "a", 0 0, L_0x5cce22e66790;  1 drivers
v0x5cce22e1cda0_0 .net "b", 0 0, L_0x5cce22e668c0;  1 drivers
v0x5cce22e1ce60_0 .net "cin", 0 0, L_0x5cce22e66b70;  1 drivers
v0x5cce22e1cf20_0 .net "cout", 0 0, L_0x5cce22e66680;  1 drivers
v0x5cce22e1d070_0 .net "sum", 0 0, L_0x5cce22e662c0;  1 drivers
S_0x5cce22e1d1d0 .scope generate, "genblk1[16]" "genblk1[16]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1d380 .param/l "i" 0 21 34, +C4<010000>;
S_0x5cce22e1d460 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e1d1d0;
 .timescale 0 0;
S_0x5cce22e1d640 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e66ca0 .functor XOR 1, L_0x5cce22e671e0, L_0x5cce22e674a0, C4<0>, C4<0>;
L_0x5cce22e66d10 .functor XOR 1, L_0x5cce22e66ca0, L_0x5cce22e675d0, C4<0>, C4<0>;
L_0x5cce22e66d80 .functor AND 1, L_0x5cce22e671e0, L_0x5cce22e674a0, C4<1>, C4<1>;
L_0x5cce22e66e20 .functor AND 1, L_0x5cce22e674a0, L_0x5cce22e675d0, C4<1>, C4<1>;
L_0x5cce22e66f10 .functor OR 1, L_0x5cce22e66d80, L_0x5cce22e66e20, C4<0>, C4<0>;
L_0x5cce22e67020 .functor AND 1, L_0x5cce22e671e0, L_0x5cce22e675d0, C4<1>, C4<1>;
L_0x5cce22e670d0 .functor OR 1, L_0x5cce22e66f10, L_0x5cce22e67020, C4<0>, C4<0>;
v0x5cce22e1d8c0_0 .net *"_ivl_0", 0 0, L_0x5cce22e66ca0;  1 drivers
v0x5cce22e1d9c0_0 .net *"_ivl_10", 0 0, L_0x5cce22e67020;  1 drivers
v0x5cce22e1daa0_0 .net *"_ivl_4", 0 0, L_0x5cce22e66d80;  1 drivers
v0x5cce22e1db90_0 .net *"_ivl_6", 0 0, L_0x5cce22e66e20;  1 drivers
v0x5cce22e1dc70_0 .net *"_ivl_8", 0 0, L_0x5cce22e66f10;  1 drivers
v0x5cce22e1dda0_0 .net "a", 0 0, L_0x5cce22e671e0;  1 drivers
v0x5cce22e1de60_0 .net "b", 0 0, L_0x5cce22e674a0;  1 drivers
v0x5cce22e1df20_0 .net "cin", 0 0, L_0x5cce22e675d0;  1 drivers
v0x5cce22e1dfe0_0 .net "cout", 0 0, L_0x5cce22e670d0;  1 drivers
v0x5cce22e1e0a0_0 .net "sum", 0 0, L_0x5cce22e66d10;  1 drivers
S_0x5cce22e1e200 .scope generate, "genblk1[17]" "genblk1[17]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1e3b0 .param/l "i" 0 21 34, +C4<010001>;
S_0x5cce22e1e490 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e1e200;
 .timescale 0 0;
S_0x5cce22e1e670 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1e490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e67ab0 .functor XOR 1, L_0x5cce22e67ff0, L_0x5cce22e68120, C4<0>, C4<0>;
L_0x5cce22e67b20 .functor XOR 1, L_0x5cce22e67ab0, L_0x5cce22e68400, C4<0>, C4<0>;
L_0x5cce22e67b90 .functor AND 1, L_0x5cce22e67ff0, L_0x5cce22e68120, C4<1>, C4<1>;
L_0x5cce22e67c30 .functor AND 1, L_0x5cce22e68120, L_0x5cce22e68400, C4<1>, C4<1>;
L_0x5cce22e67d20 .functor OR 1, L_0x5cce22e67b90, L_0x5cce22e67c30, C4<0>, C4<0>;
L_0x5cce22e67e30 .functor AND 1, L_0x5cce22e67ff0, L_0x5cce22e68400, C4<1>, C4<1>;
L_0x5cce22e67ee0 .functor OR 1, L_0x5cce22e67d20, L_0x5cce22e67e30, C4<0>, C4<0>;
v0x5cce22e1e8f0_0 .net *"_ivl_0", 0 0, L_0x5cce22e67ab0;  1 drivers
v0x5cce22e1e9f0_0 .net *"_ivl_10", 0 0, L_0x5cce22e67e30;  1 drivers
v0x5cce22e1ead0_0 .net *"_ivl_4", 0 0, L_0x5cce22e67b90;  1 drivers
v0x5cce22e1ebc0_0 .net *"_ivl_6", 0 0, L_0x5cce22e67c30;  1 drivers
v0x5cce22e1eca0_0 .net *"_ivl_8", 0 0, L_0x5cce22e67d20;  1 drivers
v0x5cce22e1edd0_0 .net "a", 0 0, L_0x5cce22e67ff0;  1 drivers
v0x5cce22e1ee90_0 .net "b", 0 0, L_0x5cce22e68120;  1 drivers
v0x5cce22e1ef50_0 .net "cin", 0 0, L_0x5cce22e68400;  1 drivers
v0x5cce22e1f010_0 .net "cout", 0 0, L_0x5cce22e67ee0;  1 drivers
v0x5cce22e1f160_0 .net "sum", 0 0, L_0x5cce22e67b20;  1 drivers
S_0x5cce22e1f2c0 .scope generate, "genblk1[18]" "genblk1[18]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e1f470 .param/l "i" 0 21 34, +C4<010010>;
S_0x5cce22e1f550 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e1f2c0;
 .timescale 0 0;
S_0x5cce22e1f730 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e1f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e68530 .functor XOR 1, L_0x5cce22e68a70, L_0x5cce22e68d60, C4<0>, C4<0>;
L_0x5cce22e685a0 .functor XOR 1, L_0x5cce22e68530, L_0x5cce22e68e90, C4<0>, C4<0>;
L_0x5cce22e68610 .functor AND 1, L_0x5cce22e68a70, L_0x5cce22e68d60, C4<1>, C4<1>;
L_0x5cce22e686b0 .functor AND 1, L_0x5cce22e68d60, L_0x5cce22e68e90, C4<1>, C4<1>;
L_0x5cce22e687a0 .functor OR 1, L_0x5cce22e68610, L_0x5cce22e686b0, C4<0>, C4<0>;
L_0x5cce22e688b0 .functor AND 1, L_0x5cce22e68a70, L_0x5cce22e68e90, C4<1>, C4<1>;
L_0x5cce22e68960 .functor OR 1, L_0x5cce22e687a0, L_0x5cce22e688b0, C4<0>, C4<0>;
v0x5cce22e1f9b0_0 .net *"_ivl_0", 0 0, L_0x5cce22e68530;  1 drivers
v0x5cce22e1fab0_0 .net *"_ivl_10", 0 0, L_0x5cce22e688b0;  1 drivers
v0x5cce22e1fb90_0 .net *"_ivl_4", 0 0, L_0x5cce22e68610;  1 drivers
v0x5cce22e1fc80_0 .net *"_ivl_6", 0 0, L_0x5cce22e686b0;  1 drivers
v0x5cce22e1fd60_0 .net *"_ivl_8", 0 0, L_0x5cce22e687a0;  1 drivers
v0x5cce22e1fe90_0 .net "a", 0 0, L_0x5cce22e68a70;  1 drivers
v0x5cce22e1ff50_0 .net "b", 0 0, L_0x5cce22e68d60;  1 drivers
v0x5cce22e20010_0 .net "cin", 0 0, L_0x5cce22e68e90;  1 drivers
v0x5cce22e200d0_0 .net "cout", 0 0, L_0x5cce22e68960;  1 drivers
v0x5cce22e20220_0 .net "sum", 0 0, L_0x5cce22e685a0;  1 drivers
S_0x5cce22e20380 .scope generate, "genblk1[19]" "genblk1[19]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e20530 .param/l "i" 0 21 34, +C4<010011>;
S_0x5cce22e20610 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e20380;
 .timescale 0 0;
S_0x5cce22e207f0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e20610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e69190 .functor XOR 1, L_0x5cce22e696d0, L_0x5cce22e69800, C4<0>, C4<0>;
L_0x5cce22e69200 .functor XOR 1, L_0x5cce22e69190, L_0x5cce22e69b10, C4<0>, C4<0>;
L_0x5cce22e69270 .functor AND 1, L_0x5cce22e696d0, L_0x5cce22e69800, C4<1>, C4<1>;
L_0x5cce22e69310 .functor AND 1, L_0x5cce22e69800, L_0x5cce22e69b10, C4<1>, C4<1>;
L_0x5cce22e69400 .functor OR 1, L_0x5cce22e69270, L_0x5cce22e69310, C4<0>, C4<0>;
L_0x5cce22e69510 .functor AND 1, L_0x5cce22e696d0, L_0x5cce22e69b10, C4<1>, C4<1>;
L_0x5cce22e695c0 .functor OR 1, L_0x5cce22e69400, L_0x5cce22e69510, C4<0>, C4<0>;
v0x5cce22e20a70_0 .net *"_ivl_0", 0 0, L_0x5cce22e69190;  1 drivers
v0x5cce22e20b70_0 .net *"_ivl_10", 0 0, L_0x5cce22e69510;  1 drivers
v0x5cce22e20c50_0 .net *"_ivl_4", 0 0, L_0x5cce22e69270;  1 drivers
v0x5cce22e20d40_0 .net *"_ivl_6", 0 0, L_0x5cce22e69310;  1 drivers
v0x5cce22e20e20_0 .net *"_ivl_8", 0 0, L_0x5cce22e69400;  1 drivers
v0x5cce22e20f50_0 .net "a", 0 0, L_0x5cce22e696d0;  1 drivers
v0x5cce22e21010_0 .net "b", 0 0, L_0x5cce22e69800;  1 drivers
v0x5cce22e210d0_0 .net "cin", 0 0, L_0x5cce22e69b10;  1 drivers
v0x5cce22e21190_0 .net "cout", 0 0, L_0x5cce22e695c0;  1 drivers
v0x5cce22e212e0_0 .net "sum", 0 0, L_0x5cce22e69200;  1 drivers
S_0x5cce22e21440 .scope generate, "genblk1[20]" "genblk1[20]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e215f0 .param/l "i" 0 21 34, +C4<010100>;
S_0x5cce22e216d0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e21440;
 .timescale 0 0;
S_0x5cce22e218b0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e216d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e69c40 .functor XOR 1, L_0x5cce22e6a180, L_0x5cce22e6a4a0, C4<0>, C4<0>;
L_0x5cce22e69cb0 .functor XOR 1, L_0x5cce22e69c40, L_0x5cce22e6a5d0, C4<0>, C4<0>;
L_0x5cce22e69d20 .functor AND 1, L_0x5cce22e6a180, L_0x5cce22e6a4a0, C4<1>, C4<1>;
L_0x5cce22e69dc0 .functor AND 1, L_0x5cce22e6a4a0, L_0x5cce22e6a5d0, C4<1>, C4<1>;
L_0x5cce22e69eb0 .functor OR 1, L_0x5cce22e69d20, L_0x5cce22e69dc0, C4<0>, C4<0>;
L_0x5cce22e69fc0 .functor AND 1, L_0x5cce22e6a180, L_0x5cce22e6a5d0, C4<1>, C4<1>;
L_0x5cce22e6a070 .functor OR 1, L_0x5cce22e69eb0, L_0x5cce22e69fc0, C4<0>, C4<0>;
v0x5cce22e21b30_0 .net *"_ivl_0", 0 0, L_0x5cce22e69c40;  1 drivers
v0x5cce22e21c30_0 .net *"_ivl_10", 0 0, L_0x5cce22e69fc0;  1 drivers
v0x5cce22e21d10_0 .net *"_ivl_4", 0 0, L_0x5cce22e69d20;  1 drivers
v0x5cce22e21e00_0 .net *"_ivl_6", 0 0, L_0x5cce22e69dc0;  1 drivers
v0x5cce22e21ee0_0 .net *"_ivl_8", 0 0, L_0x5cce22e69eb0;  1 drivers
v0x5cce22e22010_0 .net "a", 0 0, L_0x5cce22e6a180;  1 drivers
v0x5cce22e220d0_0 .net "b", 0 0, L_0x5cce22e6a4a0;  1 drivers
v0x5cce22e22190_0 .net "cin", 0 0, L_0x5cce22e6a5d0;  1 drivers
v0x5cce22e22250_0 .net "cout", 0 0, L_0x5cce22e6a070;  1 drivers
v0x5cce22e223a0_0 .net "sum", 0 0, L_0x5cce22e69cb0;  1 drivers
S_0x5cce22e22500 .scope generate, "genblk1[21]" "genblk1[21]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e226b0 .param/l "i" 0 21 34, +C4<010101>;
S_0x5cce22e22790 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e22500;
 .timescale 0 0;
S_0x5cce22e22970 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e22790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6a900 .functor XOR 1, L_0x5cce22e6ae40, L_0x5cce22e6af70, C4<0>, C4<0>;
L_0x5cce22e6a970 .functor XOR 1, L_0x5cce22e6a900, L_0x5cce22e6b2b0, C4<0>, C4<0>;
L_0x5cce22e6a9e0 .functor AND 1, L_0x5cce22e6ae40, L_0x5cce22e6af70, C4<1>, C4<1>;
L_0x5cce22e6aa80 .functor AND 1, L_0x5cce22e6af70, L_0x5cce22e6b2b0, C4<1>, C4<1>;
L_0x5cce22e6ab70 .functor OR 1, L_0x5cce22e6a9e0, L_0x5cce22e6aa80, C4<0>, C4<0>;
L_0x5cce22e6ac80 .functor AND 1, L_0x5cce22e6ae40, L_0x5cce22e6b2b0, C4<1>, C4<1>;
L_0x5cce22e6ad30 .functor OR 1, L_0x5cce22e6ab70, L_0x5cce22e6ac80, C4<0>, C4<0>;
v0x5cce22e22bf0_0 .net *"_ivl_0", 0 0, L_0x5cce22e6a900;  1 drivers
v0x5cce22e22cf0_0 .net *"_ivl_10", 0 0, L_0x5cce22e6ac80;  1 drivers
v0x5cce22e22dd0_0 .net *"_ivl_4", 0 0, L_0x5cce22e6a9e0;  1 drivers
v0x5cce22e22ec0_0 .net *"_ivl_6", 0 0, L_0x5cce22e6aa80;  1 drivers
v0x5cce22e22fa0_0 .net *"_ivl_8", 0 0, L_0x5cce22e6ab70;  1 drivers
v0x5cce22e230d0_0 .net "a", 0 0, L_0x5cce22e6ae40;  1 drivers
v0x5cce22e23190_0 .net "b", 0 0, L_0x5cce22e6af70;  1 drivers
v0x5cce22e23250_0 .net "cin", 0 0, L_0x5cce22e6b2b0;  1 drivers
v0x5cce22e23310_0 .net "cout", 0 0, L_0x5cce22e6ad30;  1 drivers
v0x5cce22e23460_0 .net "sum", 0 0, L_0x5cce22e6a970;  1 drivers
S_0x5cce22e235c0 .scope generate, "genblk1[22]" "genblk1[22]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e23770 .param/l "i" 0 21 34, +C4<010110>;
S_0x5cce22e23850 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e235c0;
 .timescale 0 0;
S_0x5cce22e23a30 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e23850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6b3e0 .functor XOR 1, L_0x5cce22e6b920, L_0x5cce22e6bc70, C4<0>, C4<0>;
L_0x5cce22e6b450 .functor XOR 1, L_0x5cce22e6b3e0, L_0x5cce22e6bda0, C4<0>, C4<0>;
L_0x5cce22e6b4c0 .functor AND 1, L_0x5cce22e6b920, L_0x5cce22e6bc70, C4<1>, C4<1>;
L_0x5cce22e6b560 .functor AND 1, L_0x5cce22e6bc70, L_0x5cce22e6bda0, C4<1>, C4<1>;
L_0x5cce22e6b650 .functor OR 1, L_0x5cce22e6b4c0, L_0x5cce22e6b560, C4<0>, C4<0>;
L_0x5cce22e6b760 .functor AND 1, L_0x5cce22e6b920, L_0x5cce22e6bda0, C4<1>, C4<1>;
L_0x5cce22e6b810 .functor OR 1, L_0x5cce22e6b650, L_0x5cce22e6b760, C4<0>, C4<0>;
v0x5cce22e23cb0_0 .net *"_ivl_0", 0 0, L_0x5cce22e6b3e0;  1 drivers
v0x5cce22e23db0_0 .net *"_ivl_10", 0 0, L_0x5cce22e6b760;  1 drivers
v0x5cce22e23e90_0 .net *"_ivl_4", 0 0, L_0x5cce22e6b4c0;  1 drivers
v0x5cce22e23f80_0 .net *"_ivl_6", 0 0, L_0x5cce22e6b560;  1 drivers
v0x5cce22e24060_0 .net *"_ivl_8", 0 0, L_0x5cce22e6b650;  1 drivers
v0x5cce22e24190_0 .net "a", 0 0, L_0x5cce22e6b920;  1 drivers
v0x5cce22e24250_0 .net "b", 0 0, L_0x5cce22e6bc70;  1 drivers
v0x5cce22e24310_0 .net "cin", 0 0, L_0x5cce22e6bda0;  1 drivers
v0x5cce22e243d0_0 .net "cout", 0 0, L_0x5cce22e6b810;  1 drivers
v0x5cce22e24520_0 .net "sum", 0 0, L_0x5cce22e6b450;  1 drivers
S_0x5cce22e24680 .scope generate, "genblk1[23]" "genblk1[23]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e24830 .param/l "i" 0 21 34, +C4<010111>;
S_0x5cce22e24910 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e24680;
 .timescale 0 0;
S_0x5cce22e24af0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e24910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6c100 .functor XOR 1, L_0x5cce22e6c640, L_0x5cce22e6c770, C4<0>, C4<0>;
L_0x5cce22e6c170 .functor XOR 1, L_0x5cce22e6c100, L_0x5cce22e6cae0, C4<0>, C4<0>;
L_0x5cce22e6c1e0 .functor AND 1, L_0x5cce22e6c640, L_0x5cce22e6c770, C4<1>, C4<1>;
L_0x5cce22e6c280 .functor AND 1, L_0x5cce22e6c770, L_0x5cce22e6cae0, C4<1>, C4<1>;
L_0x5cce22e6c370 .functor OR 1, L_0x5cce22e6c1e0, L_0x5cce22e6c280, C4<0>, C4<0>;
L_0x5cce22e6c480 .functor AND 1, L_0x5cce22e6c640, L_0x5cce22e6cae0, C4<1>, C4<1>;
L_0x5cce22e6c530 .functor OR 1, L_0x5cce22e6c370, L_0x5cce22e6c480, C4<0>, C4<0>;
v0x5cce22e24d70_0 .net *"_ivl_0", 0 0, L_0x5cce22e6c100;  1 drivers
v0x5cce22e24e70_0 .net *"_ivl_10", 0 0, L_0x5cce22e6c480;  1 drivers
v0x5cce22e24f50_0 .net *"_ivl_4", 0 0, L_0x5cce22e6c1e0;  1 drivers
v0x5cce22e25040_0 .net *"_ivl_6", 0 0, L_0x5cce22e6c280;  1 drivers
v0x5cce22e25120_0 .net *"_ivl_8", 0 0, L_0x5cce22e6c370;  1 drivers
v0x5cce22e25250_0 .net "a", 0 0, L_0x5cce22e6c640;  1 drivers
v0x5cce22e25310_0 .net "b", 0 0, L_0x5cce22e6c770;  1 drivers
v0x5cce22e253d0_0 .net "cin", 0 0, L_0x5cce22e6cae0;  1 drivers
v0x5cce22e25490_0 .net "cout", 0 0, L_0x5cce22e6c530;  1 drivers
v0x5cce22e255e0_0 .net "sum", 0 0, L_0x5cce22e6c170;  1 drivers
S_0x5cce22e25740 .scope generate, "genblk1[24]" "genblk1[24]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e258f0 .param/l "i" 0 21 34, +C4<011000>;
S_0x5cce22e259d0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e25740;
 .timescale 0 0;
S_0x5cce22e25bb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6cc10 .functor XOR 1, L_0x5cce22e6d150, L_0x5cce22e6d4d0, C4<0>, C4<0>;
L_0x5cce22e6cc80 .functor XOR 1, L_0x5cce22e6cc10, L_0x5cce22e6d600, C4<0>, C4<0>;
L_0x5cce22e6ccf0 .functor AND 1, L_0x5cce22e6d150, L_0x5cce22e6d4d0, C4<1>, C4<1>;
L_0x5cce22e6cd90 .functor AND 1, L_0x5cce22e6d4d0, L_0x5cce22e6d600, C4<1>, C4<1>;
L_0x5cce22e6ce80 .functor OR 1, L_0x5cce22e6ccf0, L_0x5cce22e6cd90, C4<0>, C4<0>;
L_0x5cce22e6cf90 .functor AND 1, L_0x5cce22e6d150, L_0x5cce22e6d600, C4<1>, C4<1>;
L_0x5cce22e6d040 .functor OR 1, L_0x5cce22e6ce80, L_0x5cce22e6cf90, C4<0>, C4<0>;
v0x5cce22e25e30_0 .net *"_ivl_0", 0 0, L_0x5cce22e6cc10;  1 drivers
v0x5cce22e25f30_0 .net *"_ivl_10", 0 0, L_0x5cce22e6cf90;  1 drivers
v0x5cce22e26010_0 .net *"_ivl_4", 0 0, L_0x5cce22e6ccf0;  1 drivers
v0x5cce22e26100_0 .net *"_ivl_6", 0 0, L_0x5cce22e6cd90;  1 drivers
v0x5cce22e261e0_0 .net *"_ivl_8", 0 0, L_0x5cce22e6ce80;  1 drivers
v0x5cce22e26310_0 .net "a", 0 0, L_0x5cce22e6d150;  1 drivers
v0x5cce22e263d0_0 .net "b", 0 0, L_0x5cce22e6d4d0;  1 drivers
v0x5cce22e26490_0 .net "cin", 0 0, L_0x5cce22e6d600;  1 drivers
v0x5cce22e26550_0 .net "cout", 0 0, L_0x5cce22e6d040;  1 drivers
v0x5cce22e266a0_0 .net "sum", 0 0, L_0x5cce22e6cc80;  1 drivers
S_0x5cce22e26800 .scope generate, "genblk1[25]" "genblk1[25]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e269b0 .param/l "i" 0 21 34, +C4<011001>;
S_0x5cce22e26a90 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e26800;
 .timescale 0 0;
S_0x5cce22e26c70 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e26a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6d990 .functor XOR 1, L_0x5cce22e6ded0, L_0x5cce22e6e000, C4<0>, C4<0>;
L_0x5cce22e6da00 .functor XOR 1, L_0x5cce22e6d990, L_0x5cce22e6e3a0, C4<0>, C4<0>;
L_0x5cce22e6da70 .functor AND 1, L_0x5cce22e6ded0, L_0x5cce22e6e000, C4<1>, C4<1>;
L_0x5cce22e6db10 .functor AND 1, L_0x5cce22e6e000, L_0x5cce22e6e3a0, C4<1>, C4<1>;
L_0x5cce22e6dc00 .functor OR 1, L_0x5cce22e6da70, L_0x5cce22e6db10, C4<0>, C4<0>;
L_0x5cce22e6dd10 .functor AND 1, L_0x5cce22e6ded0, L_0x5cce22e6e3a0, C4<1>, C4<1>;
L_0x5cce22e6ddc0 .functor OR 1, L_0x5cce22e6dc00, L_0x5cce22e6dd10, C4<0>, C4<0>;
v0x5cce22e26ef0_0 .net *"_ivl_0", 0 0, L_0x5cce22e6d990;  1 drivers
v0x5cce22e26ff0_0 .net *"_ivl_10", 0 0, L_0x5cce22e6dd10;  1 drivers
v0x5cce22e270d0_0 .net *"_ivl_4", 0 0, L_0x5cce22e6da70;  1 drivers
v0x5cce22e271c0_0 .net *"_ivl_6", 0 0, L_0x5cce22e6db10;  1 drivers
v0x5cce22e272a0_0 .net *"_ivl_8", 0 0, L_0x5cce22e6dc00;  1 drivers
v0x5cce22e273d0_0 .net "a", 0 0, L_0x5cce22e6ded0;  1 drivers
v0x5cce22e27490_0 .net "b", 0 0, L_0x5cce22e6e000;  1 drivers
v0x5cce22e27550_0 .net "cin", 0 0, L_0x5cce22e6e3a0;  1 drivers
v0x5cce22e27610_0 .net "cout", 0 0, L_0x5cce22e6ddc0;  1 drivers
v0x5cce22e27760_0 .net "sum", 0 0, L_0x5cce22e6da00;  1 drivers
S_0x5cce22e278c0 .scope generate, "genblk1[26]" "genblk1[26]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e27a70 .param/l "i" 0 21 34, +C4<011010>;
S_0x5cce22e27b50 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e278c0;
 .timescale 0 0;
S_0x5cce22e27d30 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e27b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6e4d0 .functor XOR 1, L_0x5cce22e6ea10, L_0x5cce22e6edc0, C4<0>, C4<0>;
L_0x5cce22e6e540 .functor XOR 1, L_0x5cce22e6e4d0, L_0x5cce22e6eef0, C4<0>, C4<0>;
L_0x5cce22e6e5b0 .functor AND 1, L_0x5cce22e6ea10, L_0x5cce22e6edc0, C4<1>, C4<1>;
L_0x5cce22e6e650 .functor AND 1, L_0x5cce22e6edc0, L_0x5cce22e6eef0, C4<1>, C4<1>;
L_0x5cce22e6e740 .functor OR 1, L_0x5cce22e6e5b0, L_0x5cce22e6e650, C4<0>, C4<0>;
L_0x5cce22e6e850 .functor AND 1, L_0x5cce22e6ea10, L_0x5cce22e6eef0, C4<1>, C4<1>;
L_0x5cce22e6e900 .functor OR 1, L_0x5cce22e6e740, L_0x5cce22e6e850, C4<0>, C4<0>;
v0x5cce22e27fb0_0 .net *"_ivl_0", 0 0, L_0x5cce22e6e4d0;  1 drivers
v0x5cce22e280b0_0 .net *"_ivl_10", 0 0, L_0x5cce22e6e850;  1 drivers
v0x5cce22e28190_0 .net *"_ivl_4", 0 0, L_0x5cce22e6e5b0;  1 drivers
v0x5cce22e28280_0 .net *"_ivl_6", 0 0, L_0x5cce22e6e650;  1 drivers
v0x5cce22e28360_0 .net *"_ivl_8", 0 0, L_0x5cce22e6e740;  1 drivers
v0x5cce22e28490_0 .net "a", 0 0, L_0x5cce22e6ea10;  1 drivers
v0x5cce22e28550_0 .net "b", 0 0, L_0x5cce22e6edc0;  1 drivers
v0x5cce22e28610_0 .net "cin", 0 0, L_0x5cce22e6eef0;  1 drivers
v0x5cce22e286d0_0 .net "cout", 0 0, L_0x5cce22e6e900;  1 drivers
v0x5cce22e28820_0 .net "sum", 0 0, L_0x5cce22e6e540;  1 drivers
S_0x5cce22e28980 .scope generate, "genblk1[27]" "genblk1[27]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e28b30 .param/l "i" 0 21 34, +C4<011011>;
S_0x5cce22e28c10 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e28980;
 .timescale 0 0;
S_0x5cce22e28df0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e28c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6f2b0 .functor XOR 1, L_0x5cce22e6f7f0, L_0x5cce22e6f920, C4<0>, C4<0>;
L_0x5cce22e6f320 .functor XOR 1, L_0x5cce22e6f2b0, L_0x5cce22e6fcf0, C4<0>, C4<0>;
L_0x5cce22e6f390 .functor AND 1, L_0x5cce22e6f7f0, L_0x5cce22e6f920, C4<1>, C4<1>;
L_0x5cce22e6f430 .functor AND 1, L_0x5cce22e6f920, L_0x5cce22e6fcf0, C4<1>, C4<1>;
L_0x5cce22e6f520 .functor OR 1, L_0x5cce22e6f390, L_0x5cce22e6f430, C4<0>, C4<0>;
L_0x5cce22e6f630 .functor AND 1, L_0x5cce22e6f7f0, L_0x5cce22e6fcf0, C4<1>, C4<1>;
L_0x5cce22e6f6e0 .functor OR 1, L_0x5cce22e6f520, L_0x5cce22e6f630, C4<0>, C4<0>;
v0x5cce22e29070_0 .net *"_ivl_0", 0 0, L_0x5cce22e6f2b0;  1 drivers
v0x5cce22e29170_0 .net *"_ivl_10", 0 0, L_0x5cce22e6f630;  1 drivers
v0x5cce22e29250_0 .net *"_ivl_4", 0 0, L_0x5cce22e6f390;  1 drivers
v0x5cce22e29340_0 .net *"_ivl_6", 0 0, L_0x5cce22e6f430;  1 drivers
v0x5cce22e29420_0 .net *"_ivl_8", 0 0, L_0x5cce22e6f520;  1 drivers
v0x5cce22e29550_0 .net "a", 0 0, L_0x5cce22e6f7f0;  1 drivers
v0x5cce22e29610_0 .net "b", 0 0, L_0x5cce22e6f920;  1 drivers
v0x5cce22e296d0_0 .net "cin", 0 0, L_0x5cce22e6fcf0;  1 drivers
v0x5cce22e29790_0 .net "cout", 0 0, L_0x5cce22e6f6e0;  1 drivers
v0x5cce22e298e0_0 .net "sum", 0 0, L_0x5cce22e6f320;  1 drivers
S_0x5cce22e29a40 .scope generate, "genblk1[28]" "genblk1[28]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e29bf0 .param/l "i" 0 21 34, +C4<011100>;
S_0x5cce22e29cd0 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e29a40;
 .timescale 0 0;
S_0x5cce22e29eb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e29cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e6fe20 .functor XOR 1, L_0x5cce22e70360, L_0x5cce22e70b50, C4<0>, C4<0>;
L_0x5cce22e6fe90 .functor XOR 1, L_0x5cce22e6fe20, L_0x5cce22e70c80, C4<0>, C4<0>;
L_0x5cce22e6ff00 .functor AND 1, L_0x5cce22e70360, L_0x5cce22e70b50, C4<1>, C4<1>;
L_0x5cce22e6ffa0 .functor AND 1, L_0x5cce22e70b50, L_0x5cce22e70c80, C4<1>, C4<1>;
L_0x5cce22e70090 .functor OR 1, L_0x5cce22e6ff00, L_0x5cce22e6ffa0, C4<0>, C4<0>;
L_0x5cce22e701a0 .functor AND 1, L_0x5cce22e70360, L_0x5cce22e70c80, C4<1>, C4<1>;
L_0x5cce22e70250 .functor OR 1, L_0x5cce22e70090, L_0x5cce22e701a0, C4<0>, C4<0>;
v0x5cce22e2a130_0 .net *"_ivl_0", 0 0, L_0x5cce22e6fe20;  1 drivers
v0x5cce22e2a230_0 .net *"_ivl_10", 0 0, L_0x5cce22e701a0;  1 drivers
v0x5cce22e2a310_0 .net *"_ivl_4", 0 0, L_0x5cce22e6ff00;  1 drivers
v0x5cce22e2a400_0 .net *"_ivl_6", 0 0, L_0x5cce22e6ffa0;  1 drivers
v0x5cce22e2a4e0_0 .net *"_ivl_8", 0 0, L_0x5cce22e70090;  1 drivers
v0x5cce22e2a610_0 .net "a", 0 0, L_0x5cce22e70360;  1 drivers
v0x5cce22e2a6d0_0 .net "b", 0 0, L_0x5cce22e70b50;  1 drivers
v0x5cce22e2a790_0 .net "cin", 0 0, L_0x5cce22e70c80;  1 drivers
v0x5cce22e2a850_0 .net "cout", 0 0, L_0x5cce22e70250;  1 drivers
v0x5cce22e2a9a0_0 .net "sum", 0 0, L_0x5cce22e6fe90;  1 drivers
S_0x5cce22e2ab00 .scope generate, "genblk1[29]" "genblk1[29]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e2acb0 .param/l "i" 0 21 34, +C4<011101>;
S_0x5cce22e2ad90 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e2ab00;
 .timescale 0 0;
S_0x5cce22e2af70 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e2ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e71070 .functor XOR 1, L_0x5cce22e715b0, L_0x5cce22e716e0, C4<0>, C4<0>;
L_0x5cce22e710e0 .functor XOR 1, L_0x5cce22e71070, L_0x5cce22e71ae0, C4<0>, C4<0>;
L_0x5cce22e71150 .functor AND 1, L_0x5cce22e715b0, L_0x5cce22e716e0, C4<1>, C4<1>;
L_0x5cce22e711f0 .functor AND 1, L_0x5cce22e716e0, L_0x5cce22e71ae0, C4<1>, C4<1>;
L_0x5cce22e712e0 .functor OR 1, L_0x5cce22e71150, L_0x5cce22e711f0, C4<0>, C4<0>;
L_0x5cce22e713f0 .functor AND 1, L_0x5cce22e715b0, L_0x5cce22e71ae0, C4<1>, C4<1>;
L_0x5cce22e714a0 .functor OR 1, L_0x5cce22e712e0, L_0x5cce22e713f0, C4<0>, C4<0>;
v0x5cce22e2b1f0_0 .net *"_ivl_0", 0 0, L_0x5cce22e71070;  1 drivers
v0x5cce22e2b2f0_0 .net *"_ivl_10", 0 0, L_0x5cce22e713f0;  1 drivers
v0x5cce22e2b3d0_0 .net *"_ivl_4", 0 0, L_0x5cce22e71150;  1 drivers
v0x5cce22e2b4c0_0 .net *"_ivl_6", 0 0, L_0x5cce22e711f0;  1 drivers
v0x5cce22e2b5a0_0 .net *"_ivl_8", 0 0, L_0x5cce22e712e0;  1 drivers
v0x5cce22e2b6d0_0 .net "a", 0 0, L_0x5cce22e715b0;  1 drivers
v0x5cce22e2b790_0 .net "b", 0 0, L_0x5cce22e716e0;  1 drivers
v0x5cce22e2b850_0 .net "cin", 0 0, L_0x5cce22e71ae0;  1 drivers
v0x5cce22e2b910_0 .net "cout", 0 0, L_0x5cce22e714a0;  1 drivers
v0x5cce22e2ba60_0 .net "sum", 0 0, L_0x5cce22e710e0;  1 drivers
S_0x5cce22e2bbc0 .scope generate, "genblk1[30]" "genblk1[30]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e2bd70 .param/l "i" 0 21 34, +C4<011110>;
S_0x5cce22e2be50 .scope generate, "genblk5" "genblk5" 21 45, 21 45 0, S_0x5cce22e2bbc0;
 .timescale 0 0;
S_0x5cce22e2c030 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x5cce22e2be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5cce22e71c10 .functor XOR 1, L_0x5cce22e72150, L_0x5cce22e72560, C4<0>, C4<0>;
L_0x5cce22e71c80 .functor XOR 1, L_0x5cce22e71c10, L_0x5cce22e72aa0, C4<0>, C4<0>;
L_0x5cce22e71cf0 .functor AND 1, L_0x5cce22e72150, L_0x5cce22e72560, C4<1>, C4<1>;
L_0x5cce22e71d90 .functor AND 1, L_0x5cce22e72560, L_0x5cce22e72aa0, C4<1>, C4<1>;
L_0x5cce22e71e80 .functor OR 1, L_0x5cce22e71cf0, L_0x5cce22e71d90, C4<0>, C4<0>;
L_0x5cce22e71f90 .functor AND 1, L_0x5cce22e72150, L_0x5cce22e72aa0, C4<1>, C4<1>;
L_0x5cce22e72040 .functor OR 1, L_0x5cce22e71e80, L_0x5cce22e71f90, C4<0>, C4<0>;
v0x5cce22e2c2b0_0 .net *"_ivl_0", 0 0, L_0x5cce22e71c10;  1 drivers
v0x5cce22e2c3b0_0 .net *"_ivl_10", 0 0, L_0x5cce22e71f90;  1 drivers
v0x5cce22e2c490_0 .net *"_ivl_4", 0 0, L_0x5cce22e71cf0;  1 drivers
v0x5cce22e2c580_0 .net *"_ivl_6", 0 0, L_0x5cce22e71d90;  1 drivers
v0x5cce22e2c660_0 .net *"_ivl_8", 0 0, L_0x5cce22e71e80;  1 drivers
v0x5cce22e2c790_0 .net "a", 0 0, L_0x5cce22e72150;  1 drivers
v0x5cce22e2c850_0 .net "b", 0 0, L_0x5cce22e72560;  1 drivers
v0x5cce22e2c910_0 .net "cin", 0 0, L_0x5cce22e72aa0;  1 drivers
v0x5cce22e2c9d0_0 .net "cout", 0 0, L_0x5cce22e72040;  1 drivers
v0x5cce22e2cb20_0 .net "sum", 0 0, L_0x5cce22e71c80;  1 drivers
S_0x5cce22e2cc80 .scope generate, "genblk1[31]" "genblk1[31]" 21 34, 21 34 0, S_0x5cce22e0c430;
 .timescale 0 0;
P_0x5cce22e2ce30 .param/l "i" 0 21 34, +C4<011111>;
S_0x5cce22e2cf10 .scope generate, "genblk4" "genblk4" 21 45, 21 45 0, S_0x5cce22e2cc80;
 .timescale 0 0;
L_0x5cce22e73c60 .functor XOR 1, L_0x5cce22e73820, L_0x5cce22e73bc0, C4<0>, C4<0>;
L_0x5cce22e74120 .functor XOR 1, L_0x5cce22e73c60, L_0x5cce22e73d70, C4<0>, C4<0>;
v0x5cce22e2d0f0_0 .net *"_ivl_0", 0 0, L_0x5cce22e73820;  1 drivers
v0x5cce22e2d1f0_0 .net *"_ivl_1", 0 0, L_0x5cce22e73bc0;  1 drivers
v0x5cce22e2d2d0_0 .net *"_ivl_2", 0 0, L_0x5cce22e73c60;  1 drivers
v0x5cce22e2d390_0 .net *"_ivl_4", 0 0, L_0x5cce22e73d70;  1 drivers
v0x5cce22e2d470_0 .net *"_ivl_5", 0 0, L_0x5cce22e74120;  1 drivers
S_0x5cce22e2e520 .scope module, "U_MUX_2X1" "mux_2x1" 18 104, 23 1 0, S_0x5cce22e0a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x5cce22e2e6b0 .param/l "DATA_WIDTH" 0 23 1, +C4<00000000000000000000000000100000>;
v0x5cce22e2e840_0 .net "i_a", 31 0, v0x5cce22e0b170_0;  alias, 1 drivers
v0x5cce22e2e950_0 .net "i_b", 31 0, v0x5cce22c10770_0;  alias, 1 drivers
v0x5cce22e2ea10_0 .net "i_sel", 0 0, v0x5cce22c09f30_0;  alias, 1 drivers
v0x5cce22e2eb10_0 .net "o_mux", 31 0, L_0x5cce22e74390;  alias, 1 drivers
L_0x5cce22e74390 .functor MUXZ 32, v0x5cce22e0b170_0, v0x5cce22c10770_0, v0x5cce22c09f30_0, C4<>;
S_0x5cce22e2ec30 .scope module, "U_MUX_4X1" "mux_4x1" 18 88, 19 20 0, S_0x5cce22e0a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x5cce22e2ef80_0 .net "i_a", 31 0, v0x5cce22c16a60_0;  alias, 1 drivers
v0x5cce22e2f060_0 .net "i_b", 31 0, v0x5cce22e329e0_0;  alias, 1 drivers
v0x5cce22e2f100_0 .net "i_c", 31 0, v0x5cce22d8e6b0_0;  alias, 1 drivers
o0x72e9f878a748 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cce22e2f1d0_0 .net "i_d", 31 0, o0x72e9f878a748;  0 drivers
v0x5cce22e2f2b0_0 .net "i_sel", 1 0, v0x5cce22be78e0_0;  alias, 1 drivers
v0x5cce22e2f3c0_0 .var "o_mux", 31 0;
E_0x5cce22e2eef0/0 .event edge, v0x5cce22be78e0_0, v0x5cce22c16a60_0, v0x5cce22c53790_0, v0x5cce22d8e6b0_0;
E_0x5cce22e2eef0/1 .event edge, v0x5cce22e2f1d0_0;
E_0x5cce22e2eef0 .event/or E_0x5cce22e2eef0/0, E_0x5cce22e2eef0/1;
S_0x5cce22e2f5b0 .scope module, "U_PC_TARGET" "pc_target" 18 72, 24 21 0, S_0x5cce22e0a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x5cce22e2f7e0 .param/l "WIDTH" 0 24 22, +C4<00000000000000000000000000100000>;
v0x5cce22e2f8f0_0 .net "i_imm_ext_EX", 31 0, v0x5cce22c10770_0;  alias, 1 drivers
v0x5cce22e2fa20_0 .net "i_pc_EX", 31 0, v0x5cce22c10970_0;  alias, 1 drivers
v0x5cce22e2fae0_0 .net "o_pc_target_EX", 31 0, L_0x5cce22e5d380;  alias, 1 drivers
L_0x5cce22e5d380 .arith/sum 32, v0x5cce22c10970_0, v0x5cce22c10770_0;
S_0x5cce22e30dc0 .scope module, "U_STAGE_FETCH" "stage_fetch" 9 143, 25 23 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x5cce22e31dc0_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e31e80_0 .net "i_en_IF", 0 0, L_0x5cce22e74da0;  alias, 1 drivers
v0x5cce22e31f40_0 .net "i_pc_src_EX", 0 0, L_0x5cce22e5cd00;  alias, 1 drivers
v0x5cce22e31fe0_0 .net "i_pc_target_EX", 31 0, L_0x5cce22e5d380;  alias, 1 drivers
v0x5cce22e32110_0 .net "i_rst_IF", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e321b0_0 .net "o_pc_IF", 31 0, v0x5cce22e314e0_0;  alias, 1 drivers
v0x5cce22e322a0_0 .net "o_pcplus4_IF", 31 0, L_0x5cce22e5ceb0;  alias, 1 drivers
S_0x5cce22e31050 .scope module, "U_NEXT_PC" "next_pc" 25 56, 26 21 0, S_0x5cce22e30dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x5cce22e5ceb0 .functor BUFZ 32, v0x5cce22e31be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5cce22e31420_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e314e0_0 .var "current_pc", 31 0;
v0x5cce22e315c0_0 .net "i_en_IF", 0 0, L_0x5cce22e74da0;  alias, 1 drivers
v0x5cce22e31660_0 .net "i_pc_src_EX", 0 0, L_0x5cce22e5cd00;  alias, 1 drivers
v0x5cce22e31750_0 .net "i_pc_target_EX", 31 0, L_0x5cce22e5d380;  alias, 1 drivers
v0x5cce22e31840_0 .net "i_rst_IF", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e31930_0 .var "muxed_input", 31 0;
v0x5cce22e319f0_0 .net "o_pc_IF", 31 0, v0x5cce22e314e0_0;  alias, 1 drivers
v0x5cce22e31ab0_0 .net "o_pcplus4_IF", 31 0, L_0x5cce22e5ceb0;  alias, 1 drivers
v0x5cce22e31be0_0 .var "pc_plus_4", 31 0;
E_0x5cce22e31340 .event posedge, v0x5cce22c5d4c0_0, v0x5cce22d9a000_0;
E_0x5cce22e313c0 .event edge, v0x5cce22da87b0_0, v0x5cce22e31be0_0, v0x5cce22d942f0_0;
S_0x5cce22e32490 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 9 286, 27 20 0, S_0x5cce22dca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x5cce22e32720_0 .net "i_alu_result_WB", 31 0, v0x5cce22c39d40_0;  alias, 1 drivers
v0x5cce22e32800_0 .net "i_pcplus4_WB", 31 0, v0x5cce22c39e00_0;  alias, 1 drivers
v0x5cce22e328a0_0 .net "i_result_data_WB", 31 0, v0x5cce22c3a080_0;  alias, 1 drivers
v0x5cce22e32940_0 .net "i_result_src_WB", 1 0, v0x5cce22c404f0_0;  alias, 1 drivers
v0x5cce22e329e0_0 .var "o_result_WB", 31 0;
E_0x5cce22e2ee10 .event edge, v0x5cce22c39e00_0, v0x5cce22c3a080_0, v0x5cce22c39d40_0, v0x5cce22c404f0_0;
S_0x5cce22e38510 .scope module, "U_DATA_MEM" "mem" 4 163, 28 1 0, S_0x5cce22ca9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x5cce22d99f30 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x5cce22d99f70 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x5cce22d99fb0 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x5cce22e88660 .functor AND 1, L_0x5cce22e76fb0, L_0x5cce22e77860, C4<1>, C4<1>;
L_0x5cce22e88770 .functor AND 1, L_0x5cce22e88660, L_0x5cce22e886d0, C4<1>, C4<1>;
v0x5cce22e38a10_0 .net *"_ivl_1", 0 0, L_0x5cce22e88660;  1 drivers
L_0x72e9f87385c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cce22e38ad0_0 .net *"_ivl_11", 1 0, L_0x72e9f87385c8;  1 drivers
L_0x72e9f8738610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cce22e38bb0_0 .net/2u *"_ivl_12", 31 0, L_0x72e9f8738610;  1 drivers
v0x5cce22e38c70_0 .net *"_ivl_3", 0 0, L_0x5cce22e886d0;  1 drivers
v0x5cce22e38d30_0 .net *"_ivl_5", 0 0, L_0x5cce22e88770;  1 drivers
v0x5cce22e38df0_0 .net *"_ivl_6", 31 0, L_0x5cce22e88880;  1 drivers
v0x5cce22e38ed0_0 .net *"_ivl_8", 11 0, L_0x5cce22e88920;  1 drivers
v0x5cce22e38fb0_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e39050_0 .var/i "i", 31 0;
v0x5cce22e39130 .array "mem", 1023 0, 31 0;
v0x5cce22e391f0_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e39290_0 .var "wb_ack_o", 0 0;
v0x5cce22e39350_0 .net "wb_adr_i", 9 0, L_0x5cce22e76680;  alias, 1 drivers
v0x5cce22e39430_0 .net "wb_cyc_i", 0 0, L_0x5cce22e76fb0;  alias, 1 drivers
v0x5cce22e394f0_0 .net "wb_dat_i", 31 0, L_0x5cce22e76a10;  alias, 1 drivers
v0x5cce22e395d0_0 .net "wb_dat_o", 31 0, L_0x5cce22e88a60;  alias, 1 drivers
v0x5cce22e396b0_0 .net "wb_stb_i", 0 0, L_0x5cce22e77860;  alias, 1 drivers
v0x5cce22e39880_0 .net "wb_we_i", 0 0, L_0x5cce22e76d40;  alias, 1 drivers
L_0x5cce22e886d0 .reduce/nor L_0x5cce22e76d40;
L_0x5cce22e88880 .array/port v0x5cce22e39130, L_0x5cce22e88920;
L_0x5cce22e88920 .concat [ 10 2 0 0], L_0x5cce22e76680, L_0x72e9f87385c8;
L_0x5cce22e88a60 .functor MUXZ 32, L_0x72e9f8738610, L_0x5cce22e88880, L_0x5cce22e88770, C4<>;
S_0x5cce22e38750 .scope module, "U_INST_MEM" "mem" 4 144, 28 1 0, S_0x5cce22ca9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x5cce22e39a60 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x5cce22e39aa0 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x5cce22e39ae0 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x5cce22e77900 .functor AND 1, L_0x5cce22e75fd0, L_0x5cce22e75c70, C4<1>, C4<1>;
L_0x5cce22e78220 .functor AND 1, L_0x5cce22e77900, L_0x5cce22e78180, C4<1>, C4<1>;
v0x5cce22e39f00_0 .net *"_ivl_1", 0 0, L_0x5cce22e77900;  1 drivers
L_0x72e9f8738538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cce22e39fc0_0 .net *"_ivl_11", 1 0, L_0x72e9f8738538;  1 drivers
L_0x72e9f8738580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cce22e3a0a0_0 .net/2u *"_ivl_12", 31 0, L_0x72e9f8738580;  1 drivers
v0x5cce22e3a160_0 .net *"_ivl_3", 0 0, L_0x5cce22e78180;  1 drivers
v0x5cce22e3a220_0 .net *"_ivl_5", 0 0, L_0x5cce22e78220;  1 drivers
v0x5cce22e3a2e0_0 .net *"_ivl_6", 31 0, L_0x5cce22e78330;  1 drivers
v0x5cce22e3a3c0_0 .net *"_ivl_8", 11 0, L_0x5cce22e783d0;  1 drivers
v0x5cce22e3a4a0_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e3a540_0 .var/i "i", 31 0;
v0x5cce22e3a620 .array "mem", 1023 0, 31 0;
v0x5cce22e44590_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e44630_0 .var "wb_ack_o", 0 0;
v0x5cce22e446f0_0 .net "wb_adr_i", 9 0, L_0x5cce22e75420;  alias, 1 drivers
v0x5cce22e447d0_0 .net "wb_cyc_i", 0 0, L_0x5cce22e75fd0;  alias, 1 drivers
v0x5cce22e44890_0 .net "wb_dat_i", 31 0, L_0x5cce22e75600;  alias, 1 drivers
v0x5cce22e44970_0 .net "wb_dat_o", 31 0, L_0x5cce22e88520;  alias, 1 drivers
v0x5cce22e44a50_0 .net "wb_stb_i", 0 0, L_0x5cce22e75c70;  alias, 1 drivers
v0x5cce22e44c20_0 .net "wb_we_i", 0 0, L_0x5cce22e75890;  alias, 1 drivers
L_0x5cce22e78180 .reduce/nor L_0x5cce22e75890;
L_0x5cce22e78330 .array/port v0x5cce22e3a620, L_0x5cce22e783d0;
L_0x5cce22e783d0 .concat [ 10 2 0 0], L_0x5cce22e75420, L_0x72e9f8738538;
L_0x5cce22e88520 .functor MUXZ 32, L_0x72e9f8738580, L_0x5cce22e78330, L_0x5cce22e78220, C4<>;
S_0x5cce22e39bd0 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 4 51, 29 1 0, S_0x5cce22ca9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x5cce22e44e00 .param/l "ADDR_WIDTH" 0 29 3, +C4<00000000000000000000000000100000>;
P_0x5cce22e44e40 .param/real "BAUD_RATE" 0 29 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5cce22e44e80 .param/real "CLOCK_FREQ" 0 29 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5cce22e44ec0 .param/l "CMD_READ" 0 29 6, C4<01110111>;
P_0x5cce22e44f00 .param/l "CMD_WRITE" 0 29 7, C4<10101010>;
P_0x5cce22e44f40 .param/l "DATA_WIDTH" 0 29 2, +C4<00000000000000000000000000100000>;
P_0x5cce22e44f80 .param/l "IDLE" 1 29 88, C4<000>;
P_0x5cce22e44fc0 .param/l "READ_ADDR" 1 29 89, C4<010>;
P_0x5cce22e45000 .param/l "READ_DATA" 1 29 90, C4<011>;
P_0x5cce22e45040 .param/l "SEND_DATA" 1 29 93, C4<110>;
P_0x5cce22e45080 .param/l "WB_READ" 1 29 92, C4<101>;
P_0x5cce22e450c0 .param/l "WB_WRITE" 1 29 91, C4<100>;
v0x5cce22e47450_0 .var "addr_reg", 31 0;
v0x5cce22e47550_0 .var "byte_count", 3 0;
v0x5cce22e47630_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e476d0_0 .var "cmd_reg", 7 0;
v0x5cce22e47790_0 .var "data_reg", 31 0;
v0x5cce22e47870_0 .net "i_start_rx", 0 0, v0x5cce22e4f170_0;  alias, 1 drivers
v0x5cce22e47910_0 .net "i_uart_rx", 0 0, v0x5cce22e4f260_0;  alias, 1 drivers
v0x5cce22e479b0_0 .net "o_uart_tx", 0 0, v0x5cce22e47050_0;  alias, 1 drivers
v0x5cce22e47a50_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e47b80_0 .var "state", 2 0;
v0x5cce22e47c20_0 .net "uart_rx_data", 7 0, v0x5cce22e46030_0;  1 drivers
v0x5cce22e47cc0_0 .net "uart_rx_valid", 0 0, v0x5cce22e46110_0;  1 drivers
v0x5cce22e47d60_0 .var "uart_tx_data", 7 0;
v0x5cce22e47e30_0 .net "uart_tx_ready", 0 0, v0x5cce22e46f90_0;  1 drivers
v0x5cce22e47f00_0 .var "uart_tx_valid", 0 0;
v0x5cce22e47fd0_0 .net "wb_ack_i", 0 0, L_0x5cce22e77f20;  alias, 1 drivers
v0x5cce22e48070_0 .var "wb_adr_o", 31 0;
v0x5cce22e48220_0 .var "wb_cyc_o", 0 0;
v0x5cce22e482c0_0 .net "wb_dat_i", 31 0, L_0x5cce22e89010;  alias, 1 drivers
v0x5cce22e483a0_0 .var "wb_dat_o", 31 0;
v0x5cce22e48480_0 .var "wb_stb_o", 0 0;
v0x5cce22e48540_0 .var "wb_we_o", 0 0;
S_0x5cce22e45790 .scope module, "uart_rx_inst" "uart_receiver" 29 38, 30 1 0, S_0x5cce22e39bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x5cce22e45920 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5cce22e45960 .param/real "BIT_TIME" 1 30 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5cce22e459a0 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x5cce22e459e0 .param/real "HALF_BIT_TIME" 1 30 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x5cce22e45c50_0 .var "bit_index", 3 0;
v0x5cce22e45d50_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e45e10_0 .var "clock_count", 15 0;
v0x5cce22e45eb0_0 .net "i_rx", 0 0, v0x5cce22e4f260_0;  alias, 1 drivers
v0x5cce22e45f70_0 .net "i_start_rx", 0 0, v0x5cce22e4f170_0;  alias, 1 drivers
v0x5cce22e46030_0 .var "o_data", 7 0;
v0x5cce22e46110_0 .var "o_data_valid", 0 0;
v0x5cce22e461d0_0 .var "receiving", 0 0;
v0x5cce22e46290_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e46440_0 .var "rx_sync_1", 0 0;
v0x5cce22e46500_0 .var "rx_sync_2", 0 0;
v0x5cce22e465c0_0 .var "shift_reg", 7 0;
S_0x5cce22e467a0 .scope module, "uart_tx_inst" "uart_transmitter" 29 51, 31 1 0, S_0x5cce22e39bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x5cce22e46950 .param/real "BAUD_RATE" 0 31 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x5cce22e46990 .param/real "BIT_TIME" 1 31 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x5cce22e469d0 .param/real "CLOCK_FREQ" 0 31 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x5cce22e46bb0_0 .var "bit_index", 3 0;
v0x5cce22e46c90_0 .net "clk", 0 0, v0x5cce22e4ee10_0;  alias, 1 drivers
v0x5cce22e46d50_0 .var "clock_count", 15 0;
v0x5cce22e46df0_0 .net "i_data", 7 0, v0x5cce22e47d60_0;  1 drivers
v0x5cce22e46ed0_0 .net "i_data_valid", 0 0, v0x5cce22e47f00_0;  1 drivers
v0x5cce22e46f90_0 .var "o_ready", 0 0;
v0x5cce22e47050_0 .var "o_tx", 0 0;
v0x5cce22e47110_0 .net "rst", 0 0, v0x5cce22e4f690_0;  alias, 1 drivers
v0x5cce22e471b0_0 .var "shift_reg", 9 0;
v0x5cce22e47290_0 .var "transmitting", 0 0;
S_0x5cce22e4ca90 .scope task, "test_read_from_memory" "test_read_from_memory" 3 345, 3 345 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4cca0_0 .var "address", 31 0;
v0x5cce22e4cd40_0 .var "data", 31 0;
v0x5cce22e4cde0_0 .var/i "x", 31 0;
TD_osiris_i_tb.test_read_from_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4cde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x5cce22e4dea0_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x5cce22e4dbc0;
    %join;
    %vpi_call/w 3 352 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %load/vec4 v0x5cce22e4cca0_0;
    %store/vec4 v0x5cce22e4ec40_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5cce22e4ed30_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word2, S_0x5cce22e4e8d0;
    %join;
    %vpi_call/w 3 358 "$display", "Sent Address: 0x%08X", v0x5cce22e4cca0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %fork TD_osiris_i_tb.uart_receive_word, S_0x5cce22e4d740;
    %join;
    %load/vec4 v0x5cce22e4da20_0;
    %store/vec4 v0x5cce22e4cd40_0, 0, 32;
    %vpi_call/w 3 363 "$display", "Received Data: 0x%08X", v0x5cce22e4cd40_0 {0 0 0};
    %end;
S_0x5cce22e4ceb0 .scope task, "test_write_to_memory" "test_write_to_memory" 3 304, 3 304 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4d0d0_0 .var "address", 31 0;
v0x5cce22e4d1d0_0 .var "data", 31 0;
E_0x5cce22ba2aa0 .event edge, v0x5cce22e47b80_0;
TD_osiris_i_tb.test_write_to_memory ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5cce22e4dea0_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x5cce22e4dbc0;
    %join;
    %vpi_call/w 3 315 "$display", "Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x5cce22e4d0d0_0;
    %store/vec4 v0x5cce22e4e700_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5cce22e4e7f0_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x5cce22e4e340;
    %join;
    %vpi_call/w 3 320 "$display", "Sent Address: 0x%08X", v0x5cce22e4d0d0_0 {0 0 0};
    %load/vec4 v0x5cce22e4d1d0_0;
    %store/vec4 v0x5cce22e4e700_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5cce22e4e7f0_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x5cce22e4e340;
    %join;
    %vpi_call/w 3 324 "$display", "Sent Data: 0x%08X", v0x5cce22e4d1d0_0 {0 0 0};
    %load/vec4 v0x5cce22e4f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5cce22e4d1d0_0;
    %load/vec4 v0x5cce22e4d0d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5cce22e4f810, 4, 0;
    %vpi_call/w 3 330 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x5cce22e4d0d0_0, v0x5cce22e4d1d0_0 {0 0 0};
    %load/vec4 v0x5cce22e4d0d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5cce22e4f810, 4;
    %vpi_call/w 3 331 "$display", "tb_mem[%h]:%h", &PV<v0x5cce22e4d0d0_0, 0, 10>, S<0,vec4,u32> {1 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5cce22e4d1d0_0;
    %load/vec4 v0x5cce22e4d0d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5cce22e4f810, 4, 0;
    %vpi_call/w 3 334 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x5cce22e4d0d0_0, v0x5cce22e4d1d0_0 {0 0 0};
    %load/vec4 v0x5cce22e4d0d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5cce22e4f810, 4;
    %vpi_call/w 3 335 "$display", "tb_mem[%h]:%h", &PV<v0x5cce22e4d0d0_0, 0, 10>, S<0,vec4,u32> {1 0 0};
T_2.5 ;
T_2.6 ;
    %load/vec4 v0x5cce22e47b80_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x5cce22ba2aa0;
    %jmp T_2.6;
T_2.7 ;
    %delay 100, 0;
    %end;
S_0x5cce22e4d2b0 .scope task, "uart_capture_byte" "uart_capture_byte" 3 451, 3 451 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4d560_0 .var/i "bit_idx", 31 0;
v0x5cce22e4d660_0 .var "data", 7 0;
E_0x5cce22e4d4e0 .event edge, v0x5cce22e47050_0;
TD_osiris_i_tb.uart_capture_byte ;
T_3.8 ;
    %load/vec4 v0x5cce22e4f480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.9, 6;
    %wait E_0x5cce22e4d4e0;
    %jmp T_3.8;
T_3.9 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4d560_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x5cce22e4d560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.11, 5;
    %delay 1000, 0;
    %load/vec4 v0x5cce22e4f480_0;
    %ix/getv/s 4, v0x5cce22e4d560_0;
    %store/vec4 v0x5cce22e4d660_0, 4, 1;
    %load/vec4 v0x5cce22e4d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4d560_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %delay 1000, 0;
    %end;
S_0x5cce22e4d740 .scope task, "uart_receive_word" "uart_receive_word" 3 437, 3 437 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4d920_0 .var/i "byte_count", 31 0;
v0x5cce22e4da20_0 .var "data", 31 0;
v0x5cce22e4db00_0 .var "received_byte", 7 0;
TD_osiris_i_tb.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4da20_0, 0, 32;
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4d920_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x5cce22e4d920_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.13, 5;
    %fork TD_osiris_i_tb.uart_capture_byte, S_0x5cce22e4d2b0;
    %join;
    %load/vec4 v0x5cce22e4d660_0;
    %store/vec4 v0x5cce22e4db00_0, 0, 8;
    %load/vec4 v0x5cce22e4da20_0;
    %load/vec4 v0x5cce22e4db00_0;
    %pad/u 32;
    %load/vec4 v0x5cce22e4d920_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5cce22e4da20_0, 0, 32;
    %load/vec4 v0x5cce22e4d920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4d920_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %end;
S_0x5cce22e4dbc0 .scope task, "uart_send_byte" "uart_send_byte" 3 391, 3 391 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4dda0_0 .var/i "bit_idx", 31 0;
v0x5cce22e4dea0_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4dda0_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x5cce22e4dda0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0x5cce22e4dea0_0;
    %load/vec4 v0x5cce22e4dda0_0;
    %part/s 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5cce22e4dda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4dda0_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %end;
S_0x5cce22e4df80 .scope task, "uart_send_byte2" "uart_send_byte2" 3 414, 3 414 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4e160_0 .var/i "bit_idx", 31 0;
v0x5cce22e4e260_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4e160_0, 0, 32;
T_6.16 ;
    %load/vec4 v0x5cce22e4e160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.17, 5;
    %load/vec4 v0x5cce22e4e260_0;
    %load/vec4 v0x5cce22e4e160_0;
    %part/s 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5cce22e4e160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4e160_0, 0, 32;
    %jmp T_6.16;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 1000, 0;
    %end;
S_0x5cce22e4e340 .scope task, "uart_send_word" "uart_send_word" 3 368, 3 368 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4e520_0 .var/i "byte_count", 31 0;
v0x5cce22e4e620_0 .var "byte_data", 7 0;
v0x5cce22e4e700_0 .var "data", 31 0;
v0x5cce22e4e7f0_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4e520_0, 0, 32;
T_7.18 ;
    %load/vec4 v0x5cce22e4e520_0;
    %load/vec4 v0x5cce22e4e7f0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_7.19, 5;
    %load/vec4 v0x5cce22e4e700_0;
    %load/vec4 v0x5cce22e4e520_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x5cce22e4e620_0, 0, 8;
    %load/vec4 v0x5cce22e4e620_0;
    %store/vec4 v0x5cce22e4dea0_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x5cce22e4dbc0;
    %join;
    %load/vec4 v0x5cce22e4e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4e520_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %end;
S_0x5cce22e4e8d0 .scope task, "uart_send_word2" "uart_send_word2" 3 379, 3 379 0, S_0x5cce22ca9700;
 .timescale -9 -12;
v0x5cce22e4ea60_0 .var/i "byte_count", 31 0;
v0x5cce22e4eb60_0 .var "byte_data", 7 0;
v0x5cce22e4ec40_0 .var "data", 31 0;
v0x5cce22e4ed30_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4ea60_0, 0, 32;
T_8.20 ;
    %load/vec4 v0x5cce22e4ea60_0;
    %load/vec4 v0x5cce22e4ed30_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_8.21, 5;
    %load/vec4 v0x5cce22e4ec40_0;
    %load/vec4 v0x5cce22e4ea60_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x5cce22e4eb60_0, 0, 8;
    %load/vec4 v0x5cce22e4eb60_0;
    %store/vec4 v0x5cce22e4e260_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte2, S_0x5cce22e4df80;
    %join;
    %load/vec4 v0x5cce22e4ea60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4ea60_0, 0, 32;
    %jmp T_8.20;
T_8.21 ;
    %end;
    .scope S_0x5cce22e45790;
T_9 ;
    %wait E_0x5cce22e31340;
    %load/vec4 v0x5cce22e46290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e46440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e46500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5cce22e45eb0_0;
    %assign/vec4 v0x5cce22e46440_0, 0;
    %load/vec4 v0x5cce22e46440_0;
    %assign/vec4 v0x5cce22e46500_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5cce22e45790;
T_10 ;
    %wait E_0x5cce22e31340;
    %load/vec4 v0x5cce22e46290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e45c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cce22e45e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e465c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e461d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e46110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e46030_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e46110_0, 0;
    %load/vec4 v0x5cce22e461d0_0;
    %nor/r;
    %load/vec4 v0x5cce22e45f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e45c50_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x5cce22e45e10_0, 0;
    %load/vec4 v0x5cce22e46500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e461d0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e461d0_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5cce22e461d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5cce22e45e10_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cce22e45e10_0, 0;
    %load/vec4 v0x5cce22e45c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x5cce22e45c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e45c50_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5cce22e45c50_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_10.12, 5;
    %load/vec4 v0x5cce22e46500_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5cce22e45c50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5cce22e465c0_0, 4, 5;
    %load/vec4 v0x5cce22e45c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e45c50_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e461d0_0, 0;
    %load/vec4 v0x5cce22e465c0_0;
    %assign/vec4 v0x5cce22e46030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e46110_0, 0;
T_10.13 ;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5cce22e45e10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5cce22e45e10_0, 0;
T_10.9 ;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5cce22e467a0;
T_11 ;
    %wait E_0x5cce22e31340;
    %load/vec4 v0x5cce22e47110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e47050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e46bb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cce22e46d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e46f90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5cce22e471b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5cce22e47290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5cce22e46d50_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cce22e46d50_0, 0;
    %load/vec4 v0x5cce22e46bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e46bb0_0, 0;
    %load/vec4 v0x5cce22e46bb0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_11.6, 5;
    %load/vec4 v0x5cce22e471b0_0;
    %load/vec4 v0x5cce22e46bb0_0;
    %part/u 1;
    %assign/vec4 v0x5cce22e47050_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e46f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e47050_0, 0;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5cce22e46d50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5cce22e46d50_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5cce22e46ed0_0;
    %load/vec4 v0x5cce22e46f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5cce22e46df0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e471b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5cce22e46bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e47290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e46f90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5cce22e46d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47050_0, 0;
T_11.8 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5cce22e39bd0;
T_12 ;
    %wait E_0x5cce22e31340;
    %load/vec4 v0x5cce22e47a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e48070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e483a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e476d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e47450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e47790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e47d60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5cce22e47b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47f00_0, 0;
    %load/vec4 v0x5cce22e47cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5cce22e47c20_0;
    %assign/vec4 v0x5cce22e476d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e47450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e47790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e47d60_0, 0;
    %load/vec4 v0x5cce22e47c20_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x5cce22e47c20_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
T_12.15 ;
T_12.13 ;
T_12.10 ;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5cce22e47cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %load/vec4 v0x5cce22e47450_0;
    %load/vec4 v0x5cce22e47c20_0;
    %pad/u 32;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5cce22e47450_0, 0;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %load/vec4 v0x5cce22e476d0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_12.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x5cce22e476d0_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_12.22, 4;
    %load/vec4 v0x5cce22e47450_0;
    %assign/vec4 v0x5cce22e48070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
T_12.23 ;
T_12.21 ;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x5cce22e47550_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
T_12.19 ;
T_12.16 ;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5cce22e47cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %load/vec4 v0x5cce22e47790_0;
    %load/vec4 v0x5cce22e47c20_0;
    %pad/u 32;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5cce22e47790_0, 0;
    %load/vec4 v0x5cce22e47550_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.26, 4;
    %load/vec4 v0x5cce22e47450_0;
    %assign/vec4 v0x5cce22e48070_0, 0;
    %load/vec4 v0x5cce22e47c20_0;
    %load/vec4 v0x5cce22e47790_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cce22e483a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
T_12.26 ;
T_12.24 ;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5cce22e47fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
T_12.28 ;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5cce22e47fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
T_12.30 ;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5cce22e47e30_0;
    %load/vec4 v0x5cce22e47f00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.32, 8;
    %load/vec4 v0x5cce22e482c0_0;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x5cce22e47d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e47f00_0, 0;
    %load/vec4 v0x5cce22e47550_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5cce22e47550_0, 0;
    %load/vec4 v0x5cce22e47550_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e48220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cce22e47b80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cce22e47d60_0, 0;
T_12.34 ;
    %jmp T_12.33;
T_12.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e47f00_0, 0;
T_12.33 ;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5cce22e31050;
T_13 ;
    %wait E_0x5cce22e313c0;
    %load/vec4 v0x5cce22e31660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5cce22e31be0_0;
    %store/vec4 v0x5cce22e31930_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5cce22e31750_0;
    %store/vec4 v0x5cce22e31930_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5cce22e31050;
T_14 ;
    %wait E_0x5cce22e31340;
    %load/vec4 v0x5cce22e31840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cce22e314e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5cce22e31be0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5cce22e315c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5cce22e31930_0;
    %assign/vec4 v0x5cce22e314e0_0, 0;
    %load/vec4 v0x5cce22e31930_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5cce22e31be0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5cce22de01a0;
T_15 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22c1b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c29740_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c29650_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c20b50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5cce22c20ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5cce22c20980_0;
    %assign/vec4 v0x5cce22c29740_0, 0;
    %load/vec4 v0x5cce22c208c0_0;
    %assign/vec4 v0x5cce22c29650_0, 0;
    %load/vec4 v0x5cce22c207f0_0;
    %assign/vec4 v0x5cce22c20b50_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5cce22c4d430;
T_16 ;
    %wait E_0x5cce22e07700;
    %load/vec4 v0x5cce22c4d790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5cce22c4d690_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cce22c471d0_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5cce22c4fa30;
T_17 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22c5d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_1, S_0x5cce22c533d0;
    %jmp t_0;
    .scope S_0x5cce22c533d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22c535d0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x5cce22c535d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5cce22c535d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22c64d60, 0, 4;
    %load/vec4 v0x5cce22c535d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22c535d0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .scope S_0x5cce22c4fa30;
t_0 %join;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5cce22c5d5d0_0;
    %load/vec4 v0x5cce22c5d420_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5cce22c53790_0;
    %load/vec4 v0x5cce22c5d420_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22c64d60, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5cce22c4fa30;
T_18 ;
    %wait E_0x5cce22c408b0;
    %load/vec4 v0x5cce22c5d320_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5cce22c64d60, 4;
    %assign/vec4 v0x5cce22c5d6c0_0, 0;
    %load/vec4 v0x5cce22c5d320_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5cce22c64d60, 4;
    %assign/vec4 v0x5cce22c64cc0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5cce22dd40c0;
T_19 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22bf7f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5cce22c10ad0_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x5cce22c16a60_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x5cce22c16c00_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c10770_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5cce22c169a0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5cce22c16b40_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c10970_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5cce22c10a10_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5cce22c10830_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5cce22c09ff0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5cce22c16810_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5cce22c168b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5cce22c108d0_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x5cce22c09e50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5cce22c09f30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5cce22c053c0_0;
    %assign/vec4 v0x5cce22c10ad0_0, 0;
    %load/vec4 v0x5cce22c05710_0;
    %assign/vec4 v0x5cce22c16a60_0, 0;
    %load/vec4 v0x5cce22c09c80_0;
    %assign/vec4 v0x5cce22c16c00_0, 0;
    %load/vec4 v0x5cce22bf8030_0;
    %assign/vec4 v0x5cce22c10770_0, 0;
    %load/vec4 v0x5cce22c05650_0;
    %assign/vec4 v0x5cce22c169a0_0, 0;
    %load/vec4 v0x5cce22c09be0_0;
    %assign/vec4 v0x5cce22c16b40_0, 0;
    %load/vec4 v0x5cce22bf82b0_0;
    %assign/vec4 v0x5cce22c10970_0, 0;
    %load/vec4 v0x5cce22c05300_0;
    %assign/vec4 v0x5cce22c10a10_0, 0;
    %load/vec4 v0x5cce22bf80d0_0;
    %assign/vec4 v0x5cce22c10830_0, 0;
    %load/vec4 v0x5cce22bedb50_0;
    %assign/vec4 v0x5cce22c09ff0_0, 0;
    %load/vec4 v0x5cce22c054a0_0;
    %assign/vec4 v0x5cce22c16810_0, 0;
    %load/vec4 v0x5cce22c05540_0;
    %assign/vec4 v0x5cce22c168b0_0, 0;
    %load/vec4 v0x5cce22bf81c0_0;
    %assign/vec4 v0x5cce22c108d0_0, 0;
    %load/vec4 v0x5cce22bef6f0_0;
    %assign/vec4 v0x5cce22c09e50_0, 0;
    %load/vec4 v0x5cce22beda60_0;
    %assign/vec4 v0x5cce22c09f30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5cce22e0b2f0;
T_20 ;
    %wait E_0x5cce22e0ab30;
    %load/vec4 v0x5cce22e2de30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %load/vec4 v0x5cce22e2dfd0_0;
    %assign/vec4 v0x5cce22e2e330_0, 0;
    %jmp T_20.22;
T_20.0 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %and;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.1 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %or;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.2 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %xor;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e2dd40_0, 0, 1;
    %load/vec4 v0x5cce22e2dfd0_0;
    %assign/vec4 v0x5cce22e2e330_0, 0;
    %load/vec4 v0x5cce22e2dc60_0;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e2dd40_0, 0, 1;
    %load/vec4 v0x5cce22e2e0c0_0;
    %assign/vec4 v0x5cce22e2e330_0, 0;
    %load/vec4 v0x5cce22e2dc60_0;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.5 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.6 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.7 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.8 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.9 ;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2df00_0;
    %load/vec4 v0x5cce22e2dfd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2dfd0_0;
    %load/vec4 v0x5cce22e2df00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %load/vec4 v0x5cce22e2dfd0_0;
    %load/vec4 v0x5cce22e2df00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.16 ;
    %load/vec4 v0x5cce22e2dfd0_0;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5cce22e2e1a0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5cce22e2e260_0, 0, 1;
    %jmp T_20.22;
T_20.22 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5cce22e2ec30;
T_21 ;
    %wait E_0x5cce22e2eef0;
    %load/vec4 v0x5cce22e2f2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x5cce22e2ef80_0;
    %assign/vec4 v0x5cce22e2f3c0_0, 0;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x5cce22e2f060_0;
    %assign/vec4 v0x5cce22e2f3c0_0, 0;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x5cce22e2f100_0;
    %assign/vec4 v0x5cce22e2f3c0_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x5cce22e2f1d0_0;
    %assign/vec4 v0x5cce22e2f3c0_0, 0;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5cce22e0a930;
T_22 ;
    %wait E_0x5cce22e0ac10;
    %load/vec4 v0x5cce22e0b060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x5cce22e0aca0_0;
    %assign/vec4 v0x5cce22e0b170_0, 0;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x5cce22e0ad80_0;
    %assign/vec4 v0x5cce22e0b170_0, 0;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x5cce22e0ae90_0;
    %assign/vec4 v0x5cce22e0b170_0, 0;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x5cce22e0af80_0;
    %assign/vec4 v0x5cce22e0b170_0, 0;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5cce22d64fd0;
T_23 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22d9a0c0_0;
    %assign/vec4 v0x5cce22d8e6b0_0, 0;
    %load/vec4 v0x5cce22d91650_0;
    %assign/vec4 v0x5cce22d85d30_0, 0;
    %load/vec4 v0x5cce22d971e0_0;
    %assign/vec4 v0x5cce22d8b890_0, 0;
    %load/vec4 v0x5cce22d94420_0;
    %assign/vec4 v0x5cce22d88a70_0, 0;
    %load/vec4 v0x5cce22d914d0_0;
    %assign/vec4 v0x5cce22d88b50_0, 0;
    %load/vec4 v0x5cce22d91570_0;
    %assign/vec4 v0x5cce22d85c50_0, 0;
    %load/vec4 v0x5cce22d97110_0;
    %assign/vec4 v0x5cce22d8e790_0, 0;
    %load/vec4 v0x5cce22d942f0_0;
    %assign/vec4 v0x5cce22d8b970_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5cce22c29910;
T_24 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22c7aae0_0;
    %assign/vec4 v0x5cce22c39d40_0, 0;
    %load/vec4 v0x5cce22c38560_0;
    %assign/vec4 v0x5cce22c3a080_0, 0;
    %load/vec4 v0x5cce22c383a0_0;
    %assign/vec4 v0x5cce22c39ee0_0, 0;
    %load/vec4 v0x5cce22c382a0_0;
    %assign/vec4 v0x5cce22c39e00_0, 0;
    %load/vec4 v0x5cce22c38470_0;
    %assign/vec4 v0x5cce22c39fc0_0, 0;
    %load/vec4 v0x5cce22c38620_0;
    %assign/vec4 v0x5cce22c40450_0, 0;
    %load/vec4 v0x5cce22c39c80_0;
    %assign/vec4 v0x5cce22c404f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5cce22e32490;
T_25 ;
    %wait E_0x5cce22e2ee10;
    %load/vec4 v0x5cce22e32940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5cce22e329e0_0, 0, 32;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x5cce22e32720_0;
    %store/vec4 v0x5cce22e329e0_0, 0, 32;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x5cce22e32800_0;
    %store/vec4 v0x5cce22e329e0_0, 0, 32;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x5cce22e328a0_0;
    %store/vec4 v0x5cce22e329e0_0, 0, 32;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5cce22d65370;
T_26 ;
    %wait E_0x5cce22b8d1d0;
    %load/vec4 v0x5cce22bcb830_0;
    %load/vec4 v0x5cce22bcb440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5cce22bcb5d0_0;
    %and;
    %load/vec4 v0x5cce22bcb830_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cce22be78e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5cce22bcb830_0;
    %load/vec4 v0x5cce22bcb510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5cce22bcb6a0_0;
    %and;
    %load/vec4 v0x5cce22bcb830_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cce22be78e0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cce22be78e0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5cce22d65370;
T_27 ;
    %wait E_0x5cce22ba2d70;
    %load/vec4 v0x5cce22be1280_0;
    %load/vec4 v0x5cce22bcb440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5cce22bcb5d0_0;
    %and;
    %load/vec4 v0x5cce22be1280_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cce22be79a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5cce22be1280_0;
    %load/vec4 v0x5cce22bcb510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5cce22bcb6a0_0;
    %and;
    %load/vec4 v0x5cce22be1280_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cce22be79a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cce22be79a0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5cce22e38750;
T_28 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22e44590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e44630_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e3a540_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5cce22e3a540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x5cce22e3a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22e3a620, 0, 4;
    %load/vec4 v0x5cce22e3a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e3a540_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5cce22e447d0_0;
    %load/vec4 v0x5cce22e44a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e44630_0, 0;
    %load/vec4 v0x5cce22e44c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x5cce22e44890_0;
    %load/vec4 v0x5cce22e446f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22e3a620, 0, 4;
T_28.6 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e44630_0, 0;
T_28.5 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5cce22e38510;
T_29 ;
    %wait E_0x5cce22ba26c0;
    %load/vec4 v0x5cce22e391f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e39290_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e39050_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x5cce22e39050_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x5cce22e39050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22e39130, 0, 4;
    %load/vec4 v0x5cce22e39050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e39050_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5cce22e39430_0;
    %load/vec4 v0x5cce22e396b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cce22e39290_0, 0;
    %load/vec4 v0x5cce22e39880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x5cce22e394f0_0;
    %load/vec4 v0x5cce22e39350_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cce22e39130, 0, 4;
T_29.6 ;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cce22e39290_0, 0;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5cce22ca9700;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4efb0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x5cce22e4efb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.1, 5;
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %load/vec4a v0x5cce22e3a620, 4;
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %store/vec4a v0x5cce22e4f3c0, 4, 0;
    %load/vec4 v0x5cce22e4efb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4efb0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_0x5cce22ca9700;
T_31 ;
    %wait E_0x5cce22b69330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4efb0_0, 0, 32;
T_31.0 ;
    %load/vec4 v0x5cce22e4efb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.1, 5;
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %load/vec4a v0x5cce22e3a620, 4;
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %load/vec4a v0x5cce22e4f3c0, 4;
    %cmp/ne;
    %jmp/0xz  T_31.2, 6;
    %vpi_call/w 3 64 "$display", "At time %t: mem[%0d] changed from %h to %h", $time, v0x5cce22e4efb0_0, &A<v0x5cce22e4f810, v0x5cce22e4efb0_0 >, &A<v0x5cce22e3a620, v0x5cce22e4efb0_0 > {0 0 0};
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %load/vec4a v0x5cce22e3a620, 4;
    %ix/getv/s 4, v0x5cce22e4efb0_0;
    %store/vec4a v0x5cce22e4f3c0, 4, 0;
T_31.2 ;
    %load/vec4 v0x5cce22e4efb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4efb0_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5cce22ca9700;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4ee10_0, 0, 1;
T_32.0 ;
    %delay 50, 0;
    %load/vec4 v0x5cce22e4ee10_0;
    %inv;
    %store/vec4 v0x5cce22e4ee10_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x5cce22ca9700;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f260_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f170_0, 0, 1;
    %delay 40000000, 0;
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x5cce22ca9700;
T_34 ;
    %vpi_call/w 3 123 "$dumpfile", "osiris_i.vcd" {0 0 0};
    %vpi_call/w 3 124 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cce22ca9700 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x5cce22ca9700;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cce22e4f9b0_0, 0, 1;
    %vpi_call/w 3 155 "$display", "Starting osiris_i Testbench..." {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %vpi_call/w 3 162 "$display", "\012Test 1: Writing Data to Instruction Memory via UART..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f0a0_0, 0, 1;
    %pushi/vec4 4026531980, 0, 32;
    %store/vec4 v0x5cce22e4f8d0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5cce22e4eed0_0, 0, 32;
    %vpi_call/w 3 168 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x5cce22e4f8d0_0;
    %store/vec4 v0x5cce22e4d0d0_0, 0, 32;
    %load/vec4 v0x5cce22e4eed0_0;
    %store/vec4 v0x5cce22e4d1d0_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x5cce22e4ceb0;
    %join;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %vpi_call/w 3 175 "$display", "\012Test 1: Writing Data to Instruction Memory via UART..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cce22e4f0a0_0, 0, 1;
    %pushi/vec4 4026531976, 0, 32;
    %store/vec4 v0x5cce22e4f8d0_0, 0, 32;
    %pushi/vec4 3490557967, 0, 32;
    %store/vec4 v0x5cce22e4eed0_0, 0, 32;
    %vpi_call/w 3 181 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x5cce22e4f8d0_0;
    %store/vec4 v0x5cce22e4d0d0_0, 0, 32;
    %load/vec4 v0x5cce22e4eed0_0;
    %store/vec4 v0x5cce22e4d1d0_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x5cce22e4ceb0;
    %join;
    %delay 200000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %pushi/vec4 2684354562, 0, 32;
    %store/vec4 v0x5cce22e4f8d0_0, 0, 32;
    %pushi/vec4 4026531987, 0, 32;
    %store/vec4 v0x5cce22e4eed0_0, 0, 32;
    %delay 50000, 0;
    %vpi_call/w 3 193 "$display", "\012Test 1: Writing Data to Memory recursively" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4f300_0, 0, 32;
T_35.0 ;
    %load/vec4 v0x5cce22e4f300_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.1, 5;
    %load/vec4 v0x5cce22e4f8d0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %load/vec4 v0x5cce22e4eed0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %vpi_call/w 3 195 "$display", "\012Test 1: [%1d] Sending to addr:%h the data:%h", v0x5cce22e4f300_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %load/vec4 v0x5cce22e4f8d0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %store/vec4 v0x5cce22e4d0d0_0, 0, 32;
    %load/vec4 v0x5cce22e4eed0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %store/vec4 v0x5cce22e4d1d0_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x5cce22e4ceb0;
    %join;
    %vpi_call/w 3 198 "$display", "Test 1: [%1d] Completed write iteration", v0x5cce22e4f300_0 {0 0 0};
    %load/vec4 v0x5cce22e4f300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f300_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %delay 1000000, 0;
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %vpi_call/w 3 204 "$display", " ---------------------------------------------------------------- " {0 0 0};
    %vpi_call/w 3 207 "$display", "\012Test 2: Reading Data from Memory..." {0 0 0};
    %load/vec4 v0x5cce22e4f8d0_0;
    %store/vec4 v0x5cce22e4cca0_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x5cce22e4ca90;
    %join;
    %load/vec4 v0x5cce22e4cd40_0;
    %store/vec4 v0x5cce22e4f5b0_0, 0, 32;
    %delay 200000, 0;
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %vpi_call/w 3 215 "$display", "\012Test 2: Reading Data from Instruction Memory via UART..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cce22e4f300_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x5cce22e4f300_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.3, 5;
    %load/vec4 v0x5cce22e4f8d0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %store/vec4 v0x5cce22e4cca0_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x5cce22e4ca90;
    %join;
    %load/vec4 v0x5cce22e4cd40_0;
    %store/vec4 v0x5cce22e4f5b0_0, 0, 32;
    %load/vec4 v0x5cce22e4f8d0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %load/vec4 v0x5cce22e4eed0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %vpi_call/w 3 218 "$display", "\012Test 2: [%1d] Read from addr:%h the data:%h", v0x5cce22e4f300_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x5cce22e4f8d0_0;
    %load/vec4 v0x5cce22e4f300_0;
    %add;
    %store/vec4 v0x5cce22c3a250_0, 0, 32;
    %load/vec4 v0x5cce22e4f5b0_0;
    %store/vec4 v0x5cce22c53b30_0, 0, 32;
    %fork TD_osiris_i_tb.compare_memory_data, S_0x5cce22ba0230;
    %join;
    %load/vec4 v0x5cce22e4f300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f300_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %delay 200000, 0;
    %load/vec4 v0x5cce22e4f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cce22e4f730_0, 0, 32;
    %load/vec4 v0x5cce22e4f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %vpi_call/w 3 295 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_35.5;
T_35.4 ;
    %vpi_call/w 3 297 "$display", "\012Error: Some tests FAILED." {0 0 0};
T_35.5 ;
    %delay 500000000, 0;
    %vpi_call/w 3 300 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "tb_osiris_i.v";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
