

================================================================
== Vitis HLS Report for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Fri Mar 21 12:03:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.233 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [../activation.cpp:13->../layer.h:170]   --->   Operation 6 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln13 = store i4 0, i4 %i_6" [../activation.cpp:13->../layer.h:170]   --->   Operation 7 'store' 'store_ln13' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_6" [../activation.cpp:13->../layer.h:170]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln13 = icmp_eq  i4 %i, i4 8" [../activation.cpp:13->../layer.h:170]   --->   Operation 10 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.86ns)   --->   "%i_10 = add i4 %i, i4 1" [../activation.cpp:13->../layer.h:170]   --->   Operation 11 'add' 'i_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body.i.split, void %_Z4reluILi8EESt5arrayIS0_IdLm1EEXT_EERS2_.exit.exitStub" [../activation.cpp:13->../layer.h:170]   --->   Operation 12 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %i" [../activation.cpp:13->../layer.h:170]   --->   Operation 13 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln13" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:14->../layer.h:170]   --->   Operation 14 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:14->../layer.h:170]   --->   Operation 15 'load' 'net_0_load' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln13 = store i4 %i_10, i4 %i_6" [../activation.cpp:13->../layer.h:170]   --->   Operation 16 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 17 [1/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:14->../layer.h:170]   --->   Operation 17 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 18 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:14->../layer.h:170]   --->   Operation 18 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:13->../layer.h:170]   --->   Operation 19 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../activation.cpp:13->../layer.h:170]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../activation.cpp:13->../layer.h:170]   --->   Operation 21 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %net_0_load" [../activation.cpp:14->../layer.h:170]   --->   Operation 22 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln14, i32 52, i32 62" [../activation.cpp:14->../layer.h:170]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i64 %bitcast_ln14" [../activation.cpp:14->../layer.h:170]   --->   Operation 24 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln14 = icmp_ne  i11 %tmp, i11 2047" [../activation.cpp:14->../layer.h:170]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln14_2 = icmp_eq  i52 %trunc_ln14, i52 0" [../activation.cpp:14->../layer.h:170]   --->   Operation 26 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%or_ln14 = or i1 %icmp_ln14_2, i1 %icmp_ln14" [../activation.cpp:14->../layer.h:170]   --->   Operation 27 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:14->../layer.h:170]   --->   Operation 28 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln14 = and i1 %or_ln14, i1 %tmp_5" [../activation.cpp:14->../layer.h:170]   --->   Operation 29 'and' 'and_ln14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.49ns)   --->   "%select_ln14 = select i1 %and_ln14, i64 %net_0_load, i64 0" [../activation.cpp:14->../layer.h:170]   --->   Operation 30 'select' 'select_ln14' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i64 %output_0, i64 0, i64 %zext_ln13" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:14->../layer.h:170]   --->   Operation 31 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln14 = store i64 %select_ln14, i3 %output_0_addr" [../activation.cpp:14->../layer.h:170]   --->   Operation 32 'store' 'store_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body.i" [../activation.cpp:13->../layer.h:170]   --->   Operation 33 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                    (alloca           ) [ 0100]
store_ln13             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i                      (load             ) [ 0000]
icmp_ln13              (icmp             ) [ 0110]
i_10                   (add              ) [ 0000]
br_ln13                (br               ) [ 0000]
zext_ln13              (zext             ) [ 0111]
net_0_addr             (getelementptr    ) [ 0110]
store_ln13             (store            ) [ 0000]
net_0_load             (load             ) [ 0101]
specpipeline_ln13      (specpipeline     ) [ 0000]
speclooptripcount_ln13 (speclooptripcount) [ 0000]
specloopname_ln13      (specloopname     ) [ 0000]
bitcast_ln14           (bitcast          ) [ 0000]
tmp                    (partselect       ) [ 0000]
trunc_ln14             (trunc            ) [ 0000]
icmp_ln14              (icmp             ) [ 0000]
icmp_ln14_2            (icmp             ) [ 0000]
or_ln14                (or               ) [ 0000]
tmp_5                  (dcmp             ) [ 0000]
and_ln14               (and              ) [ 0000]
select_ln14            (select           ) [ 0000]
output_0_addr          (getelementptr    ) [ 0000]
store_ln14             (store            ) [ 0000]
br_ln13                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_6_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="net_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="3" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_0_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_0_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="2"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln14_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln13_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln13_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_10_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln13_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln13_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bitcast_ln14_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="7" slack="0"/>
<pin id="116" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln14_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln14_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln14_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="52" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_2/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="or_ln14_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="and_ln14_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="0" index="2" bw="64" slack="0"/>
<pin id="153" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_6_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln13_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln13_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2"/>
<pin id="170" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="173" class="1005" name="net_0_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="net_0_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="net_0_load_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="53" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="124"><net_src comp="108" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="111" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="121" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="125" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="72" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="160"><net_src comp="42" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="167"><net_src comp="86" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="98" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="176"><net_src comp="46" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="181"><net_src comp="53" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {3 }
 - Input state : 
	Port: forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 : net_0 | {1 2 }
  - Chain level:
	State 1
		store_ln13 : 1
		i : 1
		icmp_ln13 : 2
		i_10 : 2
		br_ln13 : 3
		zext_ln13 : 2
		net_0_addr : 3
		net_0_load : 4
		store_ln13 : 3
	State 2
		tmp_5 : 1
	State 3
		tmp : 1
		trunc_ln14 : 1
		icmp_ln14 : 2
		icmp_ln14_2 : 2
		or_ln14 : 3
		and_ln14 : 3
		select_ln14 : 3
		store_ln14 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   icmp_ln13_fu_86  |    0    |    12   |
|   icmp   |  icmp_ln14_fu_125  |    0    |    18   |
|          | icmp_ln14_2_fu_131 |    0    |    59   |
|----------|--------------------|---------|---------|
|  select  | select_ln14_fu_149 |    0    |    56   |
|----------|--------------------|---------|---------|
|    add   |     i_10_fu_92     |    0    |    12   |
|----------|--------------------|---------|---------|
|    or    |   or_ln14_fu_137   |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |   and_ln14_fu_143  |    0    |    2    |
|----------|--------------------|---------|---------|
|   dcmp   |      grp_fu_72     |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln13_fu_98  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|     tmp_fu_111     |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln14_fu_121 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   161   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_6_reg_157   |    4   |
| icmp_ln13_reg_164|    1   |
|net_0_addr_reg_173|    3   |
|net_0_load_reg_178|   64   |
| zext_ln13_reg_168|   64   |
+------------------+--------+
|       Total      |   136  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_72    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   134  ||  0.978  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   136  |   179  |
+-----------+--------+--------+--------+
