module top1(
	input CLOCK_50,
	input reset
);

wire CLOCK_24
endmodule