/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CREG_PAY_SIZE */
#define CREG_PAY_SIZE_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_PAY_SIZE_Sync_ctrl_reg__0__POS 0
#define CREG_PAY_SIZE_Sync_ctrl_reg__1__MASK 0x02u
#define CREG_PAY_SIZE_Sync_ctrl_reg__1__POS 1
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CREG_PAY_SIZE_Sync_ctrl_reg__2__MASK 0x04u
#define CREG_PAY_SIZE_Sync_ctrl_reg__2__POS 2
#define CREG_PAY_SIZE_Sync_ctrl_reg__3__MASK 0x08u
#define CREG_PAY_SIZE_Sync_ctrl_reg__3__POS 3
#define CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__MASK 0x0Fu
#define CREG_PAY_SIZE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CREG_PAY_SIZE_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* Miscellaneous */
#define CREG_PAY_Sync_ctrl_reg__REMOVED 1u
#define CREG_TX_INIT_Sync_ctrl_reg__0__MASK 0x01u
#define CREG_TX_INIT_Sync_ctrl_reg__0__POS 0
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define CREG_TX_INIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CREG_TX_INIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CREG_TX_INIT_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define CREG_TX_INIT_Sync_ctrl_reg__MASK 0x01u
#define CREG_TX_INIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CREG_TX_INIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CREG_TX_INIT_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define DEB_PIN0__0__INTTYPE CYREG_PICU1_INTTYPE2
#define DEB_PIN0__0__MASK 0x04u
#define DEB_PIN0__0__PC CYREG_PRT1_PC2
#define DEB_PIN0__0__PORT 1u
#define DEB_PIN0__0__SHIFT 2u
#define DEB_PIN0__AG CYREG_PRT1_AG
#define DEB_PIN0__AMUX CYREG_PRT1_AMUX
#define DEB_PIN0__BIE CYREG_PRT1_BIE
#define DEB_PIN0__BIT_MASK CYREG_PRT1_BIT_MASK
#define DEB_PIN0__BYP CYREG_PRT1_BYP
#define DEB_PIN0__CTL CYREG_PRT1_CTL
#define DEB_PIN0__DM0 CYREG_PRT1_DM0
#define DEB_PIN0__DM1 CYREG_PRT1_DM1
#define DEB_PIN0__DM2 CYREG_PRT1_DM2
#define DEB_PIN0__DR CYREG_PRT1_DR
#define DEB_PIN0__INP_DIS CYREG_PRT1_INP_DIS
#define DEB_PIN0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DEB_PIN0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DEB_PIN0__LCD_EN CYREG_PRT1_LCD_EN
#define DEB_PIN0__MASK 0x04u
#define DEB_PIN0__PORT 1u
#define DEB_PIN0__PRT CYREG_PRT1_PRT
#define DEB_PIN0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DEB_PIN0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DEB_PIN0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DEB_PIN0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DEB_PIN0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DEB_PIN0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DEB_PIN0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DEB_PIN0__PS CYREG_PRT1_PS
#define DEB_PIN0__SHIFT 2u
#define DEB_PIN0__SLW CYREG_PRT1_SLW
#define DEB_PIN1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define DEB_PIN1__0__MASK 0x10u
#define DEB_PIN1__0__PC CYREG_PRT1_PC4
#define DEB_PIN1__0__PORT 1u
#define DEB_PIN1__0__SHIFT 4u
#define DEB_PIN1__AG CYREG_PRT1_AG
#define DEB_PIN1__AMUX CYREG_PRT1_AMUX
#define DEB_PIN1__BIE CYREG_PRT1_BIE
#define DEB_PIN1__BIT_MASK CYREG_PRT1_BIT_MASK
#define DEB_PIN1__BYP CYREG_PRT1_BYP
#define DEB_PIN1__CTL CYREG_PRT1_CTL
#define DEB_PIN1__DM0 CYREG_PRT1_DM0
#define DEB_PIN1__DM1 CYREG_PRT1_DM1
#define DEB_PIN1__DM2 CYREG_PRT1_DM2
#define DEB_PIN1__DR CYREG_PRT1_DR
#define DEB_PIN1__INP_DIS CYREG_PRT1_INP_DIS
#define DEB_PIN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DEB_PIN1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DEB_PIN1__LCD_EN CYREG_PRT1_LCD_EN
#define DEB_PIN1__MASK 0x10u
#define DEB_PIN1__PORT 1u
#define DEB_PIN1__PRT CYREG_PRT1_PRT
#define DEB_PIN1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DEB_PIN1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DEB_PIN1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DEB_PIN1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DEB_PIN1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DEB_PIN1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DEB_PIN1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DEB_PIN1__PS CYREG_PRT1_PS
#define DEB_PIN1__SHIFT 4u
#define DEB_PIN1__SLW CYREG_PRT1_SLW
#define DEB_PIN2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define DEB_PIN2__0__MASK 0x20u
#define DEB_PIN2__0__PC CYREG_PRT1_PC5
#define DEB_PIN2__0__PORT 1u
#define DEB_PIN2__0__SHIFT 5u
#define DEB_PIN2__AG CYREG_PRT1_AG
#define DEB_PIN2__AMUX CYREG_PRT1_AMUX
#define DEB_PIN2__BIE CYREG_PRT1_BIE
#define DEB_PIN2__BIT_MASK CYREG_PRT1_BIT_MASK
#define DEB_PIN2__BYP CYREG_PRT1_BYP
#define DEB_PIN2__CTL CYREG_PRT1_CTL
#define DEB_PIN2__DM0 CYREG_PRT1_DM0
#define DEB_PIN2__DM1 CYREG_PRT1_DM1
#define DEB_PIN2__DM2 CYREG_PRT1_DM2
#define DEB_PIN2__DR CYREG_PRT1_DR
#define DEB_PIN2__INP_DIS CYREG_PRT1_INP_DIS
#define DEB_PIN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DEB_PIN2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DEB_PIN2__LCD_EN CYREG_PRT1_LCD_EN
#define DEB_PIN2__MASK 0x20u
#define DEB_PIN2__PORT 1u
#define DEB_PIN2__PRT CYREG_PRT1_PRT
#define DEB_PIN2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DEB_PIN2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DEB_PIN2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DEB_PIN2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DEB_PIN2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DEB_PIN2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DEB_PIN2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DEB_PIN2__PS CYREG_PRT1_PS
#define DEB_PIN2__SHIFT 5u
#define DEB_PIN2__SLW CYREG_PRT1_SLW
#define DEB_PIN3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define DEB_PIN3__0__MASK 0x40u
#define DEB_PIN3__0__PC CYREG_PRT1_PC6
#define DEB_PIN3__0__PORT 1u
#define DEB_PIN3__0__SHIFT 6u
#define DEB_PIN3__AG CYREG_PRT1_AG
#define DEB_PIN3__AMUX CYREG_PRT1_AMUX
#define DEB_PIN3__BIE CYREG_PRT1_BIE
#define DEB_PIN3__BIT_MASK CYREG_PRT1_BIT_MASK
#define DEB_PIN3__BYP CYREG_PRT1_BYP
#define DEB_PIN3__CTL CYREG_PRT1_CTL
#define DEB_PIN3__DM0 CYREG_PRT1_DM0
#define DEB_PIN3__DM1 CYREG_PRT1_DM1
#define DEB_PIN3__DM2 CYREG_PRT1_DM2
#define DEB_PIN3__DR CYREG_PRT1_DR
#define DEB_PIN3__INP_DIS CYREG_PRT1_INP_DIS
#define DEB_PIN3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DEB_PIN3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DEB_PIN3__LCD_EN CYREG_PRT1_LCD_EN
#define DEB_PIN3__MASK 0x40u
#define DEB_PIN3__PORT 1u
#define DEB_PIN3__PRT CYREG_PRT1_PRT
#define DEB_PIN3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DEB_PIN3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DEB_PIN3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DEB_PIN3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DEB_PIN3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DEB_PIN3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DEB_PIN3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DEB_PIN3__PS CYREG_PRT1_PS
#define DEB_PIN3__SHIFT 6u
#define DEB_PIN3__SLW CYREG_PRT1_SLW
#define DEB_PIN4__0__INTTYPE CYREG_PICU12_INTTYPE0
#define DEB_PIN4__0__MASK 0x01u
#define DEB_PIN4__0__PC CYREG_PRT12_PC0
#define DEB_PIN4__0__PORT 12u
#define DEB_PIN4__0__SHIFT 0u
#define DEB_PIN4__AG CYREG_PRT12_AG
#define DEB_PIN4__BIE CYREG_PRT12_BIE
#define DEB_PIN4__BIT_MASK CYREG_PRT12_BIT_MASK
#define DEB_PIN4__BYP CYREG_PRT12_BYP
#define DEB_PIN4__DM0 CYREG_PRT12_DM0
#define DEB_PIN4__DM1 CYREG_PRT12_DM1
#define DEB_PIN4__DM2 CYREG_PRT12_DM2
#define DEB_PIN4__DR CYREG_PRT12_DR
#define DEB_PIN4__INP_DIS CYREG_PRT12_INP_DIS
#define DEB_PIN4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DEB_PIN4__MASK 0x01u
#define DEB_PIN4__PORT 12u
#define DEB_PIN4__PRT CYREG_PRT12_PRT
#define DEB_PIN4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DEB_PIN4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DEB_PIN4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DEB_PIN4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DEB_PIN4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DEB_PIN4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DEB_PIN4__PS CYREG_PRT12_PS
#define DEB_PIN4__SHIFT 0u
#define DEB_PIN4__SIO_CFG CYREG_PRT12_SIO_CFG
#define DEB_PIN4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DEB_PIN4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DEB_PIN4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DEB_PIN4__SLW CYREG_PRT12_SLW
#define DMA_PAY__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_PAY__DRQ_NUMBER 0u
#define DMA_PAY__NUMBEROF_TDS 0u
#define DMA_PAY__PRIORITY 2u
#define DMA_PAY__TERMIN_EN 0u
#define DMA_PAY__TERMIN_SEL 0u
#define DMA_PAY__TERMOUT0_EN 1u
#define DMA_PAY__TERMOUT0_SEL 0u
#define DMA_PAY__TERMOUT1_EN 0u
#define DMA_PAY__TERMOUT1_SEL 0u
#define FTDI_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define FTDI_RX__0__MASK 0x40u
#define FTDI_RX__0__PC CYREG_PRT12_PC6
#define FTDI_RX__0__PORT 12u
#define FTDI_RX__0__SHIFT 6u
#define FTDI_RX__AG CYREG_PRT12_AG
#define FTDI_RX__BIE CYREG_PRT12_BIE
#define FTDI_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define FTDI_RX__BYP CYREG_PRT12_BYP
#define FTDI_RX__DM0 CYREG_PRT12_DM0
#define FTDI_RX__DM1 CYREG_PRT12_DM1
#define FTDI_RX__DM2 CYREG_PRT12_DM2
#define FTDI_RX__DR CYREG_PRT12_DR
#define FTDI_RX__INP_DIS CYREG_PRT12_INP_DIS
#define FTDI_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define FTDI_RX__MASK 0x40u
#define FTDI_RX__PORT 12u
#define FTDI_RX__PRT CYREG_PRT12_PRT
#define FTDI_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define FTDI_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define FTDI_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define FTDI_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define FTDI_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define FTDI_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define FTDI_RX__PS CYREG_PRT12_PS
#define FTDI_RX__SHIFT 6u
#define FTDI_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define FTDI_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define FTDI_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define FTDI_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define FTDI_RX__SLW CYREG_PRT12_SLW
#define FTDI_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define FTDI_TX__0__MASK 0x80u
#define FTDI_TX__0__PC CYREG_PRT12_PC7
#define FTDI_TX__0__PORT 12u
#define FTDI_TX__0__SHIFT 7u
#define FTDI_TX__AG CYREG_PRT12_AG
#define FTDI_TX__BIE CYREG_PRT12_BIE
#define FTDI_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define FTDI_TX__BYP CYREG_PRT12_BYP
#define FTDI_TX__DM0 CYREG_PRT12_DM0
#define FTDI_TX__DM1 CYREG_PRT12_DM1
#define FTDI_TX__DM2 CYREG_PRT12_DM2
#define FTDI_TX__DR CYREG_PRT12_DR
#define FTDI_TX__INP_DIS CYREG_PRT12_INP_DIS
#define FTDI_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define FTDI_TX__MASK 0x80u
#define FTDI_TX__PORT 12u
#define FTDI_TX__PRT CYREG_PRT12_PRT
#define FTDI_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define FTDI_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define FTDI_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define FTDI_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define FTDI_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define FTDI_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define FTDI_TX__PS CYREG_PRT12_PS
#define FTDI_TX__SHIFT 7u
#define FTDI_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define FTDI_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define FTDI_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define FTDI_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define FTDI_TX__SLW CYREG_PRT12_SLW
#define ISR_SYMB_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_SYMB_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_SYMB_1__INTC_MASK 0x01u
#define ISR_SYMB_1__INTC_NUMBER 0u
#define ISR_SYMB_1__INTC_PRIOR_NUM 7u
#define ISR_SYMB_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_SYMB_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_SYMB_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define LED_OUT__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LED_OUT__0__MASK 0x01u
#define LED_OUT__0__PC CYREG_PRT3_PC0
#define LED_OUT__0__PORT 3u
#define LED_OUT__0__SHIFT 0u
#define LED_OUT__AG CYREG_PRT3_AG
#define LED_OUT__AMUX CYREG_PRT3_AMUX
#define LED_OUT__BIE CYREG_PRT3_BIE
#define LED_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED_OUT__BYP CYREG_PRT3_BYP
#define LED_OUT__CTL CYREG_PRT3_CTL
#define LED_OUT__DM0 CYREG_PRT3_DM0
#define LED_OUT__DM1 CYREG_PRT3_DM1
#define LED_OUT__DM2 CYREG_PRT3_DM2
#define LED_OUT__DR CYREG_PRT3_DR
#define LED_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define LED_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define LED_OUT__MASK 0x01u
#define LED_OUT__PORT 3u
#define LED_OUT__PRT CYREG_PRT3_PRT
#define LED_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED_OUT__PS CYREG_PRT3_PS
#define LED_OUT__SHIFT 0u
#define LED_OUT__SLW CYREG_PRT3_SLW
#define PWM_LED_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_LED_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define PWM_LED_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_LED_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_LED_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_LED_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_LED_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_LED_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define SHIFT_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SHIFT_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SHIFT_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SHIFT_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SHIFT_CLK__INDEX 0x01u
#define SHIFT_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SHIFT_CLK__PM_ACT_MSK 0x02u
#define SHIFT_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SHIFT_CLK__PM_STBY_MSK 0x02u
#define SLOT_CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SLOT_CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SLOT_CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SLOT_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SLOT_CLK__INDEX 0x02u
#define SLOT_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SLOT_CLK__PM_ACT_MSK 0x04u
#define SLOT_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SLOT_CLK__PM_STBY_MSK 0x04u
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "SHW_OOK"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
