Qflow static timing analysis logfile created on dom jan 7 12:20:55 -02 2018
Running vesta static timing analysis
vesta --summary reports --long NRISC_InstructionDecoder.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "NRISC_InstructionDecoder"
Lib Read:  Processed 6142 lines.
Verilog netlist read:  Processed 374 lines.
Number of paths analyzed:  88

Top 20 maximum delay paths:
Path DFFPOSX1_28/CLK to DFFPOSX1_28/D delay 572.964 ps
      0.0 ps  clk_bF_buf4:     BUFX4_6/Y -> DFFPOSX1_28/CLK
    222.5 ps     _212__1_: DFFPOSX1_28/Q ->    INVX1_15/A
    316.6 ps        _106_:    INVX1_15/Y ->  AOI21X1_10/A
    411.0 ps        _111_:  AOI21X1_10/Y ->   AOI22X1_3/B
    504.0 ps        _112_:   AOI22X1_3/Y ->   OAI22X1_2/C
    573.0 ps       _2__1_:   OAI22X1_2/Y -> DFFPOSX1_28/D

Path DFFPOSX1_34/CLK to DFFPOSX1_34/D delay 561.978 ps
      0.0 ps  clk_bF_buf2:     BUFX4_8/Y -> DFFPOSX1_34/CLK
    222.2 ps     _218__1_: DFFPOSX1_34/Q ->    INVX1_13/A
    311.0 ps         _66_:    INVX1_13/Y ->   AOI21X1_4/A
    404.2 ps         _68_:   AOI21X1_4/Y ->   AOI22X1_2/B
    496.9 ps         _70_:   AOI22X1_2/Y ->   AOI21X1_5/B
    562.0 ps       _8__1_:   AOI21X1_5/Y -> DFFPOSX1_34/D

Path DFFPOSX1_15/CLK to DFFPOSX1_15/D delay 561.66 ps
      0.0 ps  clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_15/CLK
    222.9 ps     _220__0_: DFFPOSX1_15/Q ->    INVX1_22/A
    317.9 ps        _144_:    INVX1_22/Y ->  AOI21X1_16/A
    404.4 ps        _145_:  AOI21X1_16/Y ->  OAI21X1_22/C
    473.7 ps        _146_:  OAI21X1_22/Y ->   NAND3X1_9/A
    561.7 ps      _10__0_:   NAND3X1_9/Y -> DFFPOSX1_15/D

Path DFFPOSX1_27/CLK to DFFPOSX1_27/D delay 554.155 ps
      0.0 ps  clk_bF_buf4:     BUFX4_6/Y -> DFFPOSX1_27/CLK
    224.9 ps     _212__0_: DFFPOSX1_27/Q ->    INVX1_14/A
    288.0 ps         _93_:    INVX1_14/Y ->   NAND3X1_7/A
    385.9 ps         _95_:   NAND3X1_7/Y ->   AOI21X1_8/A
    478.6 ps        _105_:   AOI21X1_8/Y ->  OAI21X1_13/A
    554.2 ps       _2__0_:  OAI21X1_13/Y -> DFFPOSX1_27/D

Path DFFPOSX1_29/CLK to DFFPOSX1_29/D delay 553.886 ps
      0.0 ps  clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_29/CLK
    224.7 ps     _212__2_: DFFPOSX1_29/Q ->    INVX1_17/A
    287.7 ps        _114_:    INVX1_17/Y ->   NAND3X1_8/A
    385.6 ps        _115_:   NAND3X1_8/Y ->  AOI21X1_11/A
    478.3 ps        _125_:  AOI21X1_11/Y ->  OAI21X1_16/A
    553.9 ps       _2__2_:  OAI21X1_16/Y -> DFFPOSX1_29/D

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 514.734 ps
      0.0 ps  clk_bF_buf4:     BUFX4_6/Y -> DFFPOSX1_33/CLK
    225.6 ps     _218__0_: DFFPOSX1_33/Q ->   OAI21X1_6/C
    292.6 ps         _63_:   OAI21X1_6/Y ->   NAND2X1_5/B
    364.6 ps         _64_:   NAND2X1_5/Y ->   AOI22X1_1/D
    440.7 ps         _65_:   AOI22X1_1/Y ->   AOI21X1_3/A
    514.7 ps       _8__0_:   AOI21X1_3/Y -> DFFPOSX1_33/D

Path DFFPOSX1_6/CLK to DFFPOSX1_6/D delay 514.079 ps
      0.0 ps  clk_bF_buf2:    BUFX4_8/Y -> DFFPOSX1_6/CLK
    224.5 ps     _217__1_: DFFPOSX1_6/Q ->   INVX1_24/A
    308.6 ps        _184_:   INVX1_24/Y -> OAI21X1_43/C
    376.5 ps        _186_: OAI21X1_43/Y -> OAI21X1_44/C
    448.9 ps        _187_: OAI21X1_44/Y -> AOI21X1_23/B
    514.1 ps       _7__1_: AOI21X1_23/Y -> DFFPOSX1_6/D

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 492.264 ps
      0.0 ps  clk_bF_buf0:    BUFX4_10/Y -> DFFPOSX1_31/CLK
    223.4 ps     _223__0_: DFFPOSX1_31/Q ->   AOI21X1_6/A
    315.5 ps         _74_:   AOI21X1_6/Y ->   OAI21X1_7/B
    396.9 ps         _75_:   OAI21X1_7/Y ->    AND2X2_2/A
    492.3 ps      _13__0_:    AND2X2_2/Y -> DFFPOSX1_31/D

Path DFFPOSX1_5/CLK to DFFPOSX1_5/D delay 445.57 ps
      0.0 ps  clk_bF_buf0:   BUFX4_10/Y -> DFFPOSX1_5/CLK
    223.0 ps     _217__0_: DFFPOSX1_5/Q ->   AND2X2_3/B
    335.8 ps        _182_:   AND2X2_3/Y -> OAI21X1_41/C
    391.2 ps        _183_: OAI21X1_41/Y -> OAI21X1_42/C
    445.6 ps       _7__0_: OAI21X1_42/Y -> DFFPOSX1_5/D

Path DFFPOSX1_19/CLK to DFFPOSX1_19/D delay 390.317 ps
      0.0 ps  clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_19/CLK
    223.0 ps     _221__0_: DFFPOSX1_19/Q ->  NAND2X1_21/A
    306.5 ps        _138_:  NAND2X1_21/Y ->   OAI22X1_3/B
    390.3 ps      _11__0_:   OAI22X1_3/Y -> DFFPOSX1_19/D

Path DFFPOSX1_22/CLK to DFFPOSX1_22/D delay 390.317 ps
      0.0 ps  clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_22/CLK
    223.0 ps     _221__3_: DFFPOSX1_22/Q ->  NAND2X1_24/A
    306.5 ps        _141_:  NAND2X1_24/Y ->   OAI22X1_6/B
    390.3 ps      _11__3_:   OAI22X1_6/Y -> DFFPOSX1_22/D

Path DFFPOSX1_21/CLK to DFFPOSX1_21/D delay 390.317 ps
      0.0 ps  clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_21/CLK
    223.0 ps     _221__2_: DFFPOSX1_21/Q ->  NAND2X1_23/A
    306.5 ps        _140_:  NAND2X1_23/Y ->   OAI22X1_5/B
    390.3 ps      _11__2_:   OAI22X1_5/Y -> DFFPOSX1_21/D

Path DFFPOSX1_20/CLK to DFFPOSX1_20/D delay 390.317 ps
      0.0 ps  clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_20/CLK
    223.0 ps     _221__1_: DFFPOSX1_20/Q ->  NAND2X1_22/A
    306.5 ps        _139_:  NAND2X1_22/Y ->   OAI22X1_4/B
    390.3 ps      _11__1_:   OAI22X1_4/Y -> DFFPOSX1_20/D

Path DFFPOSX1_43/CLK to DFFPOSX1_43/D delay 389.312 ps
      0.0 ps  clk_bF_buf2:     BUFX4_8/Y -> DFFPOSX1_43/CLK
    223.8 ps     _216__0_: DFFPOSX1_43/Q ->   AOI21X1_1/A
    314.1 ps         _26_:   AOI21X1_1/Y ->   OAI21X1_1/A
    389.3 ps       _6__0_:   OAI21X1_1/Y -> DFFPOSX1_43/D

Path DFFPOSX1_30/CLK to DFFPOSX1_30/D delay 388.759 ps
      0.0 ps  clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_30/CLK
    223.3 ps        _211_: DFFPOSX1_30/Q ->   AOI21X1_7/A
    313.5 ps         _86_:   AOI21X1_7/Y ->  OAI21X1_10/A
    388.8 ps          _1_:  OAI21X1_10/Y -> DFFPOSX1_30/D

Path DFFPOSX1_44/CLK to DFFPOSX1_44/D delay 388.276 ps
      0.0 ps  clk_bF_buf2:     BUFX4_8/Y -> DFFPOSX1_44/CLK
    223.4 ps     _216__1_: DFFPOSX1_44/Q ->   OAI21X1_2/B
    313.8 ps         _32_:   OAI21X1_2/Y ->   OAI21X1_3/B
    388.3 ps       _6__1_:   OAI21X1_3/Y -> DFFPOSX1_44/D

Path DFFPOSX1_7/CLK to DFFPOSX1_7/D delay 379.361 ps
      0.0 ps  clk_bF_buf0:   BUFX4_10/Y -> DFFPOSX1_7/CLK
    223.0 ps     _225__0_: DFFPOSX1_7/Q -> NAND2X1_31/A
    304.4 ps        _171_: NAND2X1_31/Y -> OAI21X1_35/A
    379.4 ps      _15__0_: OAI21X1_35/Y -> DFFPOSX1_7/D

Path DFFPOSX1_18/CLK to DFFPOSX1_18/D delay 379.232 ps
      0.0 ps  clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_18/CLK
    223.0 ps     _220__3_: DFFPOSX1_18/Q ->  NAND2X1_29/A
    306.5 ps        _164_:  NAND2X1_29/Y ->  OAI21X1_33/B
    379.2 ps      _10__3_:  OAI21X1_33/Y -> DFFPOSX1_18/D

Path DFFPOSX1_16/CLK to DFFPOSX1_16/D delay 379.232 ps
      0.0 ps  clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_16/CLK
    223.0 ps     _220__1_: DFFPOSX1_16/Q ->  NAND2X1_26/A
    306.5 ps        _155_:  NAND2X1_26/Y ->  OAI21X1_29/B
    379.2 ps      _10__1_:  OAI21X1_29/Y -> DFFPOSX1_16/D

Path DFFPOSX1_17/CLK to DFFPOSX1_17/D delay 379.232 ps
      0.0 ps  clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_17/CLK
    223.0 ps     _220__2_: DFFPOSX1_17/Q ->  NAND2X1_28/A
    306.5 ps        _162_:  NAND2X1_28/Y ->  OAI21X1_31/B
    379.2 ps      _10__2_:  OAI21X1_31/Y -> DFFPOSX1_17/D

Computed maximum clock frequency (zero slack) = 1745.31 MHz
-----------------------------------------

Number of paths analyzed:  88

Top 20 minimum delay paths:
Path DFFPOSX1_4/CLK to output pin CORE_Status_ctrl[3] delay 183.066 ps
      0.0 ps          clk_bF_buf5:    BUFX4_5/Y -> DFFPOSX1_4/CLK
    114.7 ps             _224__3_: DFFPOSX1_4/Q ->   BUFX2_41/A
    183.1 ps  CORE_Status_ctrl[3]:   BUFX2_41/Y -> 

Path DFFPOSX1_36/CLK to output pin CORE_INT_CHA[1] delay 183.066 ps
      0.0 ps      clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_36/CLK
    114.7 ps         _215__1_: DFFPOSX1_36/Q ->     BUFX2_9/A
    183.1 ps  CORE_INT_CHA[1]:     BUFX2_9/Y -> 

Path DFFPOSX1_35/CLK to output pin CORE_INT_CHA[0] delay 183.066 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_35/CLK
    114.7 ps         _215__0_: DFFPOSX1_35/Q ->     BUFX2_8/A
    183.1 ps  CORE_INT_CHA[0]:     BUFX2_8/Y -> 

Path DFFPOSX1_37/CLK to output pin CORE_INT_CHA[2] delay 183.066 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_37/CLK
    114.7 ps         _215__2_: DFFPOSX1_37/Q ->    BUFX2_10/A
    183.1 ps  CORE_INT_CHA[2]:    BUFX2_10/Y -> 

Path DFFPOSX1_38/CLK to output pin CORE_INT_CHA[3] delay 183.066 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_38/CLK
    114.7 ps         _215__3_: DFFPOSX1_38/Q ->    BUFX2_11/A
    183.1 ps  CORE_INT_CHA[3]:    BUFX2_11/Y -> 

Path DFFPOSX1_41/CLK to output pin CORE_INT_CHA[6] delay 183.066 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_41/CLK
    114.7 ps         _215__6_: DFFPOSX1_41/Q ->    BUFX2_14/A
    183.1 ps  CORE_INT_CHA[6]:    BUFX2_14/Y -> 

Path DFFPOSX1_6/CLK to output pin CORE_InstructionToULAMux[1] delay 183.066 ps
      0.0 ps                  clk_bF_buf2:    BUFX4_8/Y -> DFFPOSX1_6/CLK
    114.7 ps                     _217__1_: DFFPOSX1_6/Q ->   BUFX2_19/A
    183.1 ps  CORE_InstructionToULAMux[1]:   BUFX2_19/Y -> 

Path DFFPOSX1_39/CLK to output pin CORE_INT_CHA[4] delay 183.066 ps
      0.0 ps      clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_39/CLK
    114.7 ps         _215__4_: DFFPOSX1_39/Q ->    BUFX2_12/A
    183.1 ps  CORE_INT_CHA[4]:    BUFX2_12/Y -> 

Path DFFPOSX1_40/CLK to output pin CORE_INT_CHA[5] delay 183.066 ps
      0.0 ps      clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_40/CLK
    114.7 ps         _215__5_: DFFPOSX1_40/Q ->    BUFX2_13/A
    183.1 ps  CORE_INT_CHA[5]:    BUFX2_13/Y -> 

Path DFFPOSX1_42/CLK to output pin CORE_INT_CHA[7] delay 183.066 ps
      0.0 ps      clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_42/CLK
    114.7 ps         _215__7_: DFFPOSX1_42/Q ->    BUFX2_15/A
    183.1 ps  CORE_INT_CHA[7]:    BUFX2_15/Y -> 

Path DFFPOSX1_20/CLK to output pin CORE_REG_RF2[1] delay 196.876 ps
      0.0 ps      clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_20/CLK
    128.1 ps         _221__1_: DFFPOSX1_20/Q ->    BUFX2_32/A
    196.9 ps  CORE_REG_RF2[1]:    BUFX2_32/Y -> 

Path DFFPOSX1_21/CLK to output pin CORE_REG_RF2[2] delay 196.876 ps
      0.0 ps      clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_21/CLK
    128.1 ps         _221__2_: DFFPOSX1_21/Q ->    BUFX2_33/A
    196.9 ps  CORE_REG_RF2[2]:    BUFX2_33/Y -> 

Path DFFPOSX1_22/CLK to output pin CORE_REG_RF2[3] delay 196.876 ps
      0.0 ps      clk_bF_buf5:     BUFX4_5/Y -> DFFPOSX1_22/CLK
    128.1 ps         _221__3_: DFFPOSX1_22/Q ->    BUFX2_34/A
    196.9 ps  CORE_REG_RF2[3]:    BUFX2_34/Y -> 

Path DFFPOSX1_17/CLK to output pin CORE_REG_RF1[2] delay 196.876 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_17/CLK
    128.1 ps         _220__2_: DFFPOSX1_17/Q ->    BUFX2_29/A
    196.9 ps  CORE_REG_RF1[2]:    BUFX2_29/Y -> 

Path DFFPOSX1_19/CLK to output pin CORE_REG_RF2[0] delay 196.876 ps
      0.0 ps      clk_bF_buf3:     BUFX4_7/Y -> DFFPOSX1_19/CLK
    128.1 ps         _221__0_: DFFPOSX1_19/Q ->    BUFX2_31/A
    196.9 ps  CORE_REG_RF2[0]:    BUFX2_31/Y -> 

Path DFFPOSX1_16/CLK to output pin CORE_REG_RF1[1] delay 196.876 ps
      0.0 ps      clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_16/CLK
    128.1 ps         _220__1_: DFFPOSX1_16/Q ->    BUFX2_28/A
    196.9 ps  CORE_REG_RF1[1]:    BUFX2_28/Y -> 

Path DFFPOSX1_18/CLK to output pin CORE_REG_RF1[3] delay 196.876 ps
      0.0 ps      clk_bF_buf1:     BUFX4_9/Y -> DFFPOSX1_18/CLK
    128.1 ps         _220__3_: DFFPOSX1_18/Q ->    BUFX2_30/A
    196.9 ps  CORE_REG_RF1[3]:    BUFX2_30/Y -> 

Path DFFPOSX1_7/CLK to output pin CORE_ULA_ctrl[0] delay 196.876 ps
      0.0 ps       clk_bF_buf0:   BUFX4_10/Y -> DFFPOSX1_7/CLK
    128.1 ps          _225__0_: DFFPOSX1_7/Q ->   BUFX2_44/A
    196.9 ps  CORE_ULA_ctrl[0]:   BUFX2_44/Y -> 

Path DFFPOSX1_23/CLK to output pin CORE_REG_write delay 196.876 ps
      0.0 ps     clk_bF_buf0:    BUFX4_10/Y -> DFFPOSX1_23/CLK
    128.1 ps           _222_: DFFPOSX1_23/Q ->    BUFX2_35/A
    196.9 ps  CORE_REG_write:    BUFX2_35/Y -> 

Path DFFPOSX1_5/CLK to output pin CORE_InstructionToULAMux[0] delay 196.925 ps
      0.0 ps                  clk_bF_buf0:   BUFX4_10/Y -> DFFPOSX1_5/CLK
    128.2 ps                     _217__0_: DFFPOSX1_5/Q ->   BUFX2_18/A
    196.9 ps  CORE_InstructionToULAMux[0]:   BUFX2_18/Y -> 

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  88

Top 20 maximum delay paths:
Path input pin CORE_InstructionIN[15] to DFFPOSX1_35/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_1/S
   1088.6 ps                         _5__0_:  MUX2X1_1/Y -> DFFPOSX1_35/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_36/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_2/S
   1088.6 ps                         _5__1_:  MUX2X1_2/Y -> DFFPOSX1_36/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_37/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_3/S
   1088.6 ps                         _5__2_:  MUX2X1_3/Y -> DFFPOSX1_37/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_38/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_4/S
   1088.6 ps                         _5__3_:  MUX2X1_4/Y -> DFFPOSX1_38/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_39/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_5/S
   1088.6 ps                         _5__4_:  MUX2X1_5/Y -> DFFPOSX1_39/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_40/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_6/S
   1088.6 ps                         _5__5_:  MUX2X1_6/Y -> DFFPOSX1_40/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_41/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_7/S
   1088.6 ps                         _5__6_:  MUX2X1_7/Y -> DFFPOSX1_41/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_42/D delay 1088.6 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_4/B
    904.8 ps                           _35_:  NOR2X1_4/Y ->    MUX2X1_8/S
   1088.6 ps                         _5__7_:  MUX2X1_8/Y -> DFFPOSX1_42/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_16/D delay 976.235 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->    INVX1_23/A
    662.9 ps                          _159_:   INVX1_23/Y ->  OAI21X1_27/C
    809.2 ps                          _160_: OAI21X1_27/Y ->  OAI21X1_28/B
    913.6 ps                          _161_: OAI21X1_28/Y ->  OAI21X1_29/C
    976.2 ps                        _10__1_: OAI21X1_29/Y -> DFFPOSX1_16/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_18/D delay 976.235 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->    INVX1_23/A
    662.9 ps                          _159_:   INVX1_23/Y ->  OAI21X1_27/C
    809.2 ps                          _160_: OAI21X1_27/Y ->  OAI21X1_32/B
    913.6 ps                          _165_: OAI21X1_32/Y ->  OAI21X1_33/C
    976.2 ps                        _10__3_: OAI21X1_33/Y -> DFFPOSX1_18/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_17/D delay 976.235 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->    INVX1_23/A
    662.9 ps                          _159_:   INVX1_23/Y ->  OAI21X1_27/C
    809.2 ps                          _160_: OAI21X1_27/Y ->  OAI21X1_30/B
    913.6 ps                          _163_: OAI21X1_30/Y ->  OAI21X1_31/C
    976.2 ps                        _10__2_: OAI21X1_31/Y -> DFFPOSX1_17/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_11/D delay 727.476 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->   NOR2X1_30/B
    665.7 ps                          _166_:  NOR2X1_30/Y ->  AOI21X1_18/C
    727.5 ps                         _9__0_: AOI21X1_18/Y -> DFFPOSX1_11/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_12/D delay 727.476 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->   NOR2X1_31/B
    665.7 ps                          _167_:  NOR2X1_31/Y ->  AOI21X1_19/C
    727.5 ps                         _9__1_: AOI21X1_19/Y -> DFFPOSX1_12/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_13/D delay 727.476 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->   NOR2X1_32/B
    665.7 ps                          _168_:  NOR2X1_32/Y ->  AOI21X1_20/C
    727.5 ps                         _9__2_: AOI21X1_20/Y -> DFFPOSX1_13/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_14/D delay 727.476 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_1/A
    305.2 ps                   _16__bF_buf3:    BUFX4_1/Y ->  OAI21X1_26/C
    558.1 ps                          _158_: OAI21X1_26/Y ->   NOR2X1_33/B
    665.7 ps                          _169_:  NOR2X1_33/Y ->  AOI21X1_21/C
    727.5 ps                         _9__3_: AOI21X1_21/Y -> DFFPOSX1_14/D

Path input pin CORE_InstructionIN[8] to DFFPOSX1_1/D delay 720.942 ps
      0.0 ps  CORE_InstructionIN[8]:              ->  AOI21X1_2/A
    266.8 ps                   _30_:  AOI21X1_2/Y -> NAND2X1_27/B
    432.5 ps                  _156_: NAND2X1_27/Y ->  NOR2X1_37/B
    533.7 ps                  _191_:  NOR2X1_37/Y -> NAND2X1_34/B
    612.2 ps                  _192_: NAND2X1_34/Y -> OAI21X1_45/A
    694.1 ps                  _193_: OAI21X1_45/Y -> OAI21X1_46/C
    751.9 ps                _14__0_: OAI21X1_46/Y -> DFFPOSX1_1/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_25/D delay 668.983 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:   BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:    INVX8_1/Y ->     BUFX4_4/A
    302.4 ps                   _16__bF_buf0:    BUFX4_4/Y ->  NAND2X1_12/A
    439.0 ps                           _88_: NAND2X1_12/Y ->   NOR2X1_24/B
    526.1 ps                          _130_:  NOR2X1_24/Y ->  OAI21X1_18/A
    610.6 ps                          _131_: OAI21X1_18/Y ->  OAI21X1_19/C
    669.0 ps                            _3_: OAI21X1_19/Y -> DFFPOSX1_25/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_43/D delay 644.784 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->   OAI21X1_1/B
    644.8 ps                         _6__0_: OAI21X1_1/Y -> DFFPOSX1_43/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_44/D delay 630.714 ps
      0.0 ps         CORE_InstructionIN[15]:             ->    BUFX4_12/A
    134.2 ps  CORE_InstructionIN_15_bF_buf2:  BUFX4_12/Y ->     INVX8_1/A
    184.2 ps                           _16_:   INVX8_1/Y ->     BUFX4_3/A
    308.8 ps                   _16__bF_buf1:   BUFX4_3/Y ->   NAND3X1_1/A
    531.5 ps                           _21_: NAND3X1_1/Y ->   OAI21X1_3/A
    630.7 ps                         _6__1_: OAI21X1_3/Y -> DFFPOSX1_44/D

Path input pin CORE_InstructionIN[8] to DFFPOSX1_19/D delay 604.988 ps
      0.0 ps  CORE_InstructionIN[8]:              ->   AOI21X1_2/A
    266.8 ps                   _30_:  AOI21X1_2/Y ->  NAND2X1_20/B
    480.3 ps                  _136_: NAND2X1_20/Y ->  AOI21X1_14/A
    679.0 ps                  _137_: AOI21X1_14/Y ->   OAI22X1_3/A
    785.1 ps                _11__0_:  OAI22X1_3/Y -> DFFPOSX1_19/D

-----------------------------------------

Number of paths analyzed:  88

Top 20 minimum delay paths:
Path input pin CORE_InstructionIN[15] to DFFPOSX1_6/D delay 152.46 ps
      0.0 ps         CORE_InstructionIN[15]:              ->   BUFX4_13/A
     99.3 ps  CORE_InstructionIN_15_bF_buf1:   BUFX4_13/Y -> AOI21X1_23/C
    152.5 ps                         _7__1_: AOI21X1_23/Y -> DFFPOSX1_6/D

Path input pin CORE_InstructionIN[14] to DFFPOSX1_34/D delay 152.46 ps
      0.0 ps  CORE_InstructionIN[14]:             ->   NAND2X1_7/A
     54.9 ps                    _71_: NAND2X1_7/Y ->   AOI21X1_5/A
    108.2 ps                  _8__1_: AOI21X1_5/Y -> DFFPOSX1_34/D

Path input pin clk to DFFPOSX1_31/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_31/CLK

Path input pin clk to DFFPOSX1_26/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_26/CLK

Path input pin clk to DFFPOSX1_23/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_23/CLK

Path input pin clk to DFFPOSX1_10/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_10/CLK

Path input pin clk to DFFPOSX1_9/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_9/CLK

Path input pin clk to DFFPOSX1_7/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_7/CLK

Path input pin clk to DFFPOSX1_5/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_10/A
    155.7 ps  clk_bF_buf0: BUFX4_10/Y -> DFFPOSX1_5/CLK

Path input pin clk to DFFPOSX1_42/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_42/CLK

Path input pin clk to DFFPOSX1_40/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_40/CLK

Path input pin clk to DFFPOSX1_39/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_39/CLK

Path input pin clk to DFFPOSX1_18/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_18/CLK

Path input pin clk to DFFPOSX1_16/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_16/CLK

Path input pin clk to DFFPOSX1_15/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_15/CLK

Path input pin clk to DFFPOSX1_2/CLK delay 155.701 ps
      0.0 ps          clk:           ->    BUFX4_9/A
    155.7 ps  clk_bF_buf1: BUFX4_9/Y -> DFFPOSX1_2/CLK

Path input pin clk to DFFPOSX1_44/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    155.7 ps  clk_bF_buf2: BUFX4_8/Y -> DFFPOSX1_44/CLK

Path input pin clk to DFFPOSX1_43/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    155.7 ps  clk_bF_buf2: BUFX4_8/Y -> DFFPOSX1_43/CLK

Path input pin clk to DFFPOSX1_34/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    155.7 ps  clk_bF_buf2: BUFX4_8/Y -> DFFPOSX1_34/CLK

Path input pin clk to DFFPOSX1_32/CLK delay 155.701 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    155.7 ps  clk_bF_buf2: BUFX4_8/Y -> DFFPOSX1_32/CLK

-----------------------------------------

