===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0483 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2301 ( 17.1%)    0.2301 ( 21.9%)  FIR Parser
    0.8734 ( 65.1%)    0.5798 ( 55.3%)  'firrtl.circuit' Pipeline
    0.1116 (  8.3%)    0.0586 (  5.6%)    'firrtl.module' Pipeline
    0.0964 (  7.2%)    0.0512 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0152 (  1.1%)    0.0078 (  0.7%)      LowerCHIRRTLPass
    0.0123 (  0.9%)    0.0123 (  1.2%)    InferWidths
    0.0446 (  3.3%)    0.0446 (  4.3%)    InferResets
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0021 (  0.2%)    0.0021 (  0.2%)    PrefixModules
    0.0542 (  4.0%)    0.0542 (  5.2%)    LowerFIRRTLTypes
    0.5079 ( 37.8%)    0.2672 ( 25.5%)    'firrtl.module' Pipeline
    0.0707 (  5.3%)    0.0387 (  3.7%)      ExpandWhens
    0.0030 (  0.2%)    0.0022 (  0.2%)      RemoveResets
    0.4342 ( 32.4%)    0.2277 ( 21.7%)      Canonicalizer
    0.0184 (  1.4%)    0.0184 (  1.8%)    Inliner
    0.0257 (  1.9%)    0.0257 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0866 (  6.5%)    0.0866 (  8.3%)    'firrtl.module' Pipeline
    0.0866 (  6.5%)    0.0866 (  8.3%)      Canonicalizer
    0.0076 (  0.6%)    0.0076 (  0.7%)    CreateSiFiveMetadata
    0.0023 (  0.2%)    0.0023 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0731 (  5.4%)    0.0731 (  7.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1001 (  7.5%)    0.1001 (  9.5%)  'hw.module' Pipeline
    0.0116 (  0.9%)    0.0116 (  1.1%)    HWCleanup
    0.0232 (  1.7%)    0.0232 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0519 (  3.9%)    0.0519 (  5.0%)    Canonicalizer
    0.0008 (  0.1%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0124 (  0.9%)    0.0124 (  1.2%)    PrettifyVerilog
    0.0643 (  4.8%)    0.0643 (  6.1%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.3419 (100.0%)    1.0483 (100.0%)  Total

{
  totalTime: 1.064,
  maxMemory: 70811648
}
