[09/09 14:55:07      0s] 
[09/09 14:55:07      0s] Cadence Innovus(TM) Implementation System.
[09/09 14:55:07      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/09 14:55:07      0s] 
[09/09 14:55:07      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[09/09 14:55:07      0s] Options:	
[09/09 14:55:07      0s] Date:		Sat Sep  9 14:55:07 2023
[09/09 14:55:07      0s] Host:		sys128 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (8cores*16cpus*11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz 16384KB)
[09/09 14:55:07      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[09/09 14:55:07      0s] 
[09/09 14:55:07      0s] License:
[09/09 14:55:07      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/09 14:55:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/09 14:55:15      7s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 14:55:15      7s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[09/09 14:55:15      7s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 14:55:15      7s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[09/09 14:55:15      7s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[09/09 14:55:15      7s] @(#)CDS: CPE v20.14-s080
[09/09 14:55:15      7s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 14:55:15      7s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[09/09 14:55:15      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/09 14:55:15      7s] @(#)CDS: RCDB 11.15.0
[09/09 14:55:15      7s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[09/09 14:55:15      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19208_sys128_internals_Dlgp1q.

[09/09 14:55:15      7s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[09/09 14:55:16      8s] 
[09/09 14:55:16      8s] **INFO:  MMMC transition support version v31-84 
[09/09 14:55:16      8s] 
[09/09 14:55:16      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/09 14:55:16      8s] <CMD> suppressMessage ENCEXT-2799
[09/09 14:55:16      8s] <CMD> getVersion
[09/09 14:55:16      8s] <CMD> getVersion
[09/09 14:55:16      8s] <CMD> getVersion
[09/09 14:55:16      8s] [INFO] Loading PVS 20.11 fill procedures
[09/09 14:55:17      8s] <CMD> win
[09/09 14:55:30     11s] <CMD> setGenerateViaMode -auto true
[09/09 14:56:04     18s] <CMD> set init_gnd_net VSS
[09/09 14:56:04     18s] <CMD> set init_lef_file {../../gpdk045_libfiles_1/gsclib045_tech.lef ../../gpdk045_libfiles_1/gsclib045_macro.lef}
[09/09 14:56:04     18s] <CMD> set init_design_settop 0
[09/09 14:56:04     18s] <CMD> set init_verilog ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.v
[09/09 14:56:04     18s] <CMD> set init_mmmc_file Default.view
[09/09 14:56:04     18s] <CMD> set init_pwr_net VDD
[09/09 14:56:04     18s] <CMD> init_design
[09/09 14:56:04     18s] #% Begin Load MMMC data ... (date=09/09 14:56:04, mem=706.3M)
[09/09 14:56:04     18s] #% End Load MMMC data ... (date=09/09 14:56:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=706.8M, current mem=706.8M)
[09/09 14:56:04     18s] 
[09/09 14:56:04     18s] Loading LEF file ../../gpdk045_libfiles_1/gsclib045_tech.lef ...
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[09/09 14:56:04     18s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[09/09 14:56:04     18s] 
[09/09 14:56:04     18s] Loading LEF file ../../gpdk045_libfiles_1/gsclib045_macro.lef ...
[09/09 14:56:04     18s] Set DBUPerIGU to M2 pitch 400.
[09/09 14:56:04     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 14:56:04     18s] Type 'man IMPLF-200' for more detail.
[09/09 14:56:04     18s] 
[09/09 14:56:04     18s] viaInitial starts at Sat Sep  9 14:56:04 2023
viaInitial ends at Sat Sep  9 14:56:04 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/09 14:56:04     18s] Loading view definition file from Default.view
[09/09 14:56:04     18s] Reading BEST timing library '/home/internals/Desktop/gpdk045_libfiles_1/fast.lib' ...
[09/09 14:56:05     19s] Read 477 cells in library 'fast' 
[09/09 14:56:05     19s] Reading WORST timing library '/home/internals/Desktop/gpdk045_libfiles_1/slow.lib' ...
[09/09 14:56:05     19s] Read 477 cells in library 'slow' 
[09/09 14:56:05     19s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=778.5M, current mem=726.7M)
[09/09 14:56:05     19s] *** End library_loading (cpu=0.01min, real=0.02min, mem=15.0M, fe_cpu=0.32min, fe_real=0.97min, fe_mem=937.0M) ***
[09/09 14:56:05     19s] #% Begin Load netlist data ... (date=09/09 14:56:05, mem=726.7M)
[09/09 14:56:05     19s] *** Begin netlist parsing (mem=937.0M) ***
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[09/09 14:56:05     19s] Type 'man IMPVL-159' for more detail.
[09/09 14:56:05     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/09 14:56:05     19s] To increase the message display limit, refer to the product command reference manual.
[09/09 14:56:05     19s] Created 477 new cells from 2 timing libraries.
[09/09 14:56:05     19s] Reading netlist ...
[09/09 14:56:05     19s] Backslashed names will retain backslash and a trailing blank character.
[09/09 14:56:05     19s] Reading verilog netlist '../1Ghz/outputs_Sep04-12:01:26/Cordic_m.v'
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] *** Memory Usage v#1 (Current mem = 937.023M, initial mem = 284.301M) ***
[09/09 14:56:05     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=937.0M) ***
[09/09 14:56:05     19s] #% End Load netlist data ... (date=09/09 14:56:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.5M, current mem=736.5M)
[09/09 14:56:05     19s] Top level cell is Cordic.
[09/09 14:56:05     19s] Hooked 954 DB cells to tlib cells.
[09/09 14:56:05     19s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=747.5M, current mem=747.5M)
[09/09 14:56:05     19s] Starting recursive module instantiation check.
[09/09 14:56:05     19s] No recursion found.
[09/09 14:56:05     19s] Building hierarchical netlist for Cell Cordic ...
[09/09 14:56:05     19s] *** Netlist is unique.
[09/09 14:56:05     19s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[09/09 14:56:05     19s] ** info: there are 965 modules.
[09/09 14:56:05     19s] ** info: there are 7743 stdCell insts.
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] *** Memory Usage v#1 (Current mem = 981.449M, initial mem = 284.301M) ***
[09/09 14:56:05     19s] Horizontal Layer M1 offset = 190 (guessed)
[09/09 14:56:05     19s] Vertical Layer M2 offset = 200 (derived)
[09/09 14:56:05     19s] Suggestion: specify LAYER OFFSET in LEF file
[09/09 14:56:05     19s] Reason: hard to extract LAYER OFFSET from standard cells
[09/09 14:56:05     19s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 14:56:05     19s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[09/09 14:56:05     19s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 14:56:05     19s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[09/09 14:56:05     19s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[09/09 14:56:05     19s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[09/09 14:56:05     19s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 14:56:05     19s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[09/09 14:56:05     19s] Set Default Net Delay as 1000 ps.
[09/09 14:56:05     19s] Set Default Net Load as 0.5 pF. 
[09/09 14:56:05     19s] Set Default Input Pin Transition as 0.1 ps.
[09/09 14:56:05     19s] Extraction setup Started 
[09/09 14:56:05     19s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[09/09 14:56:05     19s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[09/09 14:56:05     19s] Type 'man IMPEXT-6202' for more detail.
[09/09 14:56:05     19s] Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
[09/09 14:56:05     19s] Cap table was created using Encounter 10.10-b056_1.
[09/09 14:56:05     19s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[09/09 14:56:05     19s] Set Shrink Factor to 0.90000
[09/09 14:56:05     19s] Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
[09/09 14:56:05     19s] Cap table was created using Encounter 10.10-b056_1.
[09/09 14:56:05     19s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[09/09 14:56:05     19s] Set Shrink Factor to 0.90000
[09/09 14:56:05     19s] Importing multi-corner RC tables ... 
[09/09 14:56:05     19s] Summary of Active RC-Corners : 
[09/09 14:56:05     19s]  
[09/09 14:56:05     19s]  Analysis View: BEST
[09/09 14:56:05     19s]     RC-Corner Name        : BEST
[09/09 14:56:05     19s]     RC-Corner Index       : 0
[09/09 14:56:05     19s]     RC-Corner Temperature : -40 Celsius
[09/09 14:56:05     19s]     RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
[09/09 14:56:05     19s]     RC-Corner PreRoute Res Factor         : 1
[09/09 14:56:05     19s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 14:56:05     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
[09/09 14:56:05     19s]  
[09/09 14:56:05     19s]  Analysis View: WORST
[09/09 14:56:05     19s]     RC-Corner Name        : WORST
[09/09 14:56:05     19s]     RC-Corner Index       : 1
[09/09 14:56:05     19s]     RC-Corner Temperature : 125 Celsius
[09/09 14:56:05     19s]     RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
[09/09 14:56:05     19s]     RC-Corner PreRoute Res Factor         : 1
[09/09 14:56:05     19s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 14:56:05     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 14:56:05     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 14:56:05     19s]     RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
[09/09 14:56:05     19s] Technology file '../../gpdk045_libfiles_1/qrcTechFile' associated with first view 'BEST' will be used as the primary corner for the multi-corner extraction.
[09/09 14:56:05     19s] LayerId::1 widthSet size::4
[09/09 14:56:05     19s] LayerId::2 widthSet size::4
[09/09 14:56:05     19s] LayerId::3 widthSet size::4
[09/09 14:56:05     19s] LayerId::4 widthSet size::4
[09/09 14:56:05     19s] LayerId::5 widthSet size::4
[09/09 14:56:05     19s] LayerId::6 widthSet size::4
[09/09 14:56:05     19s] LayerId::7 widthSet size::5
[09/09 14:56:05     19s] LayerId::8 widthSet size::5
[09/09 14:56:05     19s] LayerId::9 widthSet size::5
[09/09 14:56:05     19s] LayerId::10 widthSet size::4
[09/09 14:56:05     19s] LayerId::11 widthSet size::3
[09/09 14:56:05     19s] Updating RC grid for preRoute extraction ...
[09/09 14:56:05     19s] eee: pegSigSF::1.070000
[09/09 14:56:05     19s] Initializing multi-corner capacitance tables ... 
[09/09 14:56:05     19s] Initializing multi-corner resistance tables ...
[09/09 14:56:05     19s] Creating RPSQ from WeeR and WRes ...
[09/09 14:56:05     19s] Creating RPSQ from WeeR and WRes ...
[09/09 14:56:05     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:56:05     19s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 14:56:05     19s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 14:56:05     19s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[09/09 14:56:05     19s] *Info: initialize multi-corner CTS.
[09/09 14:56:05     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=977.9M, current mem=771.2M)
[09/09 14:56:05     19s] Reading timing constraints file '../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc' ...
[09/09 14:56:05     19s] Current (total cpu=0:00:19.8, real=0:00:58.0, peak res=1001.9M, current mem=1001.9M)
[09/09 14:56:05     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 9).
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 10).
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] **WARN: (TCLCMD-1142):	Virtual clock 'VCLK' is being created with no source objects. (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 16).
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] INFO (CTE): Reading of timing constraints file ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc completed, with 3 WARNING
[09/09 14:56:05     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.7M, current mem=1021.7M)
[09/09 14:56:05     19s] Current (total cpu=0:00:19.8, real=0:00:58.0, peak res=1021.7M, current mem=1021.7M)
[09/09 14:56:05     19s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/09 14:56:05     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[09/09 14:56:05     19s] Summary for sequential cells identification: 
[09/09 14:56:05     19s]   Identified SBFF number: 94
[09/09 14:56:05     19s]   Identified MBFF number: 0
[09/09 14:56:05     19s]   Identified SB Latch number: 0
[09/09 14:56:05     19s]   Identified MB Latch number: 0
[09/09 14:56:05     19s]   Not identified SBFF number: 24
[09/09 14:56:05     19s]   Not identified MBFF number: 0
[09/09 14:56:05     19s]   Not identified SB Latch number: 0
[09/09 14:56:05     19s]   Not identified MB Latch number: 0
[09/09 14:56:05     19s]   Number of sequential cells which are not FFs: 32
[09/09 14:56:05     19s] Total number of combinational cells: 317
[09/09 14:56:05     19s] Total number of sequential cells: 150
[09/09 14:56:05     19s] Total number of tristate cells: 10
[09/09 14:56:05     19s] Total number of level shifter cells: 0
[09/09 14:56:05     19s] Total number of power gating cells: 0
[09/09 14:56:05     19s] Total number of isolation cells: 0
[09/09 14:56:05     19s] Total number of power switch cells: 0
[09/09 14:56:05     19s] Total number of pulse generator cells: 0
[09/09 14:56:05     19s] Total number of always on buffers: 0
[09/09 14:56:05     19s] Total number of retention cells: 0
[09/09 14:56:05     19s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[09/09 14:56:05     19s] Total number of usable buffers: 16
[09/09 14:56:05     19s] List of unusable buffers:
[09/09 14:56:05     19s] Total number of unusable buffers: 0
[09/09 14:56:05     19s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[09/09 14:56:05     19s] Total number of usable inverters: 19
[09/09 14:56:05     19s] List of unusable inverters:
[09/09 14:56:05     19s] Total number of unusable inverters: 0
[09/09 14:56:05     19s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[09/09 14:56:05     19s] Total number of identified usable delay cells: 8
[09/09 14:56:05     19s] List of identified unusable delay cells:
[09/09 14:56:05     19s] Total number of identified unusable delay cells: 0
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Deleting Cell Server Begin ...
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Deleting Cell Server End ...
[09/09 14:56:05     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1043.6M, current mem=1043.6M)
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 14:56:05     19s] Summary for sequential cells identification: 
[09/09 14:56:05     19s]   Identified SBFF number: 94
[09/09 14:56:05     19s]   Identified MBFF number: 0
[09/09 14:56:05     19s]   Identified SB Latch number: 0
[09/09 14:56:05     19s]   Identified MB Latch number: 0
[09/09 14:56:05     19s]   Not identified SBFF number: 24
[09/09 14:56:05     19s]   Not identified MBFF number: 0
[09/09 14:56:05     19s]   Not identified SB Latch number: 0
[09/09 14:56:05     19s]   Not identified MB Latch number: 0
[09/09 14:56:05     19s]   Number of sequential cells which are not FFs: 32
[09/09 14:56:05     19s]  Visiting view : BEST
[09/09 14:56:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[09/09 14:56:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[09/09 14:56:05     19s]  Visiting view : WORST
[09/09 14:56:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000) with rcCorner = 1
[09/09 14:56:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[09/09 14:56:05     19s] TLC MultiMap info (StdDelay):
[09/09 14:56:05     19s]   : WORST + WORST + 1 + no RcCorner := 11.6ps
[09/09 14:56:05     19s]   : WORST + WORST + 1 + WORST := 22.4ps
[09/09 14:56:05     19s]   : BEST + BEST + 1 + no RcCorner := 3.8ps
[09/09 14:56:05     19s]   : BEST + BEST + 1 + BEST := 8.3ps
[09/09 14:56:05     19s]  Setting StdDelay to: 8.3ps
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 14:56:05     19s] Start generating vias ...
[09/09 14:56:05     19s] Generating vias for default rule ...
[09/09 14:56:05     19s] Total 108 vias inserted to default rule.
[09/09 14:56:05     19s] Via generation for default rule completed.
[09/09 14:56:05     19s] Generating vias for nondefault rule VLMDefaultSetup ...
[09/09 14:56:05     19s] Total 96 vias added to nondefault rule VLMDefaultSetup
[09/09 14:56:05     19s] Via generation for nondefault rule VLMDefaultSetup completed.
[09/09 14:56:05     19s] Via generation completed successfully.
[09/09 14:56:05     19s] 
[09/09 14:56:05     19s] *** Summary of all messages that are not suppressed in this session:
[09/09 14:56:05     19s] Severity  ID               Count  Summary                                  
[09/09 14:56:05     19s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[09/09 14:56:05     19s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/09 14:56:05     19s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[09/09 14:56:05     19s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[09/09 14:56:05     19s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[09/09 14:56:05     19s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[09/09 14:56:05     19s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/09 14:56:05     19s] *** Message Summary: 966 warning(s), 0 error(s)
[09/09 14:56:05     19s] 
[09/09 14:56:08     20s] <CMD> getIoFlowFlag
[09/09 14:56:19     22s] <CMD> setIoFlowFlag 0
[09/09 14:56:19     22s] <CMD> floorPlan -site CoreSite -r 0.991728465488 0.8 5 5 5 5
[09/09 14:56:19     22s] Horizontal Layer M1 offset = 190 (guessed)
[09/09 14:56:19     22s] Vertical Layer M2 offset = 200 (derived)
[09/09 14:56:19     22s] Suggestion: specify LAYER OFFSET in LEF file
[09/09 14:56:19     22s] Reason: hard to extract LAYER OFFSET from standard cells
[09/09 14:56:19     22s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.475 in M11 is different from 0.48 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.475 in M11 is different from previous one 0.5 in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M10 is different from previous one 0.4 in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M9 is different from 0.33 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M9 is different from previous one 0.4 in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M8 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M8 is different from previous one 0.2 in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M7 is different from 0.2 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M7 is different from previous one 0.2 in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M6 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M6 is different from previous one 0.2 in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M5 is different from 0.2 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M5 is different from previous one 0.2 in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M4 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M4 is different from previous one 0.2 in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M3 is different from 0.2 defined in technology file in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M3 is different from previous one 0.2 in preferred direction.
[09/09 14:56:19     22s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[09/09 14:56:19     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/09 14:56:19     22s] <CMD> uiSetTool select
[09/09 14:56:19     22s] <CMD> getIoFlowFlag
[09/09 14:56:19     22s] <CMD> fit
[09/09 14:56:33     25s] <CMD> clearGlobalNets
[09/09 14:56:33     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[09/09 14:56:33     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[09/09 14:56:44     27s] <CMD> applyGlobalNets
[09/09 14:56:44     27s] *** Checked 2 GNC rules.
[09/09 14:56:44     27s] *** Applying global-net connections...
[09/09 14:56:44     27s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingLayers {}
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingLayers {}
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeRingLayers {}
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 14:56:53     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 14:57:06     31s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 14:57:06     31s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 14:57:06     31s] 
[09/09 14:57:06     31s] Stripes will stop at the boundary of the specified area.
[09/09 14:57:06     31s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 14:57:06     31s] Stripes will not extend to closest target.
[09/09 14:57:06     31s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 14:57:06     31s] Stripes will not be created over regions without power planning wires.
[09/09 14:57:06     31s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 14:57:06     31s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 14:57:06     31s] Offset for stripe breaking is set to 0.
[09/09 14:57:06     31s] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 14:57:06     31s] 
[09/09 14:57:06     31s] Initialize fgc environment(mem: 1460.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:06     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:06     31s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:06     31s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:06     31s] Starting stripe generation ...
[09/09 14:57:06     31s] Non-Default Mode Option Settings :
[09/09 14:57:06     31s]   NONE
[09/09 14:57:06     31s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:06     31s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:06     31s] Stripe generation is complete.
[09/09 14:57:06     31s] vias are now being generated.
[09/09 14:57:06     31s] addStripe created 8 wires.
[09/09 14:57:06     31s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/09 14:57:06     31s] +--------+----------------+----------------+
[09/09 14:57:06     31s] |  Layer |     Created    |     Deleted    |
[09/09 14:57:06     31s] +--------+----------------+----------------+
[09/09 14:57:06     31s] |   M7   |        8       |       NA       |
[09/09 14:57:06     31s] +--------+----------------+----------------+
[09/09 14:57:12     32s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 14:57:12     32s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 14:57:12     32s] 
[09/09 14:57:12     32s] Stripes will stop at the boundary of the specified area.
[09/09 14:57:12     32s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 14:57:12     32s] Stripes will not extend to closest target.
[09/09 14:57:12     32s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 14:57:12     32s] Stripes will not be created over regions without power planning wires.
[09/09 14:57:12     32s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 14:57:12     32s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 14:57:12     32s] Offset for stripe breaking is set to 0.
[09/09 14:57:12     32s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 14:57:12     32s] 
[09/09 14:57:12     32s] Initialize fgc environment(mem: 1460.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Starting stripe generation ...
[09/09 14:57:12     32s] Non-Default Mode Option Settings :
[09/09 14:57:12     32s]   NONE
[09/09 14:57:12     32s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:12     32s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:12     32s] Stripe generation is complete.
[09/09 14:57:12     32s] vias are now being generated.
[09/09 14:57:12     32s] addStripe created 8 wires.
[09/09 14:57:12     32s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/09 14:57:12     32s] +--------+----------------+----------------+
[09/09 14:57:12     32s] |  Layer |     Created    |     Deleted    |
[09/09 14:57:12     32s] +--------+----------------+----------------+
[09/09 14:57:12     32s] |  Via7  |       32       |        0       |
[09/09 14:57:12     32s] |   M8   |        8       |       NA       |
[09/09 14:57:12     32s] +--------+----------------+----------------+
[09/09 14:57:12     32s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 14:57:12     32s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 14:57:12     32s] 
[09/09 14:57:12     32s] Stripes will stop at the boundary of the specified area.
[09/09 14:57:12     32s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 14:57:12     32s] Stripes will not extend to closest target.
[09/09 14:57:12     32s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 14:57:12     32s] Stripes will not be created over regions without power planning wires.
[09/09 14:57:12     32s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 14:57:12     32s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 14:57:12     32s] Offset for stripe breaking is set to 0.
[09/09 14:57:12     32s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 14:57:12     32s] 
[09/09 14:57:12     32s] Initialize fgc environment(mem: 1460.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.6M)
[09/09 14:57:12     32s] Starting stripe generation ...
[09/09 14:57:12     32s] Non-Default Mode Option Settings :
[09/09 14:57:12     32s]   NONE
[09/09 14:57:12     32s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:12     32s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (5.900000, 5.130000) (5.900000, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (70.214996, 5.130000) (70.214996, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (134.529999, 5.130000) (134.529999, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (198.845001, 5.130000) (198.845001, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (8.150000, 5.130000) (8.150000, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (72.464996, 5.130000) (72.464996, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (136.779999, 5.130000) (136.779999, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (201.095001, 5.130000) (201.095001, 200.070007) because same wire already exists.
[09/09 14:57:12     32s] Stripe generation is complete.
[09/09 14:57:33     37s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -extendNearestTarget -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -targetNumber -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -targetSearchDistance -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -padPinSplit -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -padRingLefConvention -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -signalPinAsPG -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -corePinLength -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -viaConnectToShape -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -layerNormalCost -quiet
[09/09 14:57:33     37s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[09/09 14:57:35     37s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/09 14:57:35     37s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
[09/09 14:57:35     37s] *** Begin SPECIAL ROUTE on Sat Sep  9 14:57:35 2023 ***
[09/09 14:57:35     37s] SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/PD_FILES
[09/09 14:57:35     37s] SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 890Mhz)
[09/09 14:57:35     37s] 
[09/09 14:57:35     37s] Begin option processing ...
[09/09 14:57:35     37s] srouteConnectPowerBump set to false
[09/09 14:57:35     37s] routeSelectNet set to "VDD VSS"
[09/09 14:57:35     37s] routeSpecial set to true
[09/09 14:57:35     37s] srouteBlockPin set to "useLef"
[09/09 14:57:35     37s] srouteBottomLayerLimit set to 1
[09/09 14:57:35     37s] srouteBottomTargetLayerLimit set to 1
[09/09 14:57:35     37s] srouteConnectConverterPin set to false
[09/09 14:57:35     37s] srouteCrossoverViaBottomLayer set to 1
[09/09 14:57:35     37s] srouteCrossoverViaTopLayer set to 8
[09/09 14:57:35     37s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 14:57:35     37s] srouteFollowCorePinEnd set to 3
[09/09 14:57:35     37s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 14:57:35     37s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/09 14:57:35     37s] sroutePadPinAllPorts set to true
[09/09 14:57:35     37s] sroutePreserveExistingRoutes set to true
[09/09 14:57:35     37s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 14:57:35     37s] srouteStopBlockPin set to "nearestTarget"
[09/09 14:57:35     37s] srouteTopLayerLimit set to 8
[09/09 14:57:35     37s] srouteTopTargetLayerLimit set to 8
[09/09 14:57:35     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2576.00 megs.
[09/09 14:57:35     37s] 
[09/09 14:57:35     37s] Reading DB technology information...
[09/09 14:57:35     37s] Finished reading DB technology information.
[09/09 14:57:35     37s] Reading floorplan and netlist information...
[09/09 14:57:35     37s] Finished reading floorplan and netlist information.
[09/09 14:57:35     37s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[09/09 14:57:35     37s] Read in 23 layers, 11 routing layers, 1 overlap layer
[09/09 14:57:35     37s] Read in 2 nondefault rules, 0 used
[09/09 14:57:35     37s] Read in 487 macros, 152 used
[09/09 14:57:35     37s] Read in 152 components
[09/09 14:57:35     37s]   152 core components: 152 unplaced, 0 placed, 0 fixed
[09/09 14:57:35     37s] Read in 70 logical pins
[09/09 14:57:35     37s] Read in 70 nets
[09/09 14:57:35     37s] Read in 2 special nets, 2 routed
[09/09 14:57:35     37s] Read in 304 terminals
[09/09 14:57:35     37s] 2 nets selected.
[09/09 14:57:35     37s] 
[09/09 14:57:35     37s] Begin power routing ...
[09/09 14:57:35     37s] #create default rule from bind_ndr_rule rule=0x7fe23361f450 0x7fe20dac2018
[09/09 14:57:36     38s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[09/09 14:57:36     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 14:57:36     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 14:57:36     38s] Type 'man IMPSR-1256' for more detail.
[09/09 14:57:36     38s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 14:57:36     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 14:57:36     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 14:57:36     38s] Type 'man IMPSR-1256' for more detail.
[09/09 14:57:36     38s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 14:57:36     38s] CPU time for FollowPin 0 seconds
[09/09 14:57:36     38s] CPU time for FollowPin 0 seconds
[09/09 14:57:36     38s]   Number of IO ports routed: 0
[09/09 14:57:36     38s]   Number of Block ports routed: 0
[09/09 14:57:36     38s]   Number of Stripe ports routed: 0  open: 16
[09/09 14:57:36     38s]   Number of Core ports routed: 57  open: 173
[09/09 14:57:36     38s]   Number of Pad ports routed: 0
[09/09 14:57:36     38s]   Number of Power Bump ports routed: 0
[09/09 14:57:36     38s]   Number of Followpin connections: 115
[09/09 14:57:36     38s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2642.00 megs.
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s]  Begin updating DB with routing results ...
[09/09 14:57:36     38s]  Updating DB with 10 via definition ...Extracting standard cell pins and blockage ...... 
[09/09 14:57:36     38s] Pin and blockage extraction finished
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] 
sroute post-processing starts at Sat Sep  9 14:57:36 2023
The viaGen is rebuilding shadow vias for net VSS.
[09/09 14:57:36     38s] sroute post-processing ends at Sat Sep  9 14:57:36 2023
sroute created 176 wires.
[09/09 14:57:36     38s] ViaGen created 395 vias, deleted 0 via to avoid violation.
[09/09 14:57:36     38s] +--------+----------------+----------------+
[09/09 14:57:36     38s] |  Layer |     Created    |     Deleted    |
[09/09 14:57:36     38s] +--------+----------------+----------------+
[09/09 14:57:36     38s] |   M1   |       168      |       NA       |
[09/09 14:57:36     38s] |  Via1  |       57       |        0       |
[09/09 14:57:36     38s] |   M2   |        4       |       NA       |
[09/09 14:57:36     38s] |  Via2  |       57       |        0       |
[09/09 14:57:36     38s] |   M3   |        4       |       NA       |
[09/09 14:57:36     38s] |  Via3  |       57       |        0       |
[09/09 14:57:36     38s] |  Via4  |       57       |        0       |
[09/09 14:57:36     38s] |  Via5  |       57       |        0       |
[09/09 14:57:36     38s] |  Via6  |       57       |        0       |
[09/09 14:57:36     38s] |  Via7  |       53       |        0       |
[09/09 14:57:36     38s] +--------+----------------+----------------+
[09/09 14:57:36     38s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/09 14:57:36     38s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
[09/09 14:57:36     38s] *** Begin SPECIAL ROUTE on Sat Sep  9 14:57:36 2023 ***
[09/09 14:57:36     38s] SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/PD_FILES
[09/09 14:57:36     38s] SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 905Mhz)
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] Begin option processing ...
[09/09 14:57:36     38s] srouteConnectPowerBump set to false
[09/09 14:57:36     38s] routeSelectNet set to "VDD VSS"
[09/09 14:57:36     38s] routeSpecial set to true
[09/09 14:57:36     38s] srouteBlockPin set to "useLef"
[09/09 14:57:36     38s] srouteBottomLayerLimit set to 1
[09/09 14:57:36     38s] srouteBottomTargetLayerLimit set to 1
[09/09 14:57:36     38s] srouteConnectConverterPin set to false
[09/09 14:57:36     38s] srouteCrossoverViaBottomLayer set to 1
[09/09 14:57:36     38s] srouteCrossoverViaTopLayer set to 8
[09/09 14:57:36     38s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 14:57:36     38s] srouteFollowCorePinEnd set to 3
[09/09 14:57:36     38s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 14:57:36     38s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/09 14:57:36     38s] sroutePadPinAllPorts set to true
[09/09 14:57:36     38s] sroutePreserveExistingRoutes set to true
[09/09 14:57:36     38s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 14:57:36     38s] srouteStopBlockPin set to "nearestTarget"
[09/09 14:57:36     38s] srouteTopLayerLimit set to 8
[09/09 14:57:36     38s] srouteTopTargetLayerLimit set to 8
[09/09 14:57:36     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2642.00 megs.
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] Reading DB technology information...
[09/09 14:57:36     38s] Finished reading DB technology information.
[09/09 14:57:36     38s] Reading floorplan and netlist information...
[09/09 14:57:36     38s] Finished reading floorplan and netlist information.
[09/09 14:57:36     38s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[09/09 14:57:36     38s] Read in 23 layers, 11 routing layers, 1 overlap layer
[09/09 14:57:36     38s] Read in 2 nondefault rules, 0 used
[09/09 14:57:36     38s] Read in 487 macros, 152 used
[09/09 14:57:36     38s] Read in 152 components
[09/09 14:57:36     38s]   152 core components: 152 unplaced, 0 placed, 0 fixed
[09/09 14:57:36     38s] Read in 70 logical pins
[09/09 14:57:36     38s] Read in 70 nets
[09/09 14:57:36     38s] Read in 2 special nets, 2 routed
[09/09 14:57:36     38s] Read in 304 terminals
[09/09 14:57:36     38s] 2 nets selected.
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] Begin power routing ...
[09/09 14:57:36     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 14:57:36     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 14:57:36     38s] Type 'man IMPSR-1256' for more detail.
[09/09 14:57:36     38s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 14:57:36     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 14:57:36     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 14:57:36     38s] Type 'man IMPSR-1256' for more detail.
[09/09 14:57:36     38s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 14:57:36     38s] CPU time for FollowPin 0 seconds
[09/09 14:57:36     38s] CPU time for FollowPin 0 seconds
[09/09 14:57:36     38s]   Number of IO ports routed: 0
[09/09 14:57:36     38s]   Number of Block ports routed: 0
[09/09 14:57:36     38s]   Number of Stripe ports routed: 0  open: 16
[09/09 14:57:36     38s]   Number of Core ports routed: 0  open: 173
[09/09 14:57:36     38s]   Number of Pad ports routed: 0
[09/09 14:57:36     38s]   Number of Power Bump ports routed: 0
[09/09 14:57:36     38s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2657.00 megs.
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s] 
[09/09 14:57:36     38s]  Begin updating DB with routing results ...
[09/09 14:57:36     38s]  Updating DB with 0 via definition ...
[09/09 14:57:36     38s] sroute created 0 wire.
[09/09 14:57:36     38s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/09 14:57:37     38s] <CMD> clearDrc
[09/09 14:57:49     41s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 14:57:49     41s] <CMD> setEndCapMode -reset
[09/09 14:57:49     41s] <CMD> setEndCapMode -boundary_tap false
[09/09 14:57:49     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/09 14:57:49     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[09/09 14:57:49     41s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 14:57:49     41s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[09/09 14:57:49     41s] <CMD> setPlaceMode -reset
[09/09 14:57:49     41s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/09 14:57:50     41s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 14:57:50     41s] <CMD> setEndCapMode -reset
[09/09 14:57:50     41s] <CMD> setEndCapMode -boundary_tap false
[09/09 14:57:50     41s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[09/09 14:57:51     41s] <CMD> setPlaceMode -fp false
[09/09 14:57:51     41s] <CMD> place_design
[09/09 14:57:51     41s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 844, percentage of missing scan cell = 0.00% (0 / 844)
[09/09 14:57:51     41s] ### Time Record (colorize_geometry) is installed.
[09/09 14:57:51     41s] #Start colorize_geometry on Sat Sep  9 14:57:51 2023
[09/09 14:57:51     41s] #
[09/09 14:57:51     41s] ### Time Record (Pre Callback) is installed.
[09/09 14:57:51     41s] ### Time Record (Pre Callback) is uninstalled.
[09/09 14:57:51     41s] ### Time Record (DB Import) is installed.
[09/09 14:57:51     41s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 14:57:51     41s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 14:57:51     41s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 14:57:51     41s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 14:57:51     41s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 14:57:51     41s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=181793604 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[09/09 14:57:51     41s] ### Time Record (DB Import) is uninstalled.
[09/09 14:57:51     41s] ### Time Record (DB Export) is installed.
[09/09 14:57:51     41s] Extracting standard cell pins and blockage ...... 
[09/09 14:57:51     41s] Pin and blockage extraction finished
[09/09 14:57:51     41s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=181793604 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[09/09 14:57:51     41s] ### Time Record (DB Export) is uninstalled.
[09/09 14:57:51     41s] ### Time Record (Post Callback) is installed.
[09/09 14:57:51     41s] ### Time Record (Post Callback) is uninstalled.
[09/09 14:57:51     41s] #
[09/09 14:57:51     41s] #colorize_geometry statistics:
[09/09 14:57:51     41s] #Cpu time = 00:00:00
[09/09 14:57:51     41s] #Elapsed time = 00:00:00
[09/09 14:57:51     41s] #Increased memory = -23.62 (MB)
[09/09 14:57:51     41s] #Total memory = 1228.60 (MB)
[09/09 14:57:51     41s] #Peak memory = 1252.33 (MB)
[09/09 14:57:51     41s] #Number of warnings = 5
[09/09 14:57:51     41s] #Total number of warnings = 5
[09/09 14:57:51     41s] #Number of fails = 0
[09/09 14:57:51     41s] #Total number of fails = 0
[09/09 14:57:51     41s] #Complete colorize_geometry on Sat Sep  9 14:57:51 2023
[09/09 14:57:51     41s] #
[09/09 14:57:51     41s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[09/09 14:57:51     41s] ### Time Record (colorize_geometry) is uninstalled.
[09/09 14:57:51     41s] ### 
[09/09 14:57:51     41s] ###   Scalability Statistics
[09/09 14:57:51     41s] ### 
[09/09 14:57:51     41s] ### ------------------------+----------------+----------------+----------------+
[09/09 14:57:51     41s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/09 14:57:51     41s] ### ------------------------+----------------+----------------+----------------+
[09/09 14:57:51     41s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/09 14:57:51     41s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/09 14:57:51     41s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/09 14:57:51     41s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/09 14:57:51     41s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[09/09 14:57:51     41s] ### ------------------------+----------------+----------------+----------------+
[09/09 14:57:51     41s] ### 
[09/09 14:57:51     41s] *** Starting placeDesign default flow ***
[09/09 14:57:51     41s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 14:57:51     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.5 mem=1519.0M
[09/09 14:57:51     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.5 mem=1519.0M
[09/09 14:57:51     41s] *** Start deleteBufferTree ***
[09/09 14:57:51     41s] Info: Detect buffers to remove automatically.
[09/09 14:57:51     41s] Analyzing netlist ...
[09/09 14:57:51     41s] Updating netlist
[09/09 14:57:51     41s] AAE DB initialization (MEM=1532.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 14:57:51     41s] Start AAE Lib Loading. (MEM=1532.33)
[09/09 14:57:51     41s] End AAE Lib Loading. (MEM=1541.87 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 14:57:51     41s] 
[09/09 14:57:51     41s] *summary: 129 instances (buffers/inverters) removed
[09/09 14:57:51     41s] *** Finish deleteBufferTree (0:00:00.4) ***
[09/09 14:57:51     41s] 
[09/09 14:57:51     41s] TimeStamp Deleting Cell Server Begin ...
[09/09 14:57:51     41s] 
[09/09 14:57:51     41s] TimeStamp Deleting Cell Server End ...
[09/09 14:57:51     41s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 14:57:51     41s] Set Using Default Delay Limit as 101.
[09/09 14:57:51     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 14:57:51     41s] Set Default Net Delay as 0 ps.
[09/09 14:57:51     41s] Set Default Net Load as 0 pF. 
[09/09 14:57:51     42s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 14:57:51     42s] Effort level <high> specified for reg2reg_tmp.19208 path_group
[09/09 14:57:51     42s] #################################################################################
[09/09 14:57:51     42s] # Design Stage: PreRoute
[09/09 14:57:51     42s] # Design Name: Cordic
[09/09 14:57:51     42s] # Design Mode: 90nm
[09/09 14:57:51     42s] # Analysis Mode: MMMC Non-OCV 
[09/09 14:57:51     42s] # Parasitics Mode: No SPEF/RCDB 
[09/09 14:57:51     42s] # Signoff Settings: SI Off 
[09/09 14:57:51     42s] #################################################################################
[09/09 14:57:51     42s] Calculate delays in BcWc mode...
[09/09 14:57:51     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1541.9M, InitMEM = 1541.9M)
[09/09 14:57:51     42s] Start delay calculation (fullDC) (1 T). (MEM=1541.87)
[09/09 14:57:51     42s] End AAE Lib Interpolated Model. (MEM=1553.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 14:57:51     42s] First Iteration Infinite Tw... 
[09/09 14:57:52     42s] Total number of fetched objects 8506
[09/09 14:57:52     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 14:57:52     42s] End delay calculation. (MEM=1591.54 CPU=0:00:00.4 REAL=0:00:01.0)
[09/09 14:57:52     42s] End delay calculation (fullDC). (MEM=1564.46 CPU=0:00:00.5 REAL=0:00:01.0)
[09/09 14:57:52     42s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1564.5M) ***
[09/09 14:57:52     42s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 14:57:52     42s] Set Using Default Delay Limit as 1000.
[09/09 14:57:52     42s] Set Default Net Delay as 1000 ps.
[09/09 14:57:52     42s] Set Default Net Load as 0.5 pF. 
[09/09 14:57:52     42s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/09 14:57:52     42s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1554.9M
[09/09 14:57:52     42s] Deleted 0 physical inst  (cell - / prefix -).
[09/09 14:57:52     42s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1554.9M
[09/09 14:57:52     42s] INFO: #ExclusiveGroups=0
[09/09 14:57:52     42s] INFO: There are no Exclusive Groups.
[09/09 14:57:52     42s] *** Starting "NanoPlace(TM) placement v#9 (mem=1554.9M)" ...
[09/09 14:57:52     42s] Wait...
[09/09 14:57:53     43s] *** Build Buffered Sizing Timing Model
[09/09 14:57:53     43s] (cpu=0:00:00.7 mem=1562.9M) ***
[09/09 14:57:53     43s] *** Build Virtual Sizing Timing Model
[09/09 14:57:53     43s] (cpu=0:00:00.8 mem=1562.9M) ***
[09/09 14:57:53     43s] No user-set net weight.
[09/09 14:57:53     43s] Net fanout histogram:
[09/09 14:57:53     43s] 2		: 4401 (51.9%) nets
[09/09 14:57:53     43s] 3		: 1989 (23.5%) nets
[09/09 14:57:53     43s] 4     -	14	: 2018 (23.8%) nets
[09/09 14:57:53     43s] 15    -	39	: 37 (0.4%) nets
[09/09 14:57:53     43s] 40    -	79	: 25 (0.3%) nets
[09/09 14:57:53     43s] 80    -	159	: 6 (0.1%) nets
[09/09 14:57:53     43s] 160   -	319	: 0 (0.0%) nets
[09/09 14:57:53     43s] 320   -	639	: 0 (0.0%) nets
[09/09 14:57:53     43s] 640   -	1279	: 2 (0.0%) nets
[09/09 14:57:53     43s] 1280  -	2559	: 0 (0.0%) nets
[09/09 14:57:53     43s] 2560  -	5119	: 0 (0.0%) nets
[09/09 14:57:53     43s] 5120+		: 0 (0.0%) nets
[09/09 14:57:53     43s] no activity file in design. spp won't run.
[09/09 14:57:53     43s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/09 14:57:53     43s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/09 14:57:53     43s] Define the scan chains before using this option.
[09/09 14:57:53     43s] Type 'man IMPSP-9042' for more detail.
[09/09 14:57:53     43s] z: 2, totalTracks: 1
[09/09 14:57:53     43s] z: 4, totalTracks: 1
[09/09 14:57:53     43s] z: 6, totalTracks: 1
[09/09 14:57:53     43s] z: 8, totalTracks: 1
[09/09 14:57:53     43s] # Building Cordic llgBox search-tree.
[09/09 14:57:53     43s] #std cell=7628 (0 fixed + 7628 movable) #buf cell=0 #inv cell=1072 #block=0 (0 floating + 0 preplaced)
[09/09 14:57:53     43s] #ioInst=0 #net=8478 #term=29320 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[09/09 14:57:53     43s] stdCell: 7628 single + 0 double + 0 multi
[09/09 14:57:53     43s] Total standard cell length = 17.8361 (mm), area = 0.0305 (mm^2)
[09/09 14:57:53     43s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1562.9M
[09/09 14:57:53     43s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1562.9M
[09/09 14:57:53     43s] Core basic site is CoreSite
[09/09 14:57:53     43s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 14:57:53     43s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1562.9M
[09/09 14:57:53     43s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1595.0M
[09/09 14:57:53     43s] Use non-trimmed site array because memory saving is not enough.
[09/09 14:57:53     43s] SiteArray: non-trimmed site array dimensions = 114 x 985
[09/09 14:57:53     43s] SiteArray: use 466,944 bytes
[09/09 14:57:53     43s] SiteArray: current memory after site array memory allocation 1595.4M
[09/09 14:57:53     43s] SiteArray: FP blocked sites are writable
[09/09 14:57:53     43s] Estimated cell power/ground rail width = 0.160 um
[09/09 14:57:53     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 14:57:53     43s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF: Starting pre-place ADS at level 1, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1595.4M
[09/09 14:57:53     43s] ADSU 0.794 -> 0.798. GS 13.680
[09/09 14:57:53     43s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1595.4M
[09/09 14:57:53     43s] Average module density = 0.798.
[09/09 14:57:53     43s] Density for the design = 0.798.
[09/09 14:57:53     43s]        = stdcell_area 89181 sites (30500 um^2) / alloc_area 111814 sites (38240 um^2).
[09/09 14:57:53     43s] Pin Density = 0.2611.
[09/09 14:57:53     43s]             = total # of pins 29320 / total area 112290.
[09/09 14:57:53     43s] OPERPROF: Starting spMPad at level 1, MEM:1546.4M
[09/09 14:57:53     43s] OPERPROF:   Starting spContextMPad at level 2, MEM:1546.4M
[09/09 14:57:53     43s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1546.4M
[09/09 14:57:53     43s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1546.4M
[09/09 14:57:53     43s] Initial padding reaches pin density 0.500 for top
[09/09 14:57:53     43s] InitPadU 0.798 -> 0.874 for top
[09/09 14:57:53     43s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1546.4M
[09/09 14:57:53     43s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1546.4M
[09/09 14:57:53     43s] === lastAutoLevel = 8 
[09/09 14:57:53     43s] OPERPROF: Starting spInitNetWt at level 1, MEM:1546.4M
[09/09 14:57:53     43s] no activity file in design. spp won't run.
[09/09 14:57:53     43s] [spp] 0
[09/09 14:57:53     43s] [adp] 0:1:1:3
[09/09 14:57:53     44s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.420, REAL:0.415, MEM:1577.9M
[09/09 14:57:53     44s] Clock gating cells determined by native netlist tracing.
[09/09 14:57:53     44s] no activity file in design. spp won't run.
[09/09 14:57:53     44s] no activity file in design. spp won't run.
[09/09 14:57:53     44s] Effort level <high> specified for reg2reg path_group
[09/09 14:57:53     44s] OPERPROF: Starting npMain at level 1, MEM:1580.9M
[09/09 14:57:54     44s] OPERPROF:   Starting npPlace at level 2, MEM:1587.9M
[09/09 14:57:54     44s] Iteration  1: Total net bbox = 6.554e-10 (1.59e-10 4.96e-10)
[09/09 14:57:54     44s]               Est.  stn bbox = 6.901e-10 (1.68e-10 5.23e-10)
[09/09 14:57:54     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.9M
[09/09 14:57:54     44s] Iteration  2: Total net bbox = 6.554e-10 (1.59e-10 4.96e-10)
[09/09 14:57:54     44s]               Est.  stn bbox = 6.901e-10 (1.68e-10 5.23e-10)
[09/09 14:57:54     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.9M
[09/09 14:57:54     44s] exp_mt_sequential is set from setPlaceMode option to 1
[09/09 14:57:54     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/09 14:57:54     44s] place_exp_mt_interval set to default 32
[09/09 14:57:54     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/09 14:57:54     44s] Iteration  3: Total net bbox = 2.898e+02 (1.65e+02 1.24e+02)
[09/09 14:57:54     44s]               Est.  stn bbox = 3.506e+02 (2.03e+02 1.47e+02)
[09/09 14:57:54     44s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1615.5M
[09/09 14:57:54     44s] Total number of setup views is 1.
[09/09 14:57:54     44s] Total number of active setup views is 1.
[09/09 14:57:54     44s] Active setup views:
[09/09 14:57:54     44s]     BEST
[09/09 14:57:55     45s] Iteration  4: Total net bbox = 5.057e+04 (2.14e+04 2.92e+04)
[09/09 14:57:55     45s]               Est.  stn bbox = 6.143e+04 (2.51e+04 3.63e+04)
[09/09 14:57:55     45s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1615.5M
[09/09 14:57:56     46s] Iteration  5: Total net bbox = 6.766e+04 (3.43e+04 3.34e+04)
[09/09 14:57:56     46s]               Est.  stn bbox = 8.351e+04 (4.13e+04 4.22e+04)
[09/09 14:57:56     46s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1615.5M
[09/09 14:57:56     46s] OPERPROF:   Finished npPlace at level 2, CPU:1.770, REAL:1.761, MEM:1615.5M
[09/09 14:57:56     46s] OPERPROF: Finished npMain at level 1, CPU:1.790, REAL:2.780, MEM:1615.5M
[09/09 14:57:56     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1615.5M
[09/09 14:57:56     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 14:57:56     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1615.5M
[09/09 14:57:56     46s] OPERPROF: Starting npMain at level 1, MEM:1615.5M
[09/09 14:57:56     46s] OPERPROF:   Starting npPlace at level 2, MEM:1615.5M
[09/09 14:57:57     46s] Iteration  6: Total net bbox = 7.073e+04 (3.60e+04 3.47e+04)
[09/09 14:57:57     46s]               Est.  stn bbox = 8.792e+04 (4.39e+04 4.40e+04)
[09/09 14:57:57     46s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1615.5M
[09/09 14:57:57     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.850, REAL:0.844, MEM:1615.5M
[09/09 14:57:57     46s] OPERPROF: Finished npMain at level 1, CPU:0.880, REAL:0.874, MEM:1615.5M
[09/09 14:57:57     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1615.5M
[09/09 14:57:57     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 14:57:57     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:57:57     46s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1615.5M
[09/09 14:57:57     46s] Starting Early Global Route rough congestion estimation: mem = 1615.5M
[09/09 14:57:57     46s] (I)       Started Import and model ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Create place DB ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Import place data ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read instances and placement ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Create route DB ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       == Non-default Options ==
[09/09 14:57:57     46s] (I)       Print mode                                         : 2
[09/09 14:57:57     46s] (I)       Stop if highly congested                           : false
[09/09 14:57:57     46s] (I)       Maximum routing layer                              : 11
[09/09 14:57:57     46s] (I)       Assign partition pins                              : false
[09/09 14:57:57     46s] (I)       Support large GCell                                : true
[09/09 14:57:57     46s] (I)       Number of threads                                  : 1
[09/09 14:57:57     46s] (I)       Number of rows per GCell                           : 8
[09/09 14:57:57     46s] (I)       Max num rows per GCell                             : 32
[09/09 14:57:57     46s] (I)       Method to set GCell size                           : row
[09/09 14:57:57     46s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 14:57:57     46s] (I)       Started Import route data (1T) ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Use row-based GCell size
[09/09 14:57:57     46s] (I)       Use row-based GCell align
[09/09 14:57:57     46s] (I)       GCell unit size   : 3420
[09/09 14:57:57     46s] (I)       GCell multiplier  : 8
[09/09 14:57:57     46s] (I)       GCell row height  : 3420
[09/09 14:57:57     46s] (I)       Actual row height : 3420
[09/09 14:57:57     46s] (I)       GCell align ref   : 10000 10260
[09/09 14:57:57     46s] [NR-eGR] Track table information for default rule: 
[09/09 14:57:57     46s] [NR-eGR] M1 has no routable track
[09/09 14:57:57     46s] [NR-eGR] M2 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M3 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M4 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M5 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M6 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M7 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M8 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M9 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M10 has single uniform track structure
[09/09 14:57:57     46s] [NR-eGR] M11 has single uniform track structure
[09/09 14:57:57     46s] (I)       ========================== Default via ===========================
[09/09 14:57:57     46s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:57     46s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 14:57:57     46s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:57     46s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 14:57:57     46s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 14:57:57     46s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 14:57:57     46s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 14:57:57     46s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 14:57:57     46s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 14:57:57     46s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 14:57:57     46s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 14:57:57     46s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 14:57:57     46s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 14:57:57     46s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:57     46s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read routing blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read instance blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read PG blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] Read 821 PG shapes
[09/09 14:57:57     46s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read boundary cut boxes ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] #Routing Blockages  : 0
[09/09 14:57:57     46s] [NR-eGR] #Instance Blockages : 0
[09/09 14:57:57     46s] [NR-eGR] #PG Blockages       : 821
[09/09 14:57:57     46s] [NR-eGR] #Halo Blockages     : 0
[09/09 14:57:57     46s] [NR-eGR] #Boundary Blockages : 0
[09/09 14:57:57     46s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read blackboxes ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 14:57:57     46s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read prerouted ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 14:57:57     46s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read unlegalized nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] Read numTotalNets=8450  numIgnoredNets=0
[09/09 14:57:57     46s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Set up via pillars ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       early_global_route_priority property id does not exist.
[09/09 14:57:57     46s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Model blockages into capacity
[09/09 14:57:57     46s] (I)       Read Num Blocks=821  Num Prerouted Wires=0  Num CS=0
[09/09 14:57:57     46s] (I)       Started Initialize 3D capacity ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 14:57:57     46s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 14:57:57     46s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       -- layer congestion ratio --
[09/09 14:57:57     46s] (I)       Layer 1 : 0.100000
[09/09 14:57:57     46s] (I)       Layer 2 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 3 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 4 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 5 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 6 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 7 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 8 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 9 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 10 : 0.700000
[09/09 14:57:57     46s] (I)       Layer 11 : 0.700000
[09/09 14:57:57     46s] (I)       ----------------------------
[09/09 14:57:57     46s] (I)       Number of ignored nets                =      0
[09/09 14:57:57     46s] (I)       Number of connected nets              =      0
[09/09 14:57:57     46s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 14:57:57     46s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 14:57:57     46s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 14:57:57     46s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Read aux data ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Others data preparation ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 14:57:57     46s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Create route kernel ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Ndr track 0 does not exist
[09/09 14:57:57     46s] (I)       ---------------------Grid Graph Info--------------------
[09/09 14:57:57     46s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 14:57:57     46s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 14:57:57     46s] (I)       Site width          :   400  (dbu)
[09/09 14:57:57     46s] (I)       Row height          :  3420  (dbu)
[09/09 14:57:57     46s] (I)       GCell row height    :  3420  (dbu)
[09/09 14:57:57     46s] (I)       GCell width         : 27360  (dbu)
[09/09 14:57:57     46s] (I)       GCell height        : 27360  (dbu)
[09/09 14:57:57     46s] (I)       Grid                :    16    15    11
[09/09 14:57:57     46s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 14:57:57     46s] (I)       Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[09/09 14:57:57     46s] (I)       Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[09/09 14:57:57     46s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 14:57:57     46s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 14:57:57     46s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 14:57:57     46s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 14:57:57     46s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 14:57:57     46s] (I)       Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[09/09 14:57:57     46s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 14:57:57     46s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 14:57:57     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 14:57:57     46s] (I)       --------------------------------------------------------
[09/09 14:57:57     46s] 
[09/09 14:57:57     46s] [NR-eGR] ============ Routing rule table ============
[09/09 14:57:57     46s] [NR-eGR] Rule id: 0  Nets: 8450 
[09/09 14:57:57     46s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 14:57:57     46s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 14:57:57     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:57:57     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:57:57     46s] [NR-eGR] ========================================
[09/09 14:57:57     46s] [NR-eGR] 
[09/09 14:57:57     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer2 : = 165 / 15525 (1.06%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer3 : = 118 / 17280 (0.68%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer4 : = 165 / 15525 (1.06%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer5 : = 118 / 17280 (0.68%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer6 : = 165 / 15525 (1.06%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer7 : = 1726 / 17280 (9.99%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer8 : = 1500 / 15525 (9.66%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer9 : = 0 / 17280 (0.00%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer10 : = 0 / 6195 (0.00%)
[09/09 14:57:57     46s] (I)       blocked tracks on layer11 : = 0 / 6896 (0.00%)
[09/09 14:57:57     46s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Reset routing kernel
[09/09 14:57:57     46s] (I)       Started Initialization ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       numLocalWires=30677  numGlobalNetBranches=8137  numLocalNetBranches=7221
[09/09 14:57:57     46s] (I)       totalPins=29222  totalGlobalPin=9056 (30.99%)
[09/09 14:57:57     46s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Generate topology ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       total 2D Cap : 141066 = (74319 H, 66747 V)
[09/09 14:57:57     46s] (I)       
[09/09 14:57:57     46s] (I)       ============  Phase 1a Route ============
[09/09 14:57:57     46s] (I)       Started Phase 1a ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Pattern routing (1T) ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 14:57:57     46s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Usage: 6037 = (3070 H, 2967 V) = (4.13% H, 4.45% V) = (4.200e+04um H, 4.059e+04um V)
[09/09 14:57:57     46s] (I)       Started Add via demand to 2D ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       
[09/09 14:57:57     46s] (I)       ============  Phase 1b Route ============
[09/09 14:57:57     46s] (I)       Started Phase 1b ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Usage: 6037 = (3070 H, 2967 V) = (4.13% H, 4.45% V) = (4.200e+04um H, 4.059e+04um V)
[09/09 14:57:57     46s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/09 14:57:57     46s] 
[09/09 14:57:57     46s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] (I)       Started Export 2D cong map ( Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 14:57:57     46s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:57     46s] Finished Early Global Route rough congestion estimation: mem = 1615.5M
[09/09 14:57:57     46s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.027, MEM:1615.5M
[09/09 14:57:57     46s] earlyGlobalRoute rough estimation gcell size 8 row height
[09/09 14:57:57     46s] OPERPROF: Starting CDPad at level 1, MEM:1615.5M
[09/09 14:57:57     46s] CDPadU 0.874 -> 0.874. R=0.798, N=7628, GS=13.680
[09/09 14:57:57     46s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.011, MEM:1615.5M
[09/09 14:57:57     46s] OPERPROF: Starting npMain at level 1, MEM:1615.5M
[09/09 14:57:57     47s] OPERPROF:   Starting npPlace at level 2, MEM:1615.5M
[09/09 14:57:57     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.011, MEM:1615.5M
[09/09 14:57:57     47s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.041, MEM:1615.5M
[09/09 14:57:57     47s] Global placement CDP skipped at cutLevel 7.
[09/09 14:57:57     47s] Iteration  7: Total net bbox = 7.261e+04 (3.71e+04 3.55e+04)
[09/09 14:57:57     47s]               Est.  stn bbox = 9.003e+04 (4.52e+04 4.49e+04)
[09/09 14:57:57     47s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1615.5M
[09/09 14:57:58     47s] 
[09/09 14:57:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 14:57:58     47s] TLC MultiMap info (StdDelay):
[09/09 14:57:58     47s]   : WORST + WORST + 1 + no RcCorner := 11.6ps
[09/09 14:57:58     47s]   : WORST + WORST + 1 + WORST := 22.4ps
[09/09 14:57:58     47s]   : BEST + BEST + 1 + no RcCorner := 3.8ps
[09/09 14:57:58     47s]   : BEST + BEST + 1 + BEST := 8.3ps
[09/09 14:57:58     47s]  Setting StdDelay to: 8.3ps
[09/09 14:57:58     47s] 
[09/09 14:57:58     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 14:57:58     47s] nrCritNet: 4.99% ( 423 / 8478 ) cutoffSlk: -184.1ps stdDelay: 8.3ps
[09/09 14:57:58     48s] nrCritNet: 1.98% ( 168 / 8478 ) cutoffSlk: -187.2ps stdDelay: 8.3ps
[09/09 14:57:58     48s] Iteration  8: Total net bbox = 7.532e+04 (3.85e+04 3.68e+04)
[09/09 14:57:58     48s]               Est.  stn bbox = 9.291e+04 (4.67e+04 4.63e+04)
[09/09 14:57:58     48s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1615.5M
[09/09 14:57:58     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1615.5M
[09/09 14:57:58     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 14:57:58     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:57:58     48s] OPERPROF: Starting npMain at level 1, MEM:1615.5M
[09/09 14:57:58     48s] OPERPROF:   Starting npPlace at level 2, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF:   Finished npPlace at level 2, CPU:1.060, REAL:1.053, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF: Finished npMain at level 1, CPU:1.090, REAL:1.087, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1615.5M
[09/09 14:57:59     49s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 14:57:59     49s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1615.5M
[09/09 14:57:59     49s] Starting Early Global Route rough congestion estimation: mem = 1615.5M
[09/09 14:57:59     49s] (I)       Started Import and model ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Create place DB ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Import place data ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read instances and placement ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Create route DB ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       == Non-default Options ==
[09/09 14:57:59     49s] (I)       Print mode                                         : 2
[09/09 14:57:59     49s] (I)       Stop if highly congested                           : false
[09/09 14:57:59     49s] (I)       Maximum routing layer                              : 11
[09/09 14:57:59     49s] (I)       Assign partition pins                              : false
[09/09 14:57:59     49s] (I)       Support large GCell                                : true
[09/09 14:57:59     49s] (I)       Number of threads                                  : 1
[09/09 14:57:59     49s] (I)       Number of rows per GCell                           : 4
[09/09 14:57:59     49s] (I)       Max num rows per GCell                             : 32
[09/09 14:57:59     49s] (I)       Method to set GCell size                           : row
[09/09 14:57:59     49s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 14:57:59     49s] (I)       Started Import route data (1T) ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Use row-based GCell size
[09/09 14:57:59     49s] (I)       Use row-based GCell align
[09/09 14:57:59     49s] (I)       GCell unit size   : 3420
[09/09 14:57:59     49s] (I)       GCell multiplier  : 4
[09/09 14:57:59     49s] (I)       GCell row height  : 3420
[09/09 14:57:59     49s] (I)       Actual row height : 3420
[09/09 14:57:59     49s] (I)       GCell align ref   : 10000 10260
[09/09 14:57:59     49s] [NR-eGR] Track table information for default rule: 
[09/09 14:57:59     49s] [NR-eGR] M1 has no routable track
[09/09 14:57:59     49s] [NR-eGR] M2 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M3 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M4 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M5 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M6 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M7 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M8 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M9 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M10 has single uniform track structure
[09/09 14:57:59     49s] [NR-eGR] M11 has single uniform track structure
[09/09 14:57:59     49s] (I)       ========================== Default via ===========================
[09/09 14:57:59     49s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:59     49s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 14:57:59     49s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:59     49s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 14:57:59     49s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 14:57:59     49s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 14:57:59     49s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 14:57:59     49s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 14:57:59     49s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 14:57:59     49s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 14:57:59     49s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 14:57:59     49s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 14:57:59     49s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 14:57:59     49s] (I)       +----+------------------+----------------------------------------+
[09/09 14:57:59     49s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read routing blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read instance blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read PG blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] Read 821 PG shapes
[09/09 14:57:59     49s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read boundary cut boxes ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] #Routing Blockages  : 0
[09/09 14:57:59     49s] [NR-eGR] #Instance Blockages : 0
[09/09 14:57:59     49s] [NR-eGR] #PG Blockages       : 821
[09/09 14:57:59     49s] [NR-eGR] #Halo Blockages     : 0
[09/09 14:57:59     49s] [NR-eGR] #Boundary Blockages : 0
[09/09 14:57:59     49s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read blackboxes ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 14:57:59     49s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read prerouted ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 14:57:59     49s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read unlegalized nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read nets ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 14:57:59     49s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Set up via pillars ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       early_global_route_priority property id does not exist.
[09/09 14:57:59     49s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Model blockages into capacity
[09/09 14:57:59     49s] (I)       Read Num Blocks=821  Num Prerouted Wires=0  Num CS=0
[09/09 14:57:59     49s] (I)       Started Initialize 3D capacity ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 14:57:59     49s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 14:57:59     49s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       -- layer congestion ratio --
[09/09 14:57:59     49s] (I)       Layer 1 : 0.100000
[09/09 14:57:59     49s] (I)       Layer 2 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 3 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 4 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 5 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 6 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 7 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 8 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 9 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 10 : 0.700000
[09/09 14:57:59     49s] (I)       Layer 11 : 0.700000
[09/09 14:57:59     49s] (I)       ----------------------------
[09/09 14:57:59     49s] (I)       Number of ignored nets                =      0
[09/09 14:57:59     49s] (I)       Number of connected nets              =      0
[09/09 14:57:59     49s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 14:57:59     49s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 14:57:59     49s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 14:57:59     49s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Read aux data ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Others data preparation ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 14:57:59     49s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Create route kernel ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Ndr track 0 does not exist
[09/09 14:57:59     49s] (I)       ---------------------Grid Graph Info--------------------
[09/09 14:57:59     49s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 14:57:59     49s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 14:57:59     49s] (I)       Site width          :   400  (dbu)
[09/09 14:57:59     49s] (I)       Row height          :  3420  (dbu)
[09/09 14:57:59     49s] (I)       GCell row height    :  3420  (dbu)
[09/09 14:57:59     49s] (I)       GCell width         : 13680  (dbu)
[09/09 14:57:59     49s] (I)       GCell height        : 13680  (dbu)
[09/09 14:57:59     49s] (I)       Grid                :    31    30    11
[09/09 14:57:59     49s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 14:57:59     49s] (I)       Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[09/09 14:57:59     49s] (I)       Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[09/09 14:57:59     49s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 14:57:59     49s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 14:57:59     49s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 14:57:59     49s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 14:57:59     49s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 14:57:59     49s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[09/09 14:57:59     49s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 14:57:59     49s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 14:57:59     49s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 14:57:59     49s] (I)       --------------------------------------------------------
[09/09 14:57:59     49s] 
[09/09 14:57:59     49s] [NR-eGR] ============ Routing rule table ============
[09/09 14:57:59     49s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 14:57:59     49s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 14:57:59     49s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 14:57:59     49s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:57:59     49s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:57:59     49s] [NR-eGR] ========================================
[09/09 14:57:59     49s] [NR-eGR] 
[09/09 14:57:59     49s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer2 : = 322 / 31050 (1.04%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer3 : = 118 / 33480 (0.35%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer4 : = 319 / 31050 (1.03%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer5 : = 118 / 33480 (0.35%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer6 : = 319 / 31050 (1.03%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer7 : = 3346 / 33480 (9.99%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer8 : = 3000 / 31050 (9.66%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer9 : = 0 / 33480 (0.00%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer10 : = 0 / 12390 (0.00%)
[09/09 14:57:59     49s] (I)       blocked tracks on layer11 : = 0 / 13361 (0.00%)
[09/09 14:57:59     49s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Reset routing kernel
[09/09 14:57:59     49s] (I)       Started Initialization ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       numLocalWires=23105  numGlobalNetBranches=7076  numLocalNetBranches=4498
[09/09 14:57:59     49s] (I)       totalPins=29318  totalGlobalPin=14389 (49.08%)
[09/09 14:57:59     49s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Generate topology ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       total 2D Cap : 277436 = (143910 H, 133526 V)
[09/09 14:57:59     49s] (I)       
[09/09 14:57:59     49s] (I)       ============  Phase 1a Route ============
[09/09 14:57:59     49s] (I)       Started Phase 1a ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Pattern routing (1T) ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 14:57:59     49s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Usage: 12314 = (6362 H, 5952 V) = (4.42% H, 4.46% V) = (4.352e+04um H, 4.071e+04um V)
[09/09 14:57:59     49s] (I)       Started Add via demand to 2D ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       
[09/09 14:57:59     49s] (I)       ============  Phase 1b Route ============
[09/09 14:57:59     49s] (I)       Started Phase 1b ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Usage: 12314 = (6362 H, 5952 V) = (4.42% H, 4.46% V) = (4.352e+04um H, 4.071e+04um V)
[09/09 14:57:59     49s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/09 14:57:59     49s] 
[09/09 14:57:59     49s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] (I)       Started Export 2D cong map ( Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 14:57:59     49s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.52 MB )
[09/09 14:57:59     49s] Finished Early Global Route rough congestion estimation: mem = 1615.5M
[09/09 14:57:59     49s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.031, MEM:1615.5M
[09/09 14:57:59     49s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/09 14:57:59     49s] OPERPROF: Starting CDPad at level 1, MEM:1615.5M
[09/09 14:57:59     49s] CDPadU 0.874 -> 0.875. R=0.797, N=7628, GS=6.840
[09/09 14:57:59     49s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.013, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF: Starting npMain at level 1, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF:   Starting npPlace at level 2, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.012, MEM:1615.5M
[09/09 14:57:59     49s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.047, MEM:1615.5M
[09/09 14:57:59     49s] Global placement CDP skipped at cutLevel 9.
[09/09 14:57:59     49s] Iteration  9: Total net bbox = 7.422e+04 (3.83e+04 3.59e+04)
[09/09 14:57:59     49s]               Est.  stn bbox = 9.223e+04 (4.68e+04 4.54e+04)
[09/09 14:57:59     49s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1615.5M
[09/09 14:58:00     50s] nrCritNet: 4.99% ( 423 / 8478 ) cutoffSlk: -179.4ps stdDelay: 8.3ps
[09/09 14:58:01     50s] nrCritNet: 1.96% ( 166 / 8478 ) cutoffSlk: -175.4ps stdDelay: 8.3ps
[09/09 14:58:01     50s] Iteration 10: Total net bbox = 7.702e+04 (3.97e+04 3.73e+04)
[09/09 14:58:01     50s]               Est.  stn bbox = 9.519e+04 (4.83e+04 4.69e+04)
[09/09 14:58:01     50s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1615.5M
[09/09 14:58:01     50s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1615.5M
[09/09 14:58:01     50s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 14:58:01     50s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:58:01     50s] OPERPROF: Starting npMain at level 1, MEM:1615.5M
[09/09 14:58:01     50s] OPERPROF:   Starting npPlace at level 2, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:   Finished npPlace at level 2, CPU:3.350, REAL:3.350, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF: Finished npMain at level 1, CPU:3.380, REAL:3.384, MEM:1615.5M
[09/09 14:58:04     53s] Iteration 11: Total net bbox = 8.185e+04 (4.23e+04 3.95e+04)
[09/09 14:58:04     53s]               Est.  stn bbox = 9.998e+04 (5.09e+04 4.90e+04)
[09/09 14:58:04     53s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1615.5M
[09/09 14:58:04     53s] [adp] clock
[09/09 14:58:04     53s] [adp] weight, nr nets, wire length
[09/09 14:58:04     53s] [adp]      0        1  399.186000
[09/09 14:58:04     53s] [adp] data
[09/09 14:58:04     53s] [adp] weight, nr nets, wire length
[09/09 14:58:04     53s] [adp]      0     8477  81530.970500
[09/09 14:58:04     53s] [adp] 0.000000|0.000000|0.000000
[09/09 14:58:04     53s] Iteration 12: Total net bbox = 8.185e+04 (4.23e+04 3.95e+04)
[09/09 14:58:04     53s]               Est.  stn bbox = 9.998e+04 (5.09e+04 4.90e+04)
[09/09 14:58:04     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.5M
[09/09 14:58:04     53s] *** cost = 8.185e+04 (4.23e+04 3.95e+04) (cpu for global=0:00:09.9) real=0:00:11.0***
[09/09 14:58:04     53s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[09/09 14:58:04     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:58:04     53s] Solver runtime cpu: 0:00:06.9 real: 0:00:06.8
[09/09 14:58:04     53s] Core Placement runtime cpu: 0:00:07.2 real: 0:00:08.0
[09/09 14:58:04     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 14:58:04     53s] Type 'man IMPSP-9025' for more detail.
[09/09 14:58:04     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1615.5M
[09/09 14:58:04     53s] z: 2, totalTracks: 1
[09/09 14:58:04     53s] z: 4, totalTracks: 1
[09/09 14:58:04     53s] z: 6, totalTracks: 1
[09/09 14:58:04     53s] z: 8, totalTracks: 1
[09/09 14:58:04     53s] #spOpts: mergeVia=F 
[09/09 14:58:04     53s] All LLGs are deleted
[09/09 14:58:04     53s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1615.5M
[09/09 14:58:04     53s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1615.5M
[09/09 14:58:04     53s] Core basic site is CoreSite
[09/09 14:58:04     54s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 14:58:04     54s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1615.5M
[09/09 14:58:04     54s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.005, MEM:1631.5M
[09/09 14:58:04     54s] Fast DP-INIT is on for default
[09/09 14:58:04     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 14:58:04     54s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:1631.5M
[09/09 14:58:04     54s] OPERPROF:       Starting CMU at level 4, MEM:1631.5M
[09/09 14:58:04     54s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1631.5M
[09/09 14:58:04     54s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1631.5M
[09/09 14:58:04     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1631.5MB).
[09/09 14:58:04     54s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.025, MEM:1631.5M
[09/09 14:58:04     54s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.025, MEM:1631.5M
[09/09 14:58:04     54s] TDRefine: refinePlace mode is spiral
[09/09 14:58:04     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19208.1
[09/09 14:58:04     54s] OPERPROF: Starting RefinePlace at level 1, MEM:1631.5M
[09/09 14:58:04     54s] *** Starting refinePlace (0:00:54.0 mem=1631.5M) ***
[09/09 14:58:04     54s] Total net bbox length = 8.192e+04 (4.237e+04 3.955e+04) (ext = 5.890e+02)
[09/09 14:58:04     54s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 14:58:04     54s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1631.5M
[09/09 14:58:04     54s] Starting refinePlace ...
[09/09 14:58:04     54s] ** Cut row section cpu time 0:00:00.0.
[09/09 14:58:04     54s]    Spread Effort: high, standalone mode, useDDP on.
[09/09 14:58:04     54s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1631.5MB) @(0:00:54.0 - 0:00:54.1).
[09/09 14:58:04     54s] Move report: preRPlace moves 7628 insts, mean move: 0.63 um, max move: 3.90 um 
[09/09 14:58:04     54s] 	Max move on inst (g98744): (88.75, 154.27) --> (89.60, 157.32)
[09/09 14:58:04     54s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: OAI222X1
[09/09 14:58:04     54s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 14:58:04     54s] Placement tweakage begins.
[09/09 14:58:04     54s] wire length = 1.018e+05
[09/09 14:58:04     54s] wire length = 1.007e+05
[09/09 14:58:04     54s] Placement tweakage ends.
[09/09 14:58:04     54s] Move report: tweak moves 1628 insts, mean move: 2.36 um, max move: 21.10 um 
[09/09 14:58:04     54s] 	Max move on inst (gen_pipe[2].Pipe_Xo_reg[2]): (93.20, 61.56) --> (89.20, 44.46)
[09/09 14:58:04     54s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1635.1MB) @(0:00:54.1 - 0:00:54.3).
[09/09 14:58:04     54s] 
[09/09 14:58:04     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 14:58:04     54s] Move report: legalization moves 111 insts, mean move: 1.16 um, max move: 10.46 um spiral
[09/09 14:58:04     54s] 	Max move on inst (g98732): (72.20, 150.48) --> (72.00, 160.74)
[09/09 14:58:04     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1635.1MB) @(0:00:54.3 - 0:00:54.4).
[09/09 14:58:04     54s] Move report: Detail placement moves 7628 insts, mean move: 1.04 um, max move: 21.28 um 
[09/09 14:58:04     54s] 	Max move on inst (gen_pipe[2].Pipe_Xo_reg[2]): (93.20, 61.74) --> (89.20, 44.46)
[09/09 14:58:04     54s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1635.1MB
[09/09 14:58:04     54s] Statistics of distance of Instance movement in refine placement:
[09/09 14:58:04     54s]   maximum (X+Y) =        21.28 um
[09/09 14:58:04     54s]   inst (gen_pipe[2].Pipe_Xo_reg[2]) with max move: (93.204, 61.736) -> (89.2, 44.46)
[09/09 14:58:04     54s]   mean    (X+Y) =         1.04 um
[09/09 14:58:04     54s] Summary Report:
[09/09 14:58:04     54s] Instances move: 7628 (out of 7628 movable)
[09/09 14:58:04     54s] Instances flipped: 0
[09/09 14:58:04     54s] Mean displacement: 1.04 um
[09/09 14:58:04     54s] Max displacement: 21.28 um (Instance: gen_pipe[2].Pipe_Xo_reg[2]) (93.204, 61.736) -> (89.2, 44.46)
[09/09 14:58:04     54s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFX4
[09/09 14:58:04     54s] Total instances moved : 7628
[09/09 14:58:04     54s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.381, MEM:1635.1M
[09/09 14:58:04     54s] Total net bbox length = 8.211e+04 (4.205e+04 4.006e+04) (ext = 5.941e+02)
[09/09 14:58:04     54s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1635.1MB
[09/09 14:58:04     54s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1635.1MB) @(0:00:54.0 - 0:00:54.4).
[09/09 14:58:04     54s] *** Finished refinePlace (0:00:54.4 mem=1635.1M) ***
[09/09 14:58:04     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19208.1
[09/09 14:58:04     54s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.389, MEM:1635.1M
[09/09 14:58:04     54s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1635.1M
[09/09 14:58:04     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.1M
[09/09 14:58:04     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1635.1M
[09/09 14:58:04     54s] All LLGs are deleted
[09/09 14:58:04     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.1M
[09/09 14:58:04     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1635.1M
[09/09 14:58:04     54s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1626.1M
[09/09 14:58:04     54s] *** End of Placement (cpu=0:00:11.6, real=0:00:12.0, mem=1626.1M) ***
[09/09 14:58:04     54s] z: 2, totalTracks: 1
[09/09 14:58:04     54s] z: 4, totalTracks: 1
[09/09 14:58:04     54s] z: 6, totalTracks: 1
[09/09 14:58:04     54s] z: 8, totalTracks: 1
[09/09 14:58:04     54s] #spOpts: mergeVia=F 
[09/09 14:58:04     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1626.1M
[09/09 14:58:04     54s] Core basic site is CoreSite
[09/09 14:58:04     54s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 14:58:04     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1626.1M
[09/09 14:58:04     54s] Fast DP-INIT is on for default
[09/09 14:58:04     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 14:58:04     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1626.1M
[09/09 14:58:04     54s] default core: bins with density > 0.750 = 70.83 % ( 102 / 144 )
[09/09 14:58:04     54s] Density distribution unevenness ratio = 3.965%
[09/09 14:58:04     54s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.1M
[09/09 14:58:04     54s] All LLGs are deleted
[09/09 14:58:04     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.1M
[09/09 14:58:04     54s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1626.1M
[09/09 14:58:04     54s] *** Free Virtual Timing Model ...(mem=1626.1M)
[09/09 14:58:04     54s] Starting IO pin assignment...
[09/09 14:58:04     54s] The design is not routed. Using placement based method for pin assignment.
[09/09 14:58:04     54s] Completed IO pin assignment.
[09/09 14:58:05     54s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 14:58:05     54s] Set Using Default Delay Limit as 101.
[09/09 14:58:05     54s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 14:58:05     54s] Set Default Net Delay as 0 ps.
[09/09 14:58:05     54s] Set Default Net Load as 0 pF. 
[09/09 14:58:05     54s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 14:58:05     54s] Effort level <high> specified for reg2reg_tmp.19208 path_group
[09/09 14:58:05     54s] #################################################################################
[09/09 14:58:05     54s] # Design Stage: PreRoute
[09/09 14:58:05     54s] # Design Name: Cordic
[09/09 14:58:05     54s] # Design Mode: 90nm
[09/09 14:58:05     54s] # Analysis Mode: MMMC Non-OCV 
[09/09 14:58:05     54s] # Parasitics Mode: No SPEF/RCDB 
[09/09 14:58:05     54s] # Signoff Settings: SI Off 
[09/09 14:58:05     54s] #################################################################################
[09/09 14:58:05     54s] Calculate delays in BcWc mode...
[09/09 14:58:05     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1614.6M, InitMEM = 1614.6M)
[09/09 14:58:05     54s] Start delay calculation (fullDC) (1 T). (MEM=1614.59)
[09/09 14:58:05     54s] End AAE Lib Interpolated Model. (MEM=1626.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 14:58:05     55s] Total number of fetched objects 8506
[09/09 14:58:05     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 14:58:05     55s] End delay calculation. (MEM=1657.8 CPU=0:00:00.4 REAL=0:00:00.0)
[09/09 14:58:05     55s] End delay calculation (fullDC). (MEM=1657.8 CPU=0:00:00.5 REAL=0:00:00.0)
[09/09 14:58:05     55s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1657.8M) ***
[09/09 14:58:05     55s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 14:58:05     55s] Set Using Default Delay Limit as 1000.
[09/09 14:58:05     55s] Set Default Net Delay as 1000 ps.
[09/09 14:58:05     55s] Set Default Net Load as 0.5 pF. 
[09/09 14:58:05     55s] Info: Disable timing driven in postCTS congRepair.
[09/09 14:58:05     55s] 
[09/09 14:58:05     55s] Starting congRepair ...
[09/09 14:58:05     55s] User Input Parameters:
[09/09 14:58:05     55s] - Congestion Driven    : On
[09/09 14:58:05     55s] - Timing Driven        : Off
[09/09 14:58:05     55s] - Area-Violation Based : On
[09/09 14:58:05     55s] - Start Rollback Level : -5
[09/09 14:58:05     55s] - Legalized            : On
[09/09 14:58:05     55s] - Window Based         : Off
[09/09 14:58:05     55s] - eDen incr mode       : Off
[09/09 14:58:05     55s] - Small incr mode      : Off
[09/09 14:58:05     55s] 
[09/09 14:58:05     55s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1648.3M
[09/09 14:58:05     55s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1648.3M
[09/09 14:58:05     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1648.3M
[09/09 14:58:05     55s] Starting Early Global Route congestion estimation: mem = 1648.3M
[09/09 14:58:05     55s] (I)       Started Import and model ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Create place DB ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Import place data ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read instances and placement ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read nets ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Create route DB ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       == Non-default Options ==
[09/09 14:58:05     55s] (I)       Maximum routing layer                              : 11
[09/09 14:58:05     55s] (I)       Number of threads                                  : 1
[09/09 14:58:05     55s] (I)       Use non-blocking free Dbs wires                    : false
[09/09 14:58:05     55s] (I)       Method to set GCell size                           : row
[09/09 14:58:05     55s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 14:58:05     55s] (I)       Started Import route data (1T) ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Use row-based GCell size
[09/09 14:58:05     55s] (I)       Use row-based GCell align
[09/09 14:58:05     55s] (I)       GCell unit size   : 3420
[09/09 14:58:05     55s] (I)       GCell multiplier  : 1
[09/09 14:58:05     55s] (I)       GCell row height  : 3420
[09/09 14:58:05     55s] (I)       Actual row height : 3420
[09/09 14:58:05     55s] (I)       GCell align ref   : 10000 10260
[09/09 14:58:05     55s] [NR-eGR] Track table information for default rule: 
[09/09 14:58:05     55s] [NR-eGR] M1 has no routable track
[09/09 14:58:05     55s] [NR-eGR] M2 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M3 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M4 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M5 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M6 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M7 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M8 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M9 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M10 has single uniform track structure
[09/09 14:58:05     55s] [NR-eGR] M11 has single uniform track structure
[09/09 14:58:05     55s] (I)       ========================== Default via ===========================
[09/09 14:58:05     55s] (I)       +----+------------------+----------------------------------------+
[09/09 14:58:05     55s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 14:58:05     55s] (I)       +----+------------------+----------------------------------------+
[09/09 14:58:05     55s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 14:58:05     55s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 14:58:05     55s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 14:58:05     55s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 14:58:05     55s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 14:58:05     55s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 14:58:05     55s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 14:58:05     55s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 14:58:05     55s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 14:58:05     55s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 14:58:05     55s] (I)       +----+------------------+----------------------------------------+
[09/09 14:58:05     55s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read routing blockages ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read instance blockages ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read PG blockages ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Read 821 PG shapes
[09/09 14:58:05     55s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read boundary cut boxes ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] [NR-eGR] #Routing Blockages  : 0
[09/09 14:58:05     55s] [NR-eGR] #Instance Blockages : 0
[09/09 14:58:05     55s] [NR-eGR] #PG Blockages       : 821
[09/09 14:58:05     55s] [NR-eGR] #Halo Blockages     : 0
[09/09 14:58:05     55s] [NR-eGR] #Boundary Blockages : 0
[09/09 14:58:05     55s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read blackboxes ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 14:58:05     55s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read prerouted ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 14:58:05     55s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read unlegalized nets ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read nets ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 14:58:05     55s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Set up via pillars ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       early_global_route_priority property id does not exist.
[09/09 14:58:05     55s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Model blockages into capacity
[09/09 14:58:05     55s] (I)       Read Num Blocks=821  Num Prerouted Wires=0  Num CS=0
[09/09 14:58:05     55s] (I)       Started Initialize 3D capacity ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 14:58:05     55s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 14:58:05     55s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       -- layer congestion ratio --
[09/09 14:58:05     55s] (I)       Layer 1 : 0.100000
[09/09 14:58:05     55s] (I)       Layer 2 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 3 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 4 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 5 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 6 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 7 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 8 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 9 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 10 : 0.700000
[09/09 14:58:05     55s] (I)       Layer 11 : 0.700000
[09/09 14:58:05     55s] (I)       ----------------------------
[09/09 14:58:05     55s] (I)       Number of ignored nets                =      0
[09/09 14:58:05     55s] (I)       Number of connected nets              =      0
[09/09 14:58:05     55s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 14:58:05     55s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 14:58:05     55s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 14:58:05     55s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Read aux data ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Others data preparation ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 14:58:05     55s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Create route kernel ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Ndr track 0 does not exist
[09/09 14:58:05     55s] (I)       ---------------------Grid Graph Info--------------------
[09/09 14:58:05     55s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 14:58:05     55s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 14:58:05     55s] (I)       Site width          :   400  (dbu)
[09/09 14:58:05     55s] (I)       Row height          :  3420  (dbu)
[09/09 14:58:05     55s] (I)       GCell row height    :  3420  (dbu)
[09/09 14:58:05     55s] (I)       GCell width         :  3420  (dbu)
[09/09 14:58:05     55s] (I)       GCell height        :  3420  (dbu)
[09/09 14:58:05     55s] (I)       Grid                :   121   120    11
[09/09 14:58:05     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 14:58:05     55s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 14:58:05     55s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 14:58:05     55s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 14:58:05     55s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 14:58:05     55s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 14:58:05     55s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 14:58:05     55s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 14:58:05     55s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 14:58:05     55s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 14:58:05     55s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 14:58:05     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 14:58:05     55s] (I)       --------------------------------------------------------
[09/09 14:58:05     55s] 
[09/09 14:58:05     55s] [NR-eGR] ============ Routing rule table ============
[09/09 14:58:05     55s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 14:58:05     55s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 14:58:05     55s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 14:58:05     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:58:05     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 14:58:05     55s] [NR-eGR] ========================================
[09/09 14:58:05     55s] [NR-eGR] 
[09/09 14:58:05     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer4 : = 1210 / 124200 (0.97%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer6 : = 1210 / 124200 (0.97%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer7 : = 12848 / 130680 (9.83%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer8 : = 11600 / 124200 (9.34%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 14:58:05     55s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 14:58:05     55s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Reset routing kernel
[09/09 14:58:05     55s] (I)       Started Global Routing ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Initialization ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       totalPins=29320  totalGlobalPin=28617 (97.60%)
[09/09 14:58:05     55s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Net group 1 ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Generate topology ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       total 2D Cap : 1095579 = (561792 H, 533787 V)
[09/09 14:58:05     55s] [NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 11]
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1a Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1a ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Pattern routing (1T) ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 14:58:05     55s] (I)       Started Add via demand to 2D ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1b Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1b ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 14:58:05     55s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.611226e+04um
[09/09 14:58:05     55s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 14:58:05     55s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 14:58:05     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1c Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1c ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 14:58:05     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1d Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1d ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 14:58:05     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1e Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1e ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Route legalization ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 14:58:05     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.611226e+04um
[09/09 14:58:05     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] (I)       ============  Phase 1l Route ============
[09/09 14:58:05     55s] (I)       Started Phase 1l ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Started Layer assignment (1T) ( Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.29 MB )
[09/09 14:58:05     55s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Clean cong LA ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 14:58:05     55s] (I)       Layer  2:     122840     34579         0           0      123111    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer  3:     129423     28733         0           0      129600    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer  4:     122837      2272         0           0      123111    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer  5:     129424       124         0           0      129600    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer  6:     122837         0         0           0      123111    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer  7:     116944         0         0        8280      121320    ( 6.39%) 
[09/09 14:58:05     55s] (I)       Layer  8:     111711         0         0        7797      115313    ( 6.33%) 
[09/09 14:58:05     55s] (I)       Layer  9:     129600         0         0           0      129600    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Layer 10:      49147         0         0         406       48837    ( 0.82%) 
[09/09 14:58:05     55s] (I)       Layer 11:      51720         0         0           0       51840    ( 0.00%) 
[09/09 14:58:05     55s] (I)       Total:       1086483     65708         0       16483     1095443    ( 1.48%) 
[09/09 14:58:05     55s] (I)       
[09/09 14:58:05     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 14:58:05     55s] [NR-eGR]                        OverCon            
[09/09 14:58:05     55s] [NR-eGR]                         #Gcell     %Gcell
[09/09 14:58:05     55s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 14:58:05     55s] [NR-eGR] ----------------------------------------------
[09/09 14:58:05     55s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR] ----------------------------------------------
[09/09 14:58:05     55s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 14:58:05     55s] [NR-eGR] 
[09/09 14:58:05     55s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Export 3D cong map ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       total 2D Cap : 1095936 = (561915 H, 534021 V)
[09/09 14:58:05     55s] (I)       Started Export 2D cong map ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 14:58:05     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 14:58:05     55s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1656.3M
[09/09 14:58:05     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.073, MEM:1656.3M
[09/09 14:58:05     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:1656.3M
[09/09 14:58:05     55s] [hotspot] +------------+---------------+---------------+
[09/09 14:58:05     55s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 14:58:05     55s] [hotspot] +------------+---------------+---------------+
[09/09 14:58:05     55s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 14:58:05     55s] [hotspot] +------------+---------------+---------------+
[09/09 14:58:05     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 14:58:05     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 14:58:05     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1656.3M
[09/09 14:58:05     55s] Skipped repairing congestion.
[09/09 14:58:05     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1656.3M
[09/09 14:58:05     55s] Starting Early Global Route wiring: mem = 1656.3M
[09/09 14:58:05     55s] (I)       Started Free existing wires ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       ============= Track Assignment ============
[09/09 14:58:05     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Track Assignment (1T) ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 14:58:05     55s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Run Multi-thread track assignment
[09/09 14:58:05     55s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Export ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Started Export DB wires ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Started Export all nets ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Started Set wire vias ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 14:58:05     55s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[09/09 14:58:05     55s] [NR-eGR]     M2  (2V) length: 4.761590e+04um, number of vias: 43350
[09/09 14:58:05     55s] [NR-eGR]     M3  (3H) length: 5.018795e+04um, number of vias: 906
[09/09 14:58:05     55s] [NR-eGR]     M4  (4V) length: 3.929785e+03um, number of vias: 35
[09/09 14:58:05     55s] [NR-eGR]     M5  (5H) length: 2.126500e+02um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 14:58:05     55s] [NR-eGR] Total length: 1.019463e+05um, number of vias: 73541
[09/09 14:58:05     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 14:58:05     55s] [NR-eGR] Total eGR-routed clock nets wire length: 3.690085e+03um 
[09/09 14:58:05     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 14:58:05     55s] (I)       Started Update net boxes ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Update timing ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Started Postprocess design ( Curr Mem: 1656.29 MB )
[09/09 14:58:05     55s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1592.29 MB )
[09/09 14:58:05     55s] Early Global Route wiring runtime: 0.09 seconds, mem = 1592.3M
[09/09 14:58:05     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.093, MEM:1592.3M
[09/09 14:58:05     55s] Tdgp not successfully inited but do clear! skip clearing
[09/09 14:58:05     55s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[09/09 14:58:05     55s] *** Finishing placeDesign default flow ***
[09/09 14:58:05     55s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1586.3M **
[09/09 14:58:05     55s] Tdgp not successfully inited but do clear! skip clearing
[09/09 14:58:06     55s] 
[09/09 14:58:06     55s] *** Summary of all messages that are not suppressed in this session:
[09/09 14:58:06     55s] Severity  ID               Count  Summary                                  
[09/09 14:58:06     55s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/09 14:58:06     55s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 14:58:06     55s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/09 14:58:06     55s] *** Message Summary: 4 warning(s), 0 error(s)
[09/09 14:58:06     55s] 
[09/09 14:58:46     62s] <CMD> zoomBox -72.27950 33.52650 276.47850 196.60900
[09/09 14:58:49     63s] <CMD> zoomBox -108.52850 14.37050 301.77500 206.23250
[09/09 14:58:50     63s] <CMD> zoomBox -151.17450 -8.16550 331.53550 217.55450
[09/09 14:59:17     68s] <CMD> extractRC
[09/09 14:59:17     68s] Extraction called for design 'Cordic' of instances=7628 and nets=8568 using extraction engine 'preRoute' .
[09/09 14:59:17     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 14:59:17     68s] Type 'man IMPEXT-3530' for more detail.
[09/09 14:59:17     68s] PreRoute RC Extraction called for design Cordic.
[09/09 14:59:17     68s] RC Extraction called in multi-corner(2) mode.
[09/09 14:59:17     68s] RCMode: PreRoute
[09/09 14:59:17     68s]       RC Corner Indexes            0       1   
[09/09 14:59:17     68s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 14:59:17     68s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 14:59:17     68s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 14:59:17     68s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 14:59:17     68s] Shrink Factor                : 0.90000
[09/09 14:59:17     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 14:59:17     68s] Using capacitance table file ...
[09/09 14:59:17     68s] LayerId::1 widthSet size::4
[09/09 14:59:17     68s] LayerId::2 widthSet size::4
[09/09 14:59:17     68s] LayerId::3 widthSet size::4
[09/09 14:59:17     68s] LayerId::4 widthSet size::4
[09/09 14:59:17     68s] LayerId::5 widthSet size::4
[09/09 14:59:17     68s] LayerId::6 widthSet size::4
[09/09 14:59:17     68s] LayerId::7 widthSet size::5
[09/09 14:59:17     68s] LayerId::8 widthSet size::5
[09/09 14:59:17     68s] LayerId::9 widthSet size::5
[09/09 14:59:17     68s] LayerId::10 widthSet size::4
[09/09 14:59:17     68s] LayerId::11 widthSet size::3
[09/09 14:59:17     68s] Updating RC grid for preRoute extraction ...
[09/09 14:59:17     68s] eee: pegSigSF::1.070000
[09/09 14:59:17     68s] Initializing multi-corner capacitance tables ... 
[09/09 14:59:17     68s] Initializing multi-corner resistance tables ...
[09/09 14:59:17     68s] Creating RPSQ from WeeR and WRes ...
[09/09 14:59:17     68s] Creating RPSQ from WeeR and WRes ...
[09/09 14:59:18     68s] eee: l::1 avDens::0.112010 usedTrk::1451.651459 availTrk::12960.000000 sigTrk::1451.651459
[09/09 14:59:18     68s] eee: l::2 avDens::0.226179 usedTrk::2784.711403 availTrk::12312.000000 sigTrk::2784.711403
[09/09 14:59:18     68s] eee: l::3 avDens::0.219961 usedTrk::2949.682464 availTrk::13410.000000 sigTrk::2949.682464
[09/09 14:59:18     68s] eee: l::4 avDens::0.020209 usedTrk::229.811990 availTrk::11371.500000 sigTrk::229.811990
[09/09 14:59:18     68s] eee: l::5 avDens::0.006909 usedTrk::12.435673 availTrk::1800.000000 sigTrk::12.435673
[09/09 14:59:18     68s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:59:18     68s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 14:59:18     68s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 14:59:18     68s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:59:18     68s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:59:18     68s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 14:59:18     68s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 14:59:18     68s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 14:59:18     68s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.040634 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 14:59:18     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1603.555M)
[09/09 14:59:28     70s] <CMD> add_ndr -width (Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14) -spacing (Metal3 0.14 Metal4 0.14 Meta15 0.14 Meta16 0.14) -name 2w2s
[09/09 14:59:28     70s] 
[09/09 14:59:28     70s] Usage: add_ndr [-help] [-add_via <string>] [-exclude_backside_via]
[09/09 14:59:28     70s]                [-generate_via] [-hard_spacing] [-init <string>]
[09/09 14:59:28     70s]                [-min_cut <string>] [-use_via_cut_class <string>] [-via <string>] { -name <ruleName> } [-width <string> | -width_multiplier <string>] [-spacing <string> | -spacing_multiplier <string>]
[09/09 14:59:28     70s] 
[09/09 14:59:28     70s] **ERROR: (IMPTCM-48):	"Metal4" is not a legal option for command "add_ndr". Either the current option or an option prior to it is not specified correctly.

[09/09 15:00:30     82s] <CMD> add_ndr -width {Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -spacing {Metal3 0.14 Metal4 0.14 Meta15 0.14 Meta16 0.14} -name 2w2s
[09/09 15:00:30     82s] **ERROR: (IMPSYC-1977):	Cannot find layer 'Metal3' used with the -width option for command add_ndr. You must change it to a legal layer name. You can see all the legal names with 'dbGet head.layers.extName' or the abbreviated names with 'dbGet head.layers.name'. Note that the name is case sensitive.

[09/09 15:02:01     98s] <CMD> add_ndr -width {Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -spacing {Metal3 0.14 Metal4 0.14 Meta15 0.14 Meta16 0.14} -name 2w2s
[09/09 15:02:01     98s] **ERROR: (IMPSYC-1977):	Cannot find layer 'Metal3' used with the -width option for command add_ndr. You must change it to a legal layer name. You can see all the legal names with 'dbGet head.layers.extName' or the abbreviated names with 'dbGet head.layers.name'. Note that the name is case sensitive.

[09/09 15:02:04     99s] <CMD> add_ndr -width (M3 0.14 M4 0.14 M5 0.14 M6 0.14) -spacing (M3 0.14 M4 0.14 M5 0.14 M6 0.14) -name 2w2s
[09/09 15:02:04     99s] 
[09/09 15:02:04     99s] Usage: add_ndr [-help] [-add_via <string>] [-exclude_backside_via] [-generate_via] [-hard_spacing] [-init <string>] [-min_cut <string>] [-use_via_cut_class <string>]
[09/09 15:02:04     99s]                [-via <string>] { -name <ruleName> } [-width <string> | -width_multiplier <string>] [-spacing <string> | -spacing_multiplier <string>]
[09/09 15:02:04     99s] 
[09/09 15:02:04     99s] **ERROR: (IMPTCM-48):	"M4" is not a legal option for command "add_ndr". Either the current option or an option prior to it is not specified correctly.

[09/09 15:02:23    102s] <CMD> add_ndr -width {M3 0.14 M4 0.14 M5 0.14 M6 0.14} -spacing {M3 0.14 M4 0.14 M5 0.14 M6 0.14} -name 2w2s
[09/09 15:02:23    102s] Start generating vias ...
[09/09 15:02:23    102s] Generating vias for nondefault rule 2w2s ...
[09/09 15:02:23    102s] Total 89 vias added to nondefault rule 2w2s
[09/09 15:02:23    102s] Via generation for nondefault rule 2w2s completed.
[09/09 15:02:23    102s] Via generation completed successfully.
[09/09 15:02:57    108s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer M3 -top_preferred_layer M6
[09/09 15:03:13    111s] ambiguous command name "set_ccopt": set_ccopt_preserved_clock_tree_port set_ccopt_property
[09/09 15:03:44    117s] <CMD> set_ccopt_property -route_type clkroute -net_type trunk
[09/09 15:04:16    122s] <CMD> set_ccopt_property -route_type clkroute net type leaf
[09/09 15:04:16    122s] 
[09/09 15:04:16    122s] Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>]
[09/09 15:04:16    122s]                           [-constraint_mode <name>] [-delay_corner <name>] [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>]
[09/09 15:04:16    122s]                           [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[09/09 15:04:16    122s] 
[09/09 15:04:16    122s] **ERROR: (IMPTCM-48):	"net" is not a legal option for command "set_ccopt_property". Either the current option or an option prior to it is not specified correctly.

[09/09 15:04:36    126s] <CMD> set_ccopt_property -route_type clkroute -net_type leaf
[09/09 15:05:03    130s] <CMD> set_ccopt_property buffer cells (CLKBUFX6 CLKBUFX12 CLKBUFX16 CLKBUFX8)
[09/09 15:05:03    130s] 
[09/09 15:05:03    130s] Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>]
[09/09 15:05:03    130s]                           [-constraint_mode <name>] [-delay_corner <name>] [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>]
[09/09 15:05:03    130s]                           [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[09/09 15:05:03    130s] 
[09/09 15:05:03    130s] **ERROR: (IMPTCM-48):	"(CLKBUFX6" is not a legal option for command "set_ccopt_property". Either the current option or an option prior to it is not specified correctly.

[09/09 15:06:16    145s] <CMD> set_ccopt_property buffer cells {CLKBUFX6 CLKBUFX12 CLKBUFX16 CLKBUFX8}
[09/09 15:06:16    145s] 
[09/09 15:06:16    145s] Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>]
[09/09 15:06:16    145s]                           [-constraint_mode <name>] [-delay_corner <name>] [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>]
[09/09 15:06:16    145s]                           [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[09/09 15:06:16    145s] 
[09/09 15:06:16    145s] **ERROR: (IMPTCM-48):	"CLKBUFX6 CLKBUFX12 CLKBUFX16 CLKBUFX8" is not a legal option for command "set_ccopt_property". Either the current option or an option prior to it is not specified correctly.

[09/09 15:06:42    150s] <CMD> set_ccopt_property -buffer_cells {CLKBUFX6 CLKBUFX12 CLKBUFX16 CLKBUFX8}
[09/09 15:07:20    156s] <CMD> set_ccopt_property -inverter_cells {CLKINVX3 CLKINVX4 CLKINVXG CLKINVX8 CLKINVX12 CLKINVX16}
[09/09 15:07:32    158s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[09/09 15:07:32    158s] Creating clock tree spec for modes (timing configs): constrain
[09/09 15:07:32    158s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/09 15:07:32    158s] Reset timing graph...
[09/09 15:07:32    158s] Ignoring AAE DB Resetting ...
[09/09 15:07:32    158s] Reset timing graph done.
[09/09 15:07:32    158s] Ignoring AAE DB Resetting ...
[09/09 15:07:32    158s] Analyzing clock structure...
[09/09 15:07:32    158s] Analyzing clock structure done.
[09/09 15:07:32    158s] Reset timing graph...
[09/09 15:07:32    158s] Ignoring AAE DB Resetting ...
[09/09 15:07:32    158s] Reset timing graph done.
[09/09 15:07:32    158s] Wrote: ccopt.spec
[09/09 15:07:42    160s] <CMD> get_ccopt_clock_trees
[09/09 15:07:42    160s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[09/09 15:07:42    160s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[09/09 15:07:42    160s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[09/09 15:07:42    160s] Extracting original clock gating for clk...
[09/09 15:07:42    160s]   clock_tree clk contains 844 sinks and 0 clock gates.
[09/09 15:07:42    160s]   Extraction for clk complete.
[09/09 15:07:42    160s] Extracting original clock gating for clk done.
[09/09 15:07:42    160s] <CMD> set_ccopt_property clock_period -pin clk 1
[09/09 15:07:42    160s] <CMD> create_ccopt_skew_group -name clk/constrain -sources clk -auto_sinks
[09/09 15:07:42    160s] The skew group clk/constrain was created. It contains 844 sinks and 1 sources.
[09/09 15:07:42    160s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constrain true
[09/09 15:07:42    160s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constrain clk
[09/09 15:07:42    160s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constrain constrain
[09/09 15:07:42    160s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constrain {BEST WORST}
[09/09 15:07:42    160s] <CMD> check_ccopt_clock_tree_convergence
[09/09 15:07:42    160s] Checking clock tree convergence...
[09/09 15:07:42    160s] Checking clock tree convergence done.
[09/09 15:07:42    160s] <CMD> get_ccopt_property auto_design_state_for_ilms
[09/09 15:07:51    162s] <CMD> ccopt_design -cts
[09/09 15:07:51    162s] #% Begin ccopt_design (date=09/09 15:07:51, mem=1271.4M)
[09/09 15:07:51    162s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:42.3/0:12:43.5 (0.2), mem = 1594.6M
[09/09 15:07:51    162s] Runtime...
[09/09 15:07:51    162s] **INFO: User's settings:
[09/09 15:07:51    162s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 15:07:51    162s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 15:07:51    162s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 15:07:51    162s] setNanoRouteMode -timingEngine                      {}
[09/09 15:07:51    162s] setExtractRCMode -engine                            preRoute
[09/09 15:07:51    162s] setDelayCalMode -engine                             aae
[09/09 15:07:51    162s] setDelayCalMode -ignoreNetLoad                      false
[09/09 15:07:51    162s] setPlaceMode -place_design_floorplan_mode           false
[09/09 15:07:51    162s] setPlaceMode -place_detail_check_route              false
[09/09 15:07:51    162s] setPlaceMode -place_detail_preserve_routing         true
[09/09 15:07:51    162s] setPlaceMode -place_detail_remove_affected_routing  false
[09/09 15:07:51    162s] setPlaceMode -place_detail_swap_eeq_cells           false
[09/09 15:07:51    162s] setPlaceMode -place_global_clock_gate_aware         true
[09/09 15:07:51    162s] setPlaceMode -place_global_cong_effort              auto
[09/09 15:07:51    162s] setPlaceMode -place_global_ignore_scan              true
[09/09 15:07:51    162s] setPlaceMode -place_global_ignore_spare             false
[09/09 15:07:51    162s] setPlaceMode -place_global_module_aware_spare       false
[09/09 15:07:51    162s] setPlaceMode -place_global_place_io_pins            true
[09/09 15:07:51    162s] setPlaceMode -place_global_reorder_scan             true
[09/09 15:07:51    162s] setPlaceMode -powerDriven                           false
[09/09 15:07:51    162s] setPlaceMode -timingDriven                          true
[09/09 15:07:51    162s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[09/09 15:07:51    162s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[09/09 15:07:51    162s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[09/09 15:07:51    162s] Set place::cacheFPlanSiteMark to 1
[09/09 15:07:51    162s] CCOpt::Phase::Initialization...
[09/09 15:07:51    162s] Check Prerequisites...
[09/09 15:07:51    162s] Leaving CCOpt scope - CheckPlace...
[09/09 15:07:51    162s] OPERPROF: Starting checkPlace at level 1, MEM:1594.6M
[09/09 15:07:51    162s] z: 2, totalTracks: 1
[09/09 15:07:51    162s] z: 4, totalTracks: 1
[09/09 15:07:51    162s] z: 6, totalTracks: 1
[09/09 15:07:51    162s] z: 8, totalTracks: 1
[09/09 15:07:51    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1594.6M
[09/09 15:07:51    162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1594.6M
[09/09 15:07:51    162s] Core basic site is CoreSite
[09/09 15:07:51    162s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1594.6M
[09/09 15:07:51    162s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1618.6M
[09/09 15:07:51    162s] SiteArray: non-trimmed site array dimensions = 114 x 985
[09/09 15:07:51    162s] SiteArray: use 466,944 bytes
[09/09 15:07:51    162s] SiteArray: current memory after site array memory allocation 1618.6M
[09/09 15:07:51    162s] SiteArray: FP blocked sites are writable
[09/09 15:07:51    162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1618.6M
[09/09 15:07:51    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1618.6M
[09/09 15:07:51    162s] Begin checking placement ... (start mem=1594.6M, init mem=1618.6M)
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Running CheckPlace using 1 thread in normal mode...
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] ...checkPlace normal is done!
[09/09 15:07:51    162s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1618.6M
[09/09 15:07:51    162s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1618.6M
[09/09 15:07:51    162s] *info: Placed = 7628          
[09/09 15:07:51    162s] *info: Unplaced = 0           
[09/09 15:07:51    162s] Placement Density:79.42%(30500/38403)
[09/09 15:07:51    162s] Placement Density (including fixed std cells):79.42%(30500/38403)
[09/09 15:07:51    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1618.6M
[09/09 15:07:51    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1618.6M
[09/09 15:07:51    162s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1616.6M)
[09/09 15:07:51    162s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.049, MEM:1616.6M
[09/09 15:07:51    162s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:51    162s] Innovus will update I/O latencies
[09/09 15:07:51    162s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:51    162s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:51    162s] Executing ccopt post-processing.
[09/09 15:07:51    162s] Synthesizing clock trees with CCOpt...
[09/09 15:07:51    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 15:07:51    162s] CCOpt::Phase::PreparingToBalance...
[09/09 15:07:51    162s] Leaving CCOpt scope - Initializing power interface...
[09/09 15:07:51    162s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Positive (advancing) pin insertion delays
[09/09 15:07:51    162s] =========================================
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Found 0 advancing pin insertion delay (0.000% of 844 clock tree sinks)
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Negative (delaying) pin insertion delays
[09/09 15:07:51    162s] ========================================
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] Found 0 delaying pin insertion delay (0.000% of 844 clock tree sinks)
[09/09 15:07:51    162s] Notify start of optimization...
[09/09 15:07:51    162s] Notify start of optimization done.
[09/09 15:07:51    162s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[09/09 15:07:51    162s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:07:51    162s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1616.6M
[09/09 15:07:51    162s] All LLGs are deleted
[09/09 15:07:51    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1616.6M
[09/09 15:07:51    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1616.6M
[09/09 15:07:51    162s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1616.6M
[09/09 15:07:51    162s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:07:51    162s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1616.6M
[09/09 15:07:51    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1616.6M
[09/09 15:07:51    162s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Import and model ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Create place DB ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Import place data ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read instances and placement ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read nets ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Create route DB ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       == Non-default Options ==
[09/09 15:07:51    162s] (I)       Maximum routing layer                              : 11
[09/09 15:07:51    162s] (I)       Number of threads                                  : 1
[09/09 15:07:51    162s] (I)       Method to set GCell size                           : row
[09/09 15:07:51    162s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:07:51    162s] (I)       Started Import route data (1T) ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Use row-based GCell size
[09/09 15:07:51    162s] (I)       Use row-based GCell align
[09/09 15:07:51    162s] (I)       GCell unit size   : 3420
[09/09 15:07:51    162s] (I)       GCell multiplier  : 1
[09/09 15:07:51    162s] (I)       GCell row height  : 3420
[09/09 15:07:51    162s] (I)       Actual row height : 3420
[09/09 15:07:51    162s] (I)       GCell align ref   : 10000 10260
[09/09 15:07:51    162s] [NR-eGR] Track table information for default rule: 
[09/09 15:07:51    162s] [NR-eGR] M1 has no routable track
[09/09 15:07:51    162s] [NR-eGR] M2 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M3 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M4 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M5 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M6 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M7 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M8 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M9 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M10 has single uniform track structure
[09/09 15:07:51    162s] [NR-eGR] M11 has single uniform track structure
[09/09 15:07:51    162s] (I)       ========================== Default via ===========================
[09/09 15:07:51    162s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:51    162s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:07:51    162s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:51    162s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:07:51    162s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:07:51    162s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:07:51    162s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:07:51    162s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:07:51    162s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:07:51    162s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:07:51    162s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:07:51    162s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:07:51    162s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:07:51    162s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:51    162s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read routing blockages ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read instance blockages ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read PG blockages ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] [NR-eGR] Read 821 PG shapes
[09/09 15:07:51    162s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read boundary cut boxes ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:07:51    162s] [NR-eGR] #Instance Blockages : 0
[09/09 15:07:51    162s] [NR-eGR] #PG Blockages       : 821
[09/09 15:07:51    162s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:07:51    162s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:07:51    162s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read blackboxes ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:07:51    162s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read prerouted ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:07:51    162s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read unlegalized nets ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] (I)       Started Read nets ( Curr Mem: 1616.56 MB )
[09/09 15:07:51    162s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 15:07:51    162s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Set up via pillars ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       early_global_route_priority property id does not exist.
[09/09 15:07:51    162s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Model blockages into capacity
[09/09 15:07:51    162s] (I)       Read Num Blocks=821  Num Prerouted Wires=0  Num CS=0
[09/09 15:07:51    162s] (I)       Started Initialize 3D capacity ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:07:51    162s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:51    162s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       -- layer congestion ratio --
[09/09 15:07:51    162s] (I)       Layer 1 : 0.100000
[09/09 15:07:51    162s] (I)       Layer 2 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 3 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 4 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 5 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 6 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 7 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 8 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 9 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 10 : 0.700000
[09/09 15:07:51    162s] (I)       Layer 11 : 0.700000
[09/09 15:07:51    162s] (I)       ----------------------------
[09/09 15:07:51    162s] (I)       Number of ignored nets                =      0
[09/09 15:07:51    162s] (I)       Number of connected nets              =      0
[09/09 15:07:51    162s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 15:07:51    162s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:07:51    162s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:07:51    162s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Read aux data ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Others data preparation ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 15:07:51    162s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Create route kernel ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Ndr track 0 does not exist
[09/09 15:07:51    162s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:07:51    162s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:07:51    162s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:07:51    162s] (I)       Site width          :   400  (dbu)
[09/09 15:07:51    162s] (I)       Row height          :  3420  (dbu)
[09/09 15:07:51    162s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:07:51    162s] (I)       GCell width         :  3420  (dbu)
[09/09 15:07:51    162s] (I)       GCell height        :  3420  (dbu)
[09/09 15:07:51    162s] (I)       Grid                :   121   120    11
[09/09 15:07:51    162s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:07:51    162s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:07:51    162s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:07:51    162s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:07:51    162s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:07:51    162s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:07:51    162s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:07:51    162s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:07:51    162s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:07:51    162s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:07:51    162s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:07:51    162s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:07:51    162s] (I)       --------------------------------------------------------
[09/09 15:07:51    162s] 
[09/09 15:07:51    162s] [NR-eGR] ============ Routing rule table ============
[09/09 15:07:51    162s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 15:07:51    162s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:07:51    162s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:51    162s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:51    162s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:51    162s] [NR-eGR] ========================================
[09/09 15:07:51    162s] [NR-eGR] 
[09/09 15:07:51    162s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer4 : = 1210 / 124200 (0.97%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer6 : = 1210 / 124200 (0.97%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer7 : = 12848 / 130680 (9.83%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer8 : = 11600 / 124200 (9.34%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:07:51    162s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:07:51    162s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Reset routing kernel
[09/09 15:07:51    162s] (I)       Started Global Routing ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Initialization ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       totalPins=29320  totalGlobalPin=28617 (97.60%)
[09/09 15:07:51    162s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Net group 1 ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Generate topology ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       total 2D Cap : 1095579 = (561792 H, 533787 V)
[09/09 15:07:51    162s] [NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 11]
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1a Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1a ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Started Pattern routing (1T) ( Curr Mem: 1618.57 MB )
[09/09 15:07:51    162s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 15:07:51    162s] (I)       Started Add via demand to 2D ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1b Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1b ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 15:07:51    162s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.611226e+04um
[09/09 15:07:51    162s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:07:51    162s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:07:51    162s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1c Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1c ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 15:07:51    162s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1d Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1d ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 15:07:51    162s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1e Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1e ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Route legalization ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Usage: 56206 = (28684 H, 27522 V) = (5.11% H, 5.16% V) = (4.905e+04um H, 4.706e+04um V)
[09/09 15:07:51    162s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.611226e+04um
[09/09 15:07:51    162s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] (I)       ============  Phase 1l Route ============
[09/09 15:07:51    162s] (I)       Started Phase 1l ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Layer assignment (1T) ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Clean cong LA ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:07:51    162s] (I)       Layer  2:     122840     34579         0           0      123111    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer  3:     129423     28733         0           0      129600    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer  4:     122837      2272         0           0      123111    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer  5:     129424       124         0           0      129600    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer  6:     122837         0         0           0      123111    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer  7:     116944         0         0        8280      121320    ( 6.39%) 
[09/09 15:07:51    162s] (I)       Layer  8:     111711         0         0        7797      115313    ( 6.33%) 
[09/09 15:07:51    162s] (I)       Layer  9:     129600         0         0           0      129600    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Layer 10:      49147         0         0         406       48837    ( 0.82%) 
[09/09 15:07:51    162s] (I)       Layer 11:      51720         0         0           0       51840    ( 0.00%) 
[09/09 15:07:51    162s] (I)       Total:       1086483     65708         0       16483     1095443    ( 1.48%) 
[09/09 15:07:51    162s] (I)       
[09/09 15:07:51    162s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:07:51    162s] [NR-eGR]                        OverCon            
[09/09 15:07:51    162s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:07:51    162s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:07:51    162s] [NR-eGR] ----------------------------------------------
[09/09 15:07:51    162s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR] ----------------------------------------------
[09/09 15:07:51    162s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:07:51    162s] [NR-eGR] 
[09/09 15:07:51    162s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Export 3D cong map ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       total 2D Cap : 1095936 = (561915 H, 534021 V)
[09/09 15:07:51    162s] (I)       Started Export 2D cong map ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:07:51    162s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:07:51    162s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Free existing wires ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       ============= Track Assignment ============
[09/09 15:07:51    162s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Track Assignment (1T) ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:07:51    162s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Run Multi-thread track assignment
[09/09 15:07:51    162s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Export ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Started Export DB wires ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Started Export all nets ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Started Set wire vias ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:51    162s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[09/09 15:07:51    162s] [NR-eGR]     M2  (2V) length: 4.761590e+04um, number of vias: 43350
[09/09 15:07:51    162s] [NR-eGR]     M3  (3H) length: 5.018795e+04um, number of vias: 906
[09/09 15:07:51    162s] [NR-eGR]     M4  (4V) length: 3.929785e+03um, number of vias: 35
[09/09 15:07:51    162s] [NR-eGR]     M5  (5H) length: 2.126500e+02um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:51    162s] [NR-eGR] Total length: 1.019463e+05um, number of vias: 73541
[09/09 15:07:51    162s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:51    162s] [NR-eGR] Total eGR-routed clock nets wire length: 3.690085e+03um 
[09/09 15:07:51    162s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:51    162s] (I)       Started Update net boxes ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Update timing ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Started Postprocess design ( Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1621.32 MB )
[09/09 15:07:51    162s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:51    162s] Rebuilding timing graph...
[09/09 15:07:52    162s] Rebuilding timing graph done.
[09/09 15:07:52    162s] Legalization setup...
[09/09 15:07:52    162s] Using cell based legalization.
[09/09 15:07:52    162s] Initializing placement interface...
[09/09 15:07:52    162s]   Use check_library -place or consult logv if problems occur.
[09/09 15:07:52    162s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:07:52    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1623.3M
[09/09 15:07:52    162s] z: 2, totalTracks: 1
[09/09 15:07:52    162s] z: 4, totalTracks: 1
[09/09 15:07:52    162s] z: 6, totalTracks: 1
[09/09 15:07:52    162s] z: 8, totalTracks: 1
[09/09 15:07:52    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1623.3M
[09/09 15:07:52    162s] Core basic site is CoreSite
[09/09 15:07:52    162s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:52    162s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1623.3M
[09/09 15:07:52    162s] SiteArray: non-trimmed site array dimensions = 114 x 985
[09/09 15:07:52    162s] SiteArray: use 466,944 bytes
[09/09 15:07:52    162s] SiteArray: current memory after site array memory allocation 1623.3M
[09/09 15:07:52    162s] SiteArray: FP blocked sites are writable
[09/09 15:07:52    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:07:52    162s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:     Starting CMU at level 3, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1623.3M
[09/09 15:07:52    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1623.3MB).
[09/09 15:07:52    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1623.3M
[09/09 15:07:52    162s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    162s] Initializing placement interface done.
[09/09 15:07:52    162s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:07:52    162s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1623.3M
[09/09 15:07:52    162s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    162s] Leaving CCOpt scope - Initializing placement interface...
[09/09 15:07:52    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1623.3M
[09/09 15:07:52    162s] z: 2, totalTracks: 1
[09/09 15:07:52    162s] z: 4, totalTracks: 1
[09/09 15:07:52    162s] z: 6, totalTracks: 1
[09/09 15:07:52    162s] z: 8, totalTracks: 1
[09/09 15:07:52    162s] #spOpts: mergeVia=F 
[09/09 15:07:52    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.3M
[09/09 15:07:52    162s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:52    162s] OPERPROF:     Starting CMU at level 3, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1623.3M
[09/09 15:07:52    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1623.3M
[09/09 15:07:52    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1623.3MB).
[09/09 15:07:52    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1623.3M
[09/09 15:07:52    162s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    162s] (I)       Load db... (mem=1623.3M)
[09/09 15:07:52    162s] (I)       Read data from FE... (mem=1623.3M)
[09/09 15:07:52    162s] (I)       Started Read instances and placement ( Curr Mem: 1623.34 MB )
[09/09 15:07:52    162s] (I)       Number of ignored instance 0
[09/09 15:07:52    162s] (I)       Number of inbound cells 0
[09/09 15:07:52    162s] (I)       Number of opened ILM blockages 0
[09/09 15:07:52    162s] (I)       Number of instances temporarily fixed by detailed placement 0
[09/09 15:07:52    162s] (I)       numMoveCells=7628, numMacros=0  numPads=70  numMultiRowHeightInsts=0
[09/09 15:07:52    162s] (I)       cell height: 3420, count: 7628
[09/09 15:07:52    162s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.34 MB )
[09/09 15:07:52    162s] (I)       Read rows... (mem=1623.3M)
[09/09 15:07:52    162s] (I)       Done Read rows (cpu=0.000s, mem=1623.3M)
[09/09 15:07:52    162s] (I)       Done Read data from FE (cpu=0.000s, mem=1623.3M)
[09/09 15:07:52    162s] (I)       Done Load db (cpu=0.000s, mem=1623.3M)
[09/09 15:07:52    162s] (I)       Constructing placeable region... (mem=1623.3M)
[09/09 15:07:52    162s] (I)       Constructing bin map
[09/09 15:07:52    162s] (I)       Initialize bin information with width=34200 height=34200
[09/09 15:07:52    162s] (I)       Done constructing bin map
[09/09 15:07:52    162s] (I)       Compute region effective width... (mem=1623.3M)
[09/09 15:07:52    162s] (I)       Done Compute region effective width (cpu=0.000s, mem=1623.3M)
[09/09 15:07:52    162s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1623.3M)
[09/09 15:07:52    162s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:52    162s] Validating CTS configuration...
[09/09 15:07:52    162s] Checking module port directions...
[09/09 15:07:52    162s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    162s] Non-default CCOpt properties:
[09/09 15:07:52    162s] buffer_cells is set for at least one object
[09/09 15:07:52    162s] inverter_cells is set for at least one object
[09/09 15:07:52    162s] route_type is set for at least one object
[09/09 15:07:52    162s] LayerId::1 widthSet size::4
[09/09 15:07:52    162s] LayerId::2 widthSet size::4
[09/09 15:07:52    162s] LayerId::3 widthSet size::5
[09/09 15:07:52    162s] LayerId::4 widthSet size::5
[09/09 15:07:52    162s] LayerId::5 widthSet size::5
[09/09 15:07:52    162s] LayerId::6 widthSet size::5
[09/09 15:07:52    162s] LayerId::7 widthSet size::5
[09/09 15:07:52    162s] LayerId::8 widthSet size::5
[09/09 15:07:52    162s] LayerId::9 widthSet size::5
[09/09 15:07:52    162s] LayerId::10 widthSet size::4
[09/09 15:07:52    162s] LayerId::11 widthSet size::3
[09/09 15:07:52    162s] Updating RC grid for preRoute extraction ...
[09/09 15:07:52    162s] eee: pegSigSF::1.070000
[09/09 15:07:52    162s] Initializing multi-corner capacitance tables ... 
[09/09 15:07:52    162s] Initializing multi-corner resistance tables ...
[09/09 15:07:52    162s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:52    162s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:52    162s] eee: l::1 avDens::0.112010 usedTrk::1451.651459 availTrk::12960.000000 sigTrk::1451.651459
[09/09 15:07:52    162s] eee: l::2 avDens::0.226179 usedTrk::2784.711403 availTrk::12312.000000 sigTrk::2784.711403
[09/09 15:07:52    162s] eee: l::3 avDens::0.219961 usedTrk::2949.682464 availTrk::13410.000000 sigTrk::2949.682464
[09/09 15:07:52    162s] eee: l::4 avDens::0.020209 usedTrk::229.811990 availTrk::11371.500000 sigTrk::229.811990
[09/09 15:07:52    162s] eee: l::5 avDens::0.006909 usedTrk::12.435673 availTrk::1800.000000 sigTrk::12.435673
[09/09 15:07:52    162s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:52    162s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 15:07:52    162s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 15:07:52    162s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:52    162s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:52    162s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:52    162s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:07:52    162s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:07:52    162s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.040634 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:07:52    162s] Route type trimming info:
[09/09 15:07:52    162s]   The following route types were modified by the autotrimmer:
[09/09 15:07:52    162s]     clkroute (M3-M6) was replaced by clkroute_ccopt_autotrimmed (M3-M5);
[09/09 15:07:52    162s]       Layer M6 is trimmed off because its RC characteristic is very different from its adjacent layers.
[09/09 15:07:52    162s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[09/09 15:07:52    162s] Found no blackbox sink pins.
[09/09 15:07:52    162s] Accumulated time to calculate placeable region: 0
[09/09 15:07:52    162s] (I)       Initializing Steiner engine. 
[09/09 15:07:52    162s] End AAE Lib Interpolated Model. (MEM=1623.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:52    162s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINVXG' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
Library trimming buffers in power domain auto-default and half-corner BEST:setup.late removed 0 of 4 cells
[09/09 15:07:52    162s] Original list had 4 cells:
[09/09 15:07:52    162s] CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:07:52    162s] Library trimming was not able to trim any cells:
[09/09 15:07:52    162s] CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:07:52    162s] Accumulated time to calculate placeable region: 0
[09/09 15:07:52    162s] Library trimming inverters in power domain auto-default and half-corner BEST:setup.late removed 0 of 5 cells
[09/09 15:07:52    162s] Original list had 5 cells:
[09/09 15:07:52    162s] CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 
[09/09 15:07:52    162s] Library trimming was not able to trim any cells:
[09/09 15:07:52    162s] CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 
[09/09 15:07:52    162s] Accumulated time to calculate placeable region: 0
[09/09 15:07:52    162s] Accumulated time to calculate placeable region: 0
[09/09 15:07:52    163s] Clock tree balancer configuration for clock_tree clk:
[09/09 15:07:52    163s] Non-default CCOpt properties:
[09/09 15:07:52    163s]   route_type (leaf): clkroute_ccopt_autotrimmed (default: default)
[09/09 15:07:52    163s]   route_type (trunk): clkroute_ccopt_autotrimmed (default: default)
[09/09 15:07:52    163s]   route_type (top): default_route_type_nonleaf (default: default)
[09/09 15:07:52    163s] For power domain auto-default:
[09/09 15:07:52    163s]   Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:07:52    163s]   Inverters:   CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 
[09/09 15:07:52    163s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[09/09 15:07:52    163s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[09/09 15:07:52    163s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 38403.180um^2
[09/09 15:07:52    163s] Top Routing info:
[09/09 15:07:52    163s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[09/09 15:07:52    163s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 15:07:52    163s] Trunk/Leaf Routing info:
[09/09 15:07:52    163s]   Route-type name: clkroute_ccopt_autotrimmed; Top/bottom preferred layer name: M5/M3; 
[09/09 15:07:52    163s]   Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 15:07:52    163s] For timing_corner BEST:setup, late and power domain auto-default:
[09/09 15:07:52    163s]   Slew time target (leaf):    0.052ns
[09/09 15:07:52    163s]   Slew time target (trunk):   0.052ns
[09/09 15:07:52    163s]   Slew time target (top):     0.053ns (Note: no nets are considered top nets in this clock tree)
[09/09 15:07:52    163s]   Buffer unit delay: 0.030ns
[09/09 15:07:52    163s]   Buffer max distance: 279.140um
[09/09 15:07:52    163s] Fastest wire driving cells and distances:
[09/09 15:07:52    163s]   Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=279.140um, saturatedSlew=0.045ns, speed=5388.803um per ns, cellArea=24.504um^2 per 1000um}
[09/09 15:07:52    163s]   Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=214.066um, saturatedSlew=0.047ns, speed=6795.746um per ns, cellArea=25.562um^2 per 1000um}
[09/09 15:07:52    163s]   Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=276.667um, saturatedSlew=0.046ns, speed=2370.754um per ns, cellArea=46.973um^2 per 1000um}
[09/09 15:07:52    163s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=285.417um, saturatedSlew=0.046ns, speed=2307.332um per ns, cellArea=47.930um^2 per 1000um}
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Logic Sizing Table:
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] ----------------------------------------------------------
[09/09 15:07:52    163s] Cell    Instance count    Source    Eligible library cells
[09/09 15:07:52    163s] ----------------------------------------------------------
[09/09 15:07:52    163s]   (empty table)
[09/09 15:07:52    163s] ----------------------------------------------------------
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Clock tree balancer configuration for skew_group clk/constrain:
[09/09 15:07:52    163s]   Sources:                     pin clk
[09/09 15:07:52    163s]   Total number of sinks:       844
[09/09 15:07:52    163s]   Delay constrained sinks:     844
[09/09 15:07:52    163s]   Non-leaf sinks:              0
[09/09 15:07:52    163s]   Ignore pins:                 0
[09/09 15:07:52    163s]  Timing corner BEST:setup.late:
[09/09 15:07:52    163s]   Skew target:                 0.030ns
[09/09 15:07:52    163s] Primary reporting skew groups are:
[09/09 15:07:52    163s] skew_group clk/constrain with 844 clock sinks
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Clock DAG stats initial state:
[09/09 15:07:52    163s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:07:52    163s]   misc counts      : r=1, pp=0
[09/09 15:07:52    163s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:07:52    163s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:07:52    163s] Route-type name: clkroute_ccopt_autotrimmed; Top/bottom preferred layer name: M5/M3; 
[09/09 15:07:52    163s] Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Layer information for route type clkroute_ccopt_autotrimmed:
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] --------------------------------------------------------------------------------
[09/09 15:07:52    163s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 15:07:52    163s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 15:07:52    163s]                                                                         to Layer
[09/09 15:07:52    163s] --------------------------------------------------------------------------------
[09/09 15:07:52    163s] M1       N            H          3.558         0.158         0.564         1
[09/09 15:07:52    163s] M2       N            V          3.328         0.173         0.577         1
[09/09 15:07:52    163s] M3       Y            H          1.994         0.198         0.394         3
[09/09 15:07:52    163s] M4       Y            V          1.994         0.197         0.392         3
[09/09 15:07:52    163s] M5       Y            H          1.994         0.198         0.395         3
[09/09 15:07:52    163s] M6       N            V          1.994         0.179         0.356         3
[09/09 15:07:52    163s] M7       N            H          0.978         0.394         0.385         1
[09/09 15:07:52    163s] M8       N            V          0.889         0.371         0.329         1
[09/09 15:07:52    163s] M9       N            H          0.347         0.840         0.292         1
[09/09 15:07:52    163s] M10      N            V          0.124         0.343         0.043         5
[09/09 15:07:52    163s] M11      N            H          0.071         1.114         0.079         5
[09/09 15:07:52    163s] --------------------------------------------------------------------------------
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[09/09 15:07:52    163s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Layer information for route type default_route_type_nonleaf:
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] --------------------------------------------------------------------
[09/09 15:07:52    163s] Layer    Preferred    Route    Res.          Cap.          RC
[09/09 15:07:52    163s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 15:07:52    163s] --------------------------------------------------------------------
[09/09 15:07:52    163s] M1       N            H          3.558         0.158         0.564
[09/09 15:07:52    163s] M2       N            V          3.328         0.173         0.577
[09/09 15:07:52    163s] M3       Y            H          3.465         0.175         0.606
[09/09 15:07:52    163s] M4       Y            V          3.328         0.173         0.574
[09/09 15:07:52    163s] M5       N            H          3.465         0.175         0.607
[09/09 15:07:52    163s] M6       N            V          3.328         0.165         0.549
[09/09 15:07:52    163s] M7       N            H          0.978         0.394         0.385
[09/09 15:07:52    163s] M8       N            V          0.889         0.371         0.329
[09/09 15:07:52    163s] M9       N            H          0.347         0.840         0.292
[09/09 15:07:52    163s] M10      N            V          0.124         0.343         0.043
[09/09 15:07:52    163s] M11      N            H          0.071         1.114         0.079
[09/09 15:07:52    163s] --------------------------------------------------------------------
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Via selection for estimated routes (rule default):
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] ------------------------------------------------------------------
[09/09 15:07:52    163s] Layer      Via Cell        Res.     Cap.     RC       Top of Stack
[09/09 15:07:52    163s] Range                      (Ohm)    (fF)     (fs)     Only
[09/09 15:07:52    163s] ------------------------------------------------------------------
[09/09 15:07:52    163s] M1-M2      M2_M1_VH        7.546    0.015    0.109    false
[09/09 15:07:52    163s] M2-M3      M3_M2_HV        7.546    0.012    0.093    false
[09/09 15:07:52    163s] M2-M3      M3_M2_M_NH      7.546    0.017    0.130    true
[09/09 15:07:52    163s] M3-M4      M4_M3_VH        7.546    0.012    0.093    false
[09/09 15:07:52    163s] M3-M4      M4_M3_M_EV      7.546    0.017    0.130    true
[09/09 15:07:52    163s] M4-M5      M5_M4_HV        7.546    0.012    0.093    false
[09/09 15:07:52    163s] M4-M5      M5_M4_M_NH      7.546    0.017    0.130    true
[09/09 15:07:52    163s] M5-M6      M6_M5_VH        7.546    0.012    0.089    false
[09/09 15:07:52    163s] M5-M6      M6_M5_M_EV      7.546    0.017    0.127    true
[09/09 15:07:52    163s] M6-M7      M7_M6_HV        1.881    0.015    0.028    false
[09/09 15:07:52    163s] M6-M7      M7_M6_M_NH      1.881    0.018    0.035    true
[09/09 15:07:52    163s] M7-M8      M8_M7_VH        1.881    0.018    0.035    false
[09/09 15:07:52    163s] M7-M8      M8_M7_M_EV      1.881    0.026    0.049    true
[09/09 15:07:52    163s] M8-M9      M9_M8_HV        0.483    0.024    0.011    false
[09/09 15:07:52    163s] M8-M9      M9_M8_M_NH      0.483    0.029    0.014    true
[09/09 15:07:52    163s] M9-M10     M10_M9_VH       0.483    0.064    0.031    false
[09/09 15:07:52    163s] M10-M11    M11_M10_HV      0.047    0.033    0.002    false
[09/09 15:07:52    163s] M10-M11    M11_M10_M_NH    0.047    0.048    0.002    true
[09/09 15:07:52    163s] ------------------------------------------------------------------
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Via selection for estimated routes (rule 2w2s):
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] ---------------------------------------------------------------------
[09/09 15:07:52    163s] Layer      Via Cell           Res.     Cap.     RC       Top of Stack
[09/09 15:07:52    163s] Range                         (Ohm)    (fF)     (fs)     Only
[09/09 15:07:52    163s] ---------------------------------------------------------------------
[09/09 15:07:52    163s] M1-M2      M2_M1_VH           7.546    0.015    0.109    false
[09/09 15:07:52    163s] M2-M3      2w2s_M3_M2_VH      7.546    0.013    0.101    false
[09/09 15:07:52    163s] M2-M3      2w2s_M3_M2_M_NH    7.546    0.022    0.164    true
[09/09 15:07:52    163s] M3-M4      2w2s_M4_M3_HV      7.546    0.018    0.135    false
[09/09 15:07:52    163s] M3-M4      2w2s_M4_M3_M_EV    7.546    0.019    0.140    true
[09/09 15:07:52    163s] M4-M5      2w2s_M5_M4_VH      7.546    0.018    0.135    false
[09/09 15:07:52    163s] M4-M5      2w2s_M5_M4_M_NH    7.546    0.019    0.140    true
[09/09 15:07:52    163s] M5-M6      2w2s_M6_M5_HV      7.546    0.017    0.129    false
[09/09 15:07:52    163s] M5-M6      2w2s_M6_M5_M_EV    7.546    0.018    0.134    true
[09/09 15:07:52    163s] M6-M7      2w2s_M7_M6_VH      1.881    0.015    0.028    false
[09/09 15:07:52    163s] M6-M7      2w2s_M7_M6_M_NH    1.881    0.016    0.029    true
[09/09 15:07:52    163s] M7-M8      M8_M7_VH           1.881    0.018    0.035    false
[09/09 15:07:52    163s] M7-M8      M8_M7_M_EV         1.881    0.026    0.049    true
[09/09 15:07:52    163s] M8-M9      M9_M8_HV           0.483    0.024    0.011    false
[09/09 15:07:52    163s] M8-M9      M9_M8_M_NH         0.483    0.029    0.014    true
[09/09 15:07:52    163s] M9-M10     M10_M9_VH          0.483    0.064    0.031    false
[09/09 15:07:52    163s] M10-M11    M11_M10_VV         0.047    0.031    0.001    false
[09/09 15:07:52    163s] M10-M11    M11_M10_M_NH       0.047    0.048    0.002    true
[09/09 15:07:52    163s] ---------------------------------------------------------------------
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] No ideal or dont_touch nets found in the clock tree
[09/09 15:07:52    163s] No dont_touch hnets found in the clock tree
[09/09 15:07:52    163s] No dont_touch hpins found in the clock network.
[09/09 15:07:52    163s] Checking for illegal sizes of clock logic instances...
[09/09 15:07:52    163s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] 
[09/09 15:07:52    163s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:07:52    163s] CCOpt configuration status: all checks passed.
[09/09 15:07:52    163s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[09/09 15:07:52    163s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[09/09 15:07:52    163s]   No exclusion drivers are needed.
[09/09 15:07:52    163s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[09/09 15:07:52    163s] Antenna diode management...
[09/09 15:07:52    163s]   Found 0 antenna diodes in the clock trees.
[09/09 15:07:52    163s]   
[09/09 15:07:52    163s] Antenna diode management done.
[09/09 15:07:52    163s] Adding driver cells for primary IOs...
[09/09 15:07:52    163s]   
[09/09 15:07:52    163s]   ----------------------------------------------------------------------------------------------
[09/09 15:07:52    163s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[09/09 15:07:52    163s]   ----------------------------------------------------------------------------------------------
[09/09 15:07:52    163s]     (empty table)
[09/09 15:07:52    163s]   ----------------------------------------------------------------------------------------------
[09/09 15:07:52    163s]   
[09/09 15:07:52    163s]   
[09/09 15:07:52    163s] Adding driver cells for primary IOs done.
[09/09 15:07:52    163s] Adding driver cell for primary IO roots...
[09/09 15:07:52    163s] Adding driver cell for primary IO roots done.
[09/09 15:07:52    163s] Maximizing clock DAG abstraction...
[09/09 15:07:52    163s] Maximizing clock DAG abstraction done.
[09/09 15:07:52    163s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.1)
[09/09 15:07:52    163s] Synthesizing clock trees...
[09/09 15:07:52    163s]   Preparing To Balance...
[09/09 15:07:52    163s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:07:52    163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1675.6M
[09/09 15:07:52    163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1675.6M
[09/09 15:07:52    163s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    163s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:07:52    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1666.0M
[09/09 15:07:52    163s] z: 2, totalTracks: 1
[09/09 15:07:52    163s] z: 4, totalTracks: 1
[09/09 15:07:52    163s] z: 6, totalTracks: 1
[09/09 15:07:52    163s] z: 8, totalTracks: 1
[09/09 15:07:52    163s] #spOpts: mergeVia=F 
[09/09 15:07:52    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1666.0M
[09/09 15:07:52    163s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:52    163s] OPERPROF:     Starting CMU at level 3, MEM:1666.0M
[09/09 15:07:52    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1666.0M
[09/09 15:07:52    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1666.0M
[09/09 15:07:52    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1666.0MB).
[09/09 15:07:52    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1666.0M
[09/09 15:07:52    163s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    163s]   Merging duplicate siblings in DAG...
[09/09 15:07:52    163s]     Clock DAG stats before merging:
[09/09 15:07:52    163s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:07:52    163s]       misc counts      : r=1, pp=0
[09/09 15:07:52    163s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:07:52    163s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:07:52    163s]     Resynthesising clock tree into netlist...
[09/09 15:07:52    163s]       Reset timing graph...
[09/09 15:07:52    163s] Ignoring AAE DB Resetting ...
[09/09 15:07:52    163s]       Reset timing graph done.
[09/09 15:07:52    163s]     Resynthesising clock tree into netlist done.
[09/09 15:07:52    163s]     
[09/09 15:07:52    163s]     Disconnecting clock tree from netlist...
[09/09 15:07:52    163s]     Disconnecting clock tree from netlist done.
[09/09 15:07:52    163s]   Merging duplicate siblings in DAG done.
[09/09 15:07:52    163s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:52    163s]   CCOpt::Phase::Construction...
[09/09 15:07:52    163s]   Stage::Clustering...
[09/09 15:07:52    163s]   Clustering...
[09/09 15:07:52    163s]     Initialize for clustering...
[09/09 15:07:52    163s]     Clock DAG stats before clustering:
[09/09 15:07:52    163s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:07:52    163s]       misc counts      : r=1, pp=0
[09/09 15:07:52    163s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:07:52    163s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:07:52    163s]     Computing max distances from locked parents...
[09/09 15:07:52    163s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[09/09 15:07:52    163s]     Computing max distances from locked parents done.
[09/09 15:07:52    163s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:52    163s]     Bottom-up phase...
[09/09 15:07:52    163s]     Clustering clock_tree clk...
[09/09 15:07:52    163s] End AAE Lib Interpolated Model. (MEM=1666.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:53    163s]         Accumulated time to calculate placeable region: 0
[09/09 15:07:53    163s]         Accumulated time to calculate placeable region: 0
[09/09 15:07:53    163s]         Accumulated time to calculate placeable region: 0
[09/09 15:07:53    163s]     Clustering clock_tree clk done.
[09/09 15:07:53    163s]     Clock DAG stats after bottom-up phase:
[09/09 15:07:53    163s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:53    163s]       misc counts      : r=1, pp=0
[09/09 15:07:53    163s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:53    163s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:53    163s]     Clock DAG library cell distribution after bottom-up phase {count}:
[09/09 15:07:53    163s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:53    163s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:07:53    163s]     Legalizing clock trees...
[09/09 15:07:53    163s]     Resynthesising clock tree into netlist...
[09/09 15:07:53    163s]       Reset timing graph...
[09/09 15:07:53    163s] Ignoring AAE DB Resetting ...
[09/09 15:07:53    163s]       Reset timing graph done.
[09/09 15:07:53    163s]     Resynthesising clock tree into netlist done.
[09/09 15:07:53    163s]     Commiting net attributes....
[09/09 15:07:53    163s]     Commiting net attributes. done.
[09/09 15:07:53    163s]     Leaving CCOpt scope - ClockRefiner...
[09/09 15:07:53    163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1666.0M
[09/09 15:07:53    163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1622.0M
[09/09 15:07:53    163s]     Assigned high priority to 857 instances.
[09/09 15:07:53    163s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[09/09 15:07:53    163s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[09/09 15:07:53    163s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1622.0M
[09/09 15:07:53    163s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1622.0M
[09/09 15:07:53    163s] z: 2, totalTracks: 1
[09/09 15:07:53    163s] z: 4, totalTracks: 1
[09/09 15:07:53    163s] z: 6, totalTracks: 1
[09/09 15:07:53    163s] z: 8, totalTracks: 1
[09/09 15:07:53    163s] #spOpts: mergeVia=F 
[09/09 15:07:53    163s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1622.0M
[09/09 15:07:53    163s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:53    163s] OPERPROF:       Starting CMU at level 4, MEM:1622.0M
[09/09 15:07:53    163s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1622.0M
[09/09 15:07:53    163s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1622.0M
[09/09 15:07:53    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1622.0MB).
[09/09 15:07:53    163s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1622.0M
[09/09 15:07:53    163s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1622.0M
[09/09 15:07:53    163s] TDRefine: refinePlace mode is spiral
[09/09 15:07:53    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19208.2
[09/09 15:07:53    163s] OPERPROF: Starting RefinePlace at level 1, MEM:1622.0M
[09/09 15:07:53    163s] *** Starting refinePlace (0:02:44 mem=1622.0M) ***
[09/09 15:07:53    163s] Total net bbox length = 8.336e+04 (4.272e+04 4.065e+04) (ext = 5.620e+02)
[09/09 15:07:53    163s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:53    163s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1622.0M
[09/09 15:07:53    163s] Starting refinePlace ...
[09/09 15:07:53    163s] One DDP V2 for no tweak run.
[09/09 15:07:53    163s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 15:07:53    163s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1622.0MB) @(0:02:44 - 0:02:44).
[09/09 15:07:53    163s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:53    163s] wireLenOptFixPriorityInst 844 inst fixed
[09/09 15:07:53    163s] 
[09/09 15:07:53    163s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 15:07:53    163s] Move report: legalization moves 122 insts, mean move: 2.35 um, max move: 7.84 um spiral
[09/09 15:07:53    163s] 	Max move on inst (g95144__1666): (38.80, 80.37) --> (39.80, 73.53)
[09/09 15:07:53    163s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1625.1MB) @(0:02:44 - 0:02:44).
[09/09 15:07:53    163s] Move report: Detail placement moves 122 insts, mean move: 2.35 um, max move: 7.84 um 
[09/09 15:07:53    163s] 	Max move on inst (g95144__1666): (38.80, 80.37) --> (39.80, 73.53)
[09/09 15:07:53    163s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1625.1MB
[09/09 15:07:53    163s] Statistics of distance of Instance movement in refine placement:
[09/09 15:07:53    163s]   maximum (X+Y) =         7.84 um
[09/09 15:07:53    163s]   inst (g95144__1666) with max move: (38.8, 80.37) -> (39.8, 73.53)
[09/09 15:07:53    163s]   mean    (X+Y) =         2.35 um
[09/09 15:07:53    163s] Summary Report:
[09/09 15:07:53    163s] Instances move: 122 (out of 7641 movable)
[09/09 15:07:53    163s] Instances flipped: 0
[09/09 15:07:53    163s] Mean displacement: 2.35 um
[09/09 15:07:53    163s] Max displacement: 7.84 um (Instance: g95144__1666) (38.8, 80.37) -> (39.8, 73.53)
[09/09 15:07:53    163s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: OAI222X1
[09/09 15:07:53    163s] Total instances moved : 122
[09/09 15:07:53    163s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.070, MEM:1625.1M
[09/09 15:07:53    163s] Total net bbox length = 8.364e+04 (4.283e+04 4.082e+04) (ext = 5.620e+02)
[09/09 15:07:53    163s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1625.1MB
[09/09 15:07:53    163s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1625.1MB) @(0:02:44 - 0:02:44).
[09/09 15:07:53    163s] *** Finished refinePlace (0:02:44 mem=1625.1M) ***
[09/09 15:07:53    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19208.2
[09/09 15:07:53    163s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.077, MEM:1625.1M
[09/09 15:07:53    163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1625.1M
[09/09 15:07:53    163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1622.1M
[09/09 15:07:53    163s]     ClockRefiner summary
[09/09 15:07:53    163s]     All clock instances: Moved 9, flipped 6 and cell swapped 0 (out of a total of 857).
[09/09 15:07:53    163s]     The largest move was 4.2 um for gen_pipe[11].Pipe_Zo_reg[2].
[09/09 15:07:53    163s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[09/09 15:07:53    163s]     Clock sinks: Moved 9, flipped 6 and cell swapped 0 (out of a total of 844).
[09/09 15:07:53    163s]     The largest move was 4.2 um for gen_pipe[11].Pipe_Zo_reg[2].
[09/09 15:07:53    163s]     Revert refine place priority changes on 0 instances.
[09/09 15:07:53    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1622.1M
[09/09 15:07:53    163s] z: 2, totalTracks: 1
[09/09 15:07:53    163s] z: 4, totalTracks: 1
[09/09 15:07:53    163s] z: 6, totalTracks: 1
[09/09 15:07:53    163s] z: 8, totalTracks: 1
[09/09 15:07:53    163s] #spOpts: mergeVia=F 
[09/09 15:07:53    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1622.1M
[09/09 15:07:53    163s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:53    163s] OPERPROF:     Starting CMU at level 3, MEM:1622.1M
[09/09 15:07:53    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1622.1M
[09/09 15:07:53    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1622.1M
[09/09 15:07:53    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1622.1MB).
[09/09 15:07:53    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1622.1M
[09/09 15:07:53    163s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:53    163s]     Disconnecting clock tree from netlist...
[09/09 15:07:53    163s]     Disconnecting clock tree from netlist done.
[09/09 15:07:53    163s]     Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:07:53    163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1622.1M
[09/09 15:07:53    163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1622.1M
[09/09 15:07:53    163s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:53    163s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 15:07:53    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1622.1M
[09/09 15:07:53    163s] z: 2, totalTracks: 1
[09/09 15:07:53    163s] z: 4, totalTracks: 1
[09/09 15:07:53    163s] z: 6, totalTracks: 1
[09/09 15:07:53    163s] z: 8, totalTracks: 1
[09/09 15:07:53    163s] #spOpts: mergeVia=F 
[09/09 15:07:53    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1622.1M
[09/09 15:07:53    163s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:53    163s] OPERPROF:     Starting CMU at level 3, MEM:1622.1M
[09/09 15:07:53    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1622.1M
[09/09 15:07:53    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1622.1M
[09/09 15:07:53    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1622.1MB).
[09/09 15:07:53    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1622.1M
[09/09 15:07:53    163s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:53    163s]     Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:07:53    163s] End AAE Lib Interpolated Model. (MEM=1622.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:53    163s]     Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     Clock tree legalization - Histogram:
[09/09 15:07:53    163s]     ====================================
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     --------------------------------
[09/09 15:07:53    163s]     Movement (um)    Number of cells
[09/09 15:07:53    163s]     --------------------------------
[09/09 15:07:53    163s]       (empty table)
[09/09 15:07:53    163s]     --------------------------------
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     Clock tree legalization - There are no Movements:
[09/09 15:07:53    163s]     =================================================
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     ---------------------------------------------
[09/09 15:07:53    163s]     Movement (um)    Desired     Achieved    Node
[09/09 15:07:53    163s]                      location    location    
[09/09 15:07:53    163s]     ---------------------------------------------
[09/09 15:07:53    163s]       (empty table)
[09/09 15:07:53    163s]     ---------------------------------------------
[09/09 15:07:53    163s]     
[09/09 15:07:53    163s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:53    163s]     Clock DAG stats after 'Clustering':
[09/09 15:07:53    163s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:53    163s]       misc counts      : r=1, pp=0
[09/09 15:07:53    163s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:53    163s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:53    163s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:53    163s]       wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.543pF, total=0.622pF
[09/09 15:07:53    163s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:53    163s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:53    163s]     Clock DAG net violations after 'Clustering': none
[09/09 15:07:53    163s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[09/09 15:07:53    163s]       Trunk : target=0.052ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:53    163s]       Leaf  : target=0.052ns count=13 avg=0.047ns sd=0.002ns min=0.043ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns}
[09/09 15:07:53    163s]     Clock DAG library cell distribution after 'Clustering' {count}:
[09/09 15:07:53    163s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:53    163s]     Primary reporting skew groups after 'Clustering':
[09/09 15:07:53    163s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.067, avg=0.056, sd=0.008], skew [0.031 vs 0.030*], 99.9% {0.038, 0.067} (wid=0.023 ws=0.020) (gid=0.045 gs=0.012)
[09/09 15:07:53    163s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:53    163s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:53    163s]     Skew group summary after 'Clustering':
[09/09 15:07:53    163s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.067, avg=0.056, sd=0.008], skew [0.031 vs 0.030*], 99.9% {0.038, 0.067} (wid=0.023 ws=0.020) (gid=0.045 gs=0.012)
[09/09 15:07:53    163s]     Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:53    163s]   Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   Post-Clustering Statistics Report
[09/09 15:07:53    163s]   =================================
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   Fanout Statistics:
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[09/09 15:07:53    163s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   Trunk         2       7.000       1        13        8.485      {1 <= 3, 1 <= 15}
[09/09 15:07:53    163s]   Leaf         13      64.923      49        73        7.029      {1 <= 53, 1 <= 58, 2 <= 63, 4 <= 68, 5 <= 73}
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   Clustering Failure Statistics:
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   ----------------------------------------------
[09/09 15:07:53    163s]   Net Type    Clusters    Clusters    Transition
[09/09 15:07:53    163s]               Tried       Failed      Failures
[09/09 15:07:53    163s]   ----------------------------------------------
[09/09 15:07:53    163s]   Leaf           57          20           20
[09/09 15:07:53    163s]   ----------------------------------------------
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   Clustering Partition Statistics:
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[09/09 15:07:53    163s]               Fraction    Fraction    Count        Size       Size    Size    Size
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   Leaf         0.000       1.000          1        844.000    844     844       0.000
[09/09 15:07:53    163s]   -------------------------------------------------------------------------------------
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   
[09/09 15:07:53    163s]   Looking for fanout violations...
[09/09 15:07:53    163s]   Looking for fanout violations done.
[09/09 15:07:53    163s]   CongRepair After Initial Clustering...
[09/09 15:07:53    163s]   Reset timing graph...
[09/09 15:07:53    163s] Ignoring AAE DB Resetting ...
[09/09 15:07:53    163s]   Reset timing graph done.
[09/09 15:07:53    163s]   Leaving CCOpt scope - Early Global Route...
[09/09 15:07:53    163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1660.2M
[09/09 15:07:53    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.2M
[09/09 15:07:53    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.2M
[09/09 15:07:53    164s] All LLGs are deleted
[09/09 15:07:53    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.2M
[09/09 15:07:53    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.2M
[09/09 15:07:53    164s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.013, MEM:1622.2M
[09/09 15:07:53    164s]   Clock implementation routing...
[09/09 15:07:53    164s] Net route status summary:
[09/09 15:07:53    164s]   Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:53    164s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:53    164s]     Routing using eGR only...
[09/09 15:07:53    164s]       Early Global Route - eGR only step...
[09/09 15:07:53    164s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[09/09 15:07:53    164s] (ccopt eGR): Start to route 14 all nets
[09/09 15:07:53    164s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Import and model ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Create place DB ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Import place data ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read instances and placement ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Create route DB ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       == Non-default Options ==
[09/09 15:07:53    164s] (I)       Clean congestion better                            : true
[09/09 15:07:53    164s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:07:53    164s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:07:53    164s] (I)       Layer constraints as soft constraints              : true
[09/09 15:07:53    164s] (I)       Soft top layer                                     : true
[09/09 15:07:53    164s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:07:53    164s] (I)       Better NDR handling                                : true
[09/09 15:07:53    164s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:07:53    164s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:07:53    164s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:07:53    164s] (I)       Block tracks for preroutes                         : true
[09/09 15:07:53    164s] (I)       Assign IRoute by net group key                     : true
[09/09 15:07:53    164s] (I)       Block unroutable channels                          : true
[09/09 15:07:53    164s] (I)       Block unroutable channel fix                       : true
[09/09 15:07:53    164s] (I)       Block unroutable channels 3D                       : true
[09/09 15:07:53    164s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:07:53    164s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:07:53    164s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:07:53    164s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:07:53    164s] (I)       Skip must join for term with via pillar            : true
[09/09 15:07:53    164s] (I)       Model find APA for IO pin                          : true
[09/09 15:07:53    164s] (I)       On pin location for off pin term                   : true
[09/09 15:07:53    164s] (I)       Handle EOL spacing                                 : true
[09/09 15:07:53    164s] (I)       Merge PG vias by gap                               : true
[09/09 15:07:53    164s] (I)       Maximum routing layer                              : 11
[09/09 15:07:53    164s] (I)       Route selected nets only                           : true
[09/09 15:07:53    164s] (I)       Refine MST                                         : true
[09/09 15:07:53    164s] (I)       Honor PRL                                          : true
[09/09 15:07:53    164s] (I)       Strong congestion aware                            : true
[09/09 15:07:53    164s] (I)       Improved initial location for IRoutes              : true
[09/09 15:07:53    164s] (I)       Multi panel TA                                     : true
[09/09 15:07:53    164s] (I)       Penalize wire overlap                              : true
[09/09 15:07:53    164s] (I)       Expand small instance blockage                     : true
[09/09 15:07:53    164s] (I)       Reduce via in TA                                   : true
[09/09 15:07:53    164s] (I)       SS-aware routing                                   : true
[09/09 15:07:53    164s] (I)       Improve tree edge sharing                          : true
[09/09 15:07:53    164s] (I)       Improve 2D via estimation                          : true
[09/09 15:07:53    164s] (I)       Refine Steiner tree                                : true
[09/09 15:07:53    164s] (I)       Build spine tree                                   : true
[09/09 15:07:53    164s] (I)       Model pass through capacity                        : true
[09/09 15:07:53    164s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:07:53    164s] (I)       Consider pin shapes                                : true
[09/09 15:07:53    164s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:07:53    164s] (I)       Consider NR APA                                    : true
[09/09 15:07:53    164s] (I)       Consider IO pin shape                              : true
[09/09 15:07:53    164s] (I)       Fix pin connection bug                             : true
[09/09 15:07:53    164s] (I)       Consider layer RC for local wires                  : true
[09/09 15:07:53    164s] (I)       LA-aware pin escape length                         : 2
[09/09 15:07:53    164s] (I)       Connect multiple ports                             : true
[09/09 15:07:53    164s] (I)       Split for must join                                : true
[09/09 15:07:53    164s] (I)       Number of threads                                  : 1
[09/09 15:07:53    164s] (I)       Routing effort level                               : 10000
[09/09 15:07:53    164s] (I)       Special modeling for N7                            : 0
[09/09 15:07:53    164s] (I)       Special modeling for N6                            : 0
[09/09 15:07:53    164s] (I)       Special modeling for N2                            : 0
[09/09 15:07:53    164s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:07:53    164s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:07:53    164s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:07:53    164s] (I)       Special settings for S3                            : 0
[09/09 15:07:53    164s] (I)       Special settings for S4                            : 0
[09/09 15:07:53    164s] (I)       Special settings for S5 v2                         : 0
[09/09 15:07:53    164s] (I)       Special settings for S7                            : 0
[09/09 15:07:53    164s] (I)       Special settings for S8 v6                         : 0
[09/09 15:07:53    164s] (I)       Prefer layer length threshold                      : 8
[09/09 15:07:53    164s] (I)       Overflow penalty cost                              : 10
[09/09 15:07:53    164s] (I)       A-star cost                                        : 0.300000
[09/09 15:07:53    164s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:07:53    164s] (I)       Threshold for short IRoute                         : 6
[09/09 15:07:53    164s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:07:53    164s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:07:53    164s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:07:53    164s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:07:53    164s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:07:53    164s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:07:53    164s] (I)       PG-aware similar topology routing                  : true
[09/09 15:07:53    164s] (I)       Maze routing via cost fix                          : true
[09/09 15:07:53    164s] (I)       Apply PRL on PG terms                              : true
[09/09 15:07:53    164s] (I)       Apply PRL on obs objects                           : true
[09/09 15:07:53    164s] (I)       Handle range-type spacing rules                    : true
[09/09 15:07:53    164s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:07:53    164s] (I)       Parallel spacing query fix                         : true
[09/09 15:07:53    164s] (I)       Force source to root IR                            : true
[09/09 15:07:53    164s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:07:53    164s] (I)       Do not relax to DPT layer                          : true
[09/09 15:07:53    164s] (I)       No DPT in post routing                             : true
[09/09 15:07:53    164s] (I)       Modeling PG via merging fix                        : true
[09/09 15:07:53    164s] (I)       Shield aware TA                                    : true
[09/09 15:07:53    164s] (I)       Strong shield aware TA                             : true
[09/09 15:07:53    164s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:07:53    164s] (I)       Post routing fix                                   : true
[09/09 15:07:53    164s] (I)       Strong post routing                                : true
[09/09 15:07:53    164s] (I)       NDR via pillar fix                                 : true
[09/09 15:07:53    164s] (I)       Violation on path threshold                        : 1
[09/09 15:07:53    164s] (I)       Pass through capacity modeling                     : true
[09/09 15:07:53    164s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:07:53    164s] (I)       Select term pin box for io pin                     : true
[09/09 15:07:53    164s] (I)       Penalize NDR sharing                               : true
[09/09 15:07:53    164s] (I)       Keep fixed segments                                : true
[09/09 15:07:53    164s] (I)       Reorder net groups by key                          : true
[09/09 15:07:53    164s] (I)       Increase net scenic ratio                          : true
[09/09 15:07:53    164s] (I)       Method to set GCell size                           : row
[09/09 15:07:53    164s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:07:53    164s] (I)       Avoid high resistance layers                       : true
[09/09 15:07:53    164s] (I)       Fix unreachable term connection                    : true
[09/09 15:07:53    164s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:07:53    164s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:07:53    164s] (I)       Use track pitch for NDR                            : true
[09/09 15:07:53    164s] (I)       Top layer relaxation fix                           : true
[09/09 15:07:53    164s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:07:53    164s] (I)       Started Import route data (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Use row-based GCell size
[09/09 15:07:53    164s] (I)       Use row-based GCell align
[09/09 15:07:53    164s] (I)       GCell unit size   : 3420
[09/09 15:07:53    164s] (I)       GCell multiplier  : 1
[09/09 15:07:53    164s] (I)       GCell row height  : 3420
[09/09 15:07:53    164s] (I)       Actual row height : 3420
[09/09 15:07:53    164s] (I)       GCell align ref   : 10000 10260
[09/09 15:07:53    164s] [NR-eGR] Track table information for default rule: 
[09/09 15:07:53    164s] [NR-eGR] M1 has no routable track
[09/09 15:07:53    164s] [NR-eGR] M2 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M3 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M4 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M5 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M6 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M7 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M8 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M9 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M10 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M11 has single uniform track structure
[09/09 15:07:53    164s] (I)       ========================== Default via ===========================
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:07:53    164s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:07:53    164s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:07:53    164s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:07:53    164s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:07:53    164s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read routing blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read instance blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read PG blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Read 864 PG shapes
[09/09 15:07:53    164s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read boundary cut boxes ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:07:53    164s] [NR-eGR] #Instance Blockages : 0
[09/09 15:07:53    164s] [NR-eGR] #PG Blockages       : 864
[09/09 15:07:53    164s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:07:53    164s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:07:53    164s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read blackboxes ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:07:53    164s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read prerouted ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:07:53    164s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read unlegalized nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Read numTotalNets=8491  numIgnoredNets=8477
[09/09 15:07:53    164s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:07:53    164s] (I)       Started Set up via pillars ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       early_global_route_priority property id does not exist.
[09/09 15:07:53    164s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Model blockages into capacity
[09/09 15:07:53    164s] (I)       Read Num Blocks=1321  Num Prerouted Wires=0  Num CS=0
[09/09 15:07:53    164s] (I)       Started Initialize 3D capacity ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Layer 1 (V) : #blockages 67 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 2 (H) : #blockages 292 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 3 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 4 (H) : #blockages 285 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 5 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 6 (H) : #blockages 397 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 7 (V) : #blockages 170 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       -- layer congestion ratio --
[09/09 15:07:53    164s] (I)       Layer 1 : 0.100000
[09/09 15:07:53    164s] (I)       Layer 2 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 3 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 4 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 5 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 6 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 7 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 8 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 9 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 10 : 1.000000
[09/09 15:07:53    164s] (I)       Layer 11 : 1.000000
[09/09 15:07:53    164s] (I)       ----------------------------
[09/09 15:07:53    164s] (I)       Started Move terms for access ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Moved 1 terms for better access 
[09/09 15:07:53    164s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Number of ignored nets                =      0
[09/09 15:07:53    164s] (I)       Number of connected nets              =      0
[09/09 15:07:53    164s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of clock nets                  =     14.  Ignored: No
[09/09 15:07:53    164s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:07:53    164s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read aux data ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Others data preparation ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[09/09 15:07:53    164s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Create route kernel ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Ndr track 0 does not exist
[09/09 15:07:53    164s] (I)       Ndr track 0 does not exist
[09/09 15:07:53    164s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:07:53    164s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:07:53    164s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:07:53    164s] (I)       Site width          :   400  (dbu)
[09/09 15:07:53    164s] (I)       Row height          :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell width         :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell height        :  3420  (dbu)
[09/09 15:07:53    164s] (I)       Grid                :   121   120    11
[09/09 15:07:53    164s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:07:53    164s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:07:53    164s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:07:53    164s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:07:53    164s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:07:53    164s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:07:53    164s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:07:53    164s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:07:53    164s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:07:53    164s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:07:53    164s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:07:53    164s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:07:53    164s] (I)       --------------------------------------------------------
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] [NR-eGR] ============ Routing rule table ============
[09/09 15:07:53    164s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 14 
[09/09 15:07:53    164s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:07:53    164s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:53    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:07:53    164s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:07:53    164s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:53    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] [NR-eGR] ========================================
[09/09 15:07:53    164s] [NR-eGR] 
[09/09 15:07:53    164s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer4 : = 1221 / 124200 (0.98%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer6 : = 1221 / 124200 (0.98%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer7 : = 12828 / 130680 (9.82%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer8 : = 11564 / 124200 (9.31%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:07:53    164s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Reset routing kernel
[09/09 15:07:53    164s] (I)       Started Global Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Initialization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       totalPins=871  totalGlobalPin=871 (100.00%)
[09/09 15:07:53    164s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Net group 1 ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 384364 = (260900 H, 123464 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 5]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.247640e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.247640e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1f Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1f ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2484 = (1248 H, 1236 V) = (0.48% H, 1.00% V) = (2.134e+03um H, 2.114e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1g Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1g ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2469 = (1237 H, 1232 V) = (0.47% H, 1.00% V) = (2.115e+03um H, 2.107e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       numNets=14  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=2004
[09/09 15:07:53    164s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 7]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1h Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1h ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2303 = (1135 H, 1168 V) = (0.44% H, 0.95% V) = (1.941e+03um H, 1.997e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Layer assignment (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Net group 2 ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 625949 = (378965 H, 246984 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 7]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.750380e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.750380e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1f Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1f ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2778 = (1401 H, 1377 V) = (0.37% H, 0.56% V) = (2.396e+03um H, 2.355e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1g Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1g ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2768 = (1393 H, 1375 V) = (0.37% H, 0.56% V) = (2.382e+03um H, 2.351e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[09/09 15:07:53    164s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1h Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1h ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2595 = (1290 H, 1305 V) = (0.34% H, 0.53% V) = (2.206e+03um H, 2.232e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Net group 3 ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 869371 = (509645 H, 359726 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 9]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.249700e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.249700e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1f Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1f ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3070 = (1556 H, 1514 V) = (0.31% H, 0.42% V) = (2.661e+03um H, 2.589e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1g Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1g ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3060 = (1548 H, 1512 V) = (0.30% H, 0.42% V) = (2.647e+03um H, 2.586e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[09/09 15:07:53    164s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1h Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1h ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 2887 = (1445 H, 1442 V) = (0.28% H, 0.40% V) = (2.471e+03um H, 2.466e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Net group 4 ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 971681 = (561796 H, 409885 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 11]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.749020e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.749020e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1f Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1f ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3362 = (1711 H, 1651 V) = (0.30% H, 0.40% V) = (2.926e+03um H, 2.823e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1g Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1g ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3344 = (1697 H, 1647 V) = (0.30% H, 0.40% V) = (2.902e+03um H, 2.816e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=0
[09/09 15:07:53    164s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1h Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1h ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 3344 = (1697 H, 1647 V) = (0.30% H, 0.40% V) = (2.902e+03um H, 2.816e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Net group 5 ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 1095550 = (561796 H, 533754 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 11]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Started Add via demand to 2D ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.311960e+03um
[09/09 15:07:53    164s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:07:53    164s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.311960e+03um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1f Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1f ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4276 = (2215 H, 2061 V) = (0.39% H, 0.39% V) = (3.788e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1g Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1g ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4275 = (2214 H, 2061 V) = (0.39% H, 0.39% V) = (3.786e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1h Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1h ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Post Routing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Usage: 4275 = (2214 H, 2061 V) = (0.39% H, 0.39% V) = (3.786e+03um H, 3.524e+03um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Layer assignment (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:07:53    164s] [NR-eGR]                        OverCon            
[09/09 15:07:53    164s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:07:53    164s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:07:53    164s] [NR-eGR] ----------------------------------------------
[09/09 15:07:53    164s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR] ----------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR] 
[09/09 15:07:53    164s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Export 3D cong map ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 1095798 = (561815 H, 533983 V)
[09/09 15:07:53    164s] (I)       Started Export 2D cong map ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:07:53    164s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:07:53    164s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Free existing wires ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       ============= Track Assignment ============
[09/09 15:07:53    164s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Track Assignment (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:07:53    164s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Run Multi-thread track assignment
[09/09 15:07:53    164s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Export ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Export DB wires ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Export all nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Set wire vias ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29276
[09/09 15:07:53    164s] [NR-eGR]     M2  (2V) length: 4.672986e+04um, number of vias: 42854
[09/09 15:07:53    164s] [NR-eGR]     M3  (3H) length: 5.020715e+04um, number of vias: 1348
[09/09 15:07:53    164s] [NR-eGR]     M4  (4V) length: 5.242940e+03um, number of vias: 57
[09/09 15:07:53    164s] [NR-eGR]     M5  (5H) length: 4.586500e+02um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR] Total length: 1.026386e+05um, number of vias: 73535
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Total eGR-routed clock nets wire length: 4.382390e+03um 
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Report for selected net(s) only.
[09/09 15:07:53    164s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 870
[09/09 15:07:53    164s] [NR-eGR]     M2  (2V) length: 8.849050e+02um, number of vias: 1009
[09/09 15:07:53    164s] [NR-eGR]     M3  (3H) length: 1.933200e+03um, number of vias: 474
[09/09 15:07:53    164s] [NR-eGR]     M4  (4V) length: 1.318285e+03um, number of vias: 22
[09/09 15:07:53    164s] [NR-eGR]     M5  (5H) length: 2.460000e+02um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR] Total length: 4.382390e+03um, number of vias: 2375
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Total routed clock nets wire length: 4.382390e+03um, number of vias: 2375
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] (I)       Started Update net boxes ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Update timing ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Postprocess design ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:53    164s]     Routing using eGR only done.
[09/09 15:07:53    164s] Net route status summary:
[09/09 15:07:53    164s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:53    164s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] CCOPT: Done with clock implementation routing.
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s]   Clock implementation routing done.
[09/09 15:07:53    164s]   Fixed 14 wires.
[09/09 15:07:53    164s]   CCOpt: Starting congestion repair using flow wrapper...
[09/09 15:07:53    164s]     Congestion Repair...
[09/09 15:07:53    164s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:02:44.1/0:12:45.4 (0.2), mem = 1622.2M
[09/09 15:07:53    164s] Info: Disable timing driven in postCTS congRepair.
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] Starting congRepair ...
[09/09 15:07:53    164s] User Input Parameters:
[09/09 15:07:53    164s] - Congestion Driven    : On
[09/09 15:07:53    164s] - Timing Driven        : Off
[09/09 15:07:53    164s] - Area-Violation Based : On
[09/09 15:07:53    164s] - Start Rollback Level : -5
[09/09 15:07:53    164s] - Legalized            : On
[09/09 15:07:53    164s] - Window Based         : Off
[09/09 15:07:53    164s] - eDen incr mode       : Off
[09/09 15:07:53    164s] - Small incr mode      : Off
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1622.2M
[09/09 15:07:53    164s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1622.2M
[09/09 15:07:53    164s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1622.2M
[09/09 15:07:53    164s] Starting Early Global Route congestion estimation: mem = 1622.2M
[09/09 15:07:53    164s] (I)       Started Import and model ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Create place DB ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Import place data ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read instances and placement ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Create route DB ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       == Non-default Options ==
[09/09 15:07:53    164s] (I)       Maximum routing layer                              : 11
[09/09 15:07:53    164s] (I)       Number of threads                                  : 1
[09/09 15:07:53    164s] (I)       Use non-blocking free Dbs wires                    : false
[09/09 15:07:53    164s] (I)       Method to set GCell size                           : row
[09/09 15:07:53    164s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:07:53    164s] (I)       Started Import route data (1T) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Use row-based GCell size
[09/09 15:07:53    164s] (I)       Use row-based GCell align
[09/09 15:07:53    164s] (I)       GCell unit size   : 3420
[09/09 15:07:53    164s] (I)       GCell multiplier  : 1
[09/09 15:07:53    164s] (I)       GCell row height  : 3420
[09/09 15:07:53    164s] (I)       Actual row height : 3420
[09/09 15:07:53    164s] (I)       GCell align ref   : 10000 10260
[09/09 15:07:53    164s] [NR-eGR] Track table information for default rule: 
[09/09 15:07:53    164s] [NR-eGR] M1 has no routable track
[09/09 15:07:53    164s] [NR-eGR] M2 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M3 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M4 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M5 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M6 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M7 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M8 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M9 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M10 has single uniform track structure
[09/09 15:07:53    164s] [NR-eGR] M11 has single uniform track structure
[09/09 15:07:53    164s] (I)       ========================== Default via ===========================
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:07:53    164s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:07:53    164s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:07:53    164s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:07:53    164s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:07:53    164s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:07:53    164s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:07:53    164s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:53    164s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read routing blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read instance blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read PG blockages ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Read 821 PG shapes
[09/09 15:07:53    164s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read boundary cut boxes ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:07:53    164s] [NR-eGR] #Instance Blockages : 0
[09/09 15:07:53    164s] [NR-eGR] #PG Blockages       : 821
[09/09 15:07:53    164s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:07:53    164s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:07:53    164s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read blackboxes ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:07:53    164s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read prerouted ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2958
[09/09 15:07:53    164s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read unlegalized nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] (I)       Started Read nets ( Curr Mem: 1622.23 MB )
[09/09 15:07:53    164s] [NR-eGR] Read numTotalNets=8491  numIgnoredNets=14
[09/09 15:07:53    164s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Set up via pillars ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       early_global_route_priority property id does not exist.
[09/09 15:07:53    164s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Model blockages into capacity
[09/09 15:07:53    164s] (I)       Read Num Blocks=821  Num Prerouted Wires=2958  Num CS=0
[09/09 15:07:53    164s] (I)       Started Initialize 3D capacity ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 1759
[09/09 15:07:53    164s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 1026
[09/09 15:07:53    164s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 162
[09/09 15:07:53    164s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 11
[09/09 15:07:53    164s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:53    164s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       -- layer congestion ratio --
[09/09 15:07:53    164s] (I)       Layer 1 : 0.100000
[09/09 15:07:53    164s] (I)       Layer 2 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 3 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 4 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 5 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 6 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 7 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 8 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 9 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 10 : 0.700000
[09/09 15:07:53    164s] (I)       Layer 11 : 0.700000
[09/09 15:07:53    164s] (I)       ----------------------------
[09/09 15:07:53    164s] (I)       Number of ignored nets                =     14
[09/09 15:07:53    164s] (I)       Number of connected nets              =      0
[09/09 15:07:53    164s] (I)       Number of fixed nets                  =     14.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of clock nets                  =     14.  Ignored: No
[09/09 15:07:53    164s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:07:53    164s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:07:53    164s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Read aux data ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Others data preparation ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Create route kernel ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Ndr track 0 does not exist
[09/09 15:07:53    164s] (I)       Ndr track 0 does not exist
[09/09 15:07:53    164s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:07:53    164s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:07:53    164s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:07:53    164s] (I)       Site width          :   400  (dbu)
[09/09 15:07:53    164s] (I)       Row height          :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell width         :  3420  (dbu)
[09/09 15:07:53    164s] (I)       GCell height        :  3420  (dbu)
[09/09 15:07:53    164s] (I)       Grid                :   121   120    11
[09/09 15:07:53    164s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:07:53    164s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:07:53    164s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:07:53    164s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:07:53    164s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:07:53    164s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:07:53    164s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:07:53    164s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:07:53    164s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:07:53    164s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:07:53    164s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:07:53    164s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:07:53    164s] (I)       --------------------------------------------------------
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] [NR-eGR] ============ Routing rule table ============
[09/09 15:07:53    164s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[09/09 15:07:53    164s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:07:53    164s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:53    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] [NR-eGR] Rule id: 1  Nets: 8477 
[09/09 15:07:53    164s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:07:53    164s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:53    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:53    164s] [NR-eGR] ========================================
[09/09 15:07:53    164s] [NR-eGR] 
[09/09 15:07:53    164s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer4 : = 1210 / 124200 (0.97%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer6 : = 1210 / 124200 (0.97%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer7 : = 12848 / 130680 (9.83%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer8 : = 11600 / 124200 (9.34%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:07:53    164s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:07:53    164s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Reset routing kernel
[09/09 15:07:53    164s] (I)       Started Global Routing ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Initialization ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       totalPins=28475  totalGlobalPin=27789 (97.59%)
[09/09 15:07:53    164s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Net group 1 ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Generate topology ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 1095579 = (561792 H, 533787 V)
[09/09 15:07:53    164s] [NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1a Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1a ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Started Pattern routing (1T) ( Curr Mem: 1624.24 MB )
[09/09 15:07:53    164s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Usage: 54337 = (27654 H, 26683 V) = (4.92% H, 5.00% V) = (4.729e+04um H, 4.563e+04um V)
[09/09 15:07:53    164s] (I)       Started Add via demand to 2D ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1b Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1b ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Usage: 54337 = (27654 H, 26683 V) = (4.92% H, 5.00% V) = (4.729e+04um H, 4.563e+04um V)
[09/09 15:07:53    164s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.291627e+04um
[09/09 15:07:53    164s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:07:53    164s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:07:53    164s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1c Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1c ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Usage: 54337 = (27654 H, 26683 V) = (4.92% H, 5.00% V) = (4.729e+04um H, 4.563e+04um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1d Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1d ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Usage: 54337 = (27654 H, 26683 V) = (4.92% H, 5.00% V) = (4.729e+04um H, 4.563e+04um V)
[09/09 15:07:53    164s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1e Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1e ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Route legalization ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Usage: 54337 = (27654 H, 26683 V) = (4.92% H, 5.00% V) = (4.729e+04um H, 4.563e+04um V)
[09/09 15:07:53    164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.291627e+04um
[09/09 15:07:53    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] (I)       ============  Phase 1l Route ============
[09/09 15:07:53    164s] (I)       Started Phase 1l ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Layer assignment (1T) ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Clean cong LA ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:07:53    164s] (I)       Layer  2:     122840     34035         0           0      123111    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer  3:     129423     31026         0           0      129600    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer  4:     122837      4833         0           0      123111    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer  5:     129424       805         0           0      129600    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer  6:     122837         0         0           0      123111    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer  7:     116944         0         0        8280      121320    ( 6.39%) 
[09/09 15:07:53    164s] (I)       Layer  8:     111711         0         0        7797      115313    ( 6.33%) 
[09/09 15:07:53    164s] (I)       Layer  9:     129600         0         0           0      129600    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Layer 10:      49147         0         0         406       48837    ( 0.82%) 
[09/09 15:07:53    164s] (I)       Layer 11:      51720         0         0           0       51840    ( 0.00%) 
[09/09 15:07:53    164s] (I)       Total:       1086483     70699         0       16483     1095443    ( 1.48%) 
[09/09 15:07:53    164s] (I)       
[09/09 15:07:53    164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:07:53    164s] [NR-eGR]                        OverCon            
[09/09 15:07:53    164s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:07:53    164s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:07:53    164s] [NR-eGR] ----------------------------------------------
[09/09 15:07:53    164s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR] ----------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:07:53    164s] [NR-eGR] 
[09/09 15:07:53    164s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Export 3D cong map ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       total 2D Cap : 1095936 = (561915 H, 534021 V)
[09/09 15:07:53    164s] (I)       Started Export 2D cong map ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:07:53    164s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:07:53    164s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1627.0M
[09/09 15:07:53    164s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.076, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF: Starting HotSpotCal at level 1, MEM:1627.0M
[09/09 15:07:53    164s] [hotspot] +------------+---------------+---------------+
[09/09 15:07:53    164s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 15:07:53    164s] [hotspot] +------------+---------------+---------------+
[09/09 15:07:53    164s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 15:07:53    164s] [hotspot] +------------+---------------+---------------+
[09/09 15:07:53    164s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 15:07:53    164s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 15:07:53    164s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1627.0M
[09/09 15:07:53    164s] Skipped repairing congestion.
[09/09 15:07:53    164s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1627.0M
[09/09 15:07:53    164s] Starting Early Global Route wiring: mem = 1627.0M
[09/09 15:07:53    164s] (I)       Started Free existing wires ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       ============= Track Assignment ============
[09/09 15:07:53    164s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Track Assignment (1T) ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:07:53    164s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Run Multi-thread track assignment
[09/09 15:07:53    164s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Export ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Export DB wires ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Export all nets ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Started Set wire vias ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29276
[09/09 15:07:53    164s] [NR-eGR]     M2  (2V) length: 4.662557e+04um, number of vias: 42836
[09/09 15:07:53    164s] [NR-eGR]     M3  (3H) length: 4.987571e+04um, number of vias: 1448
[09/09 15:07:53    164s] [NR-eGR]     M4  (4V) length: 5.588910e+03um, number of vias: 142
[09/09 15:07:53    164s] [NR-eGR]     M5  (5H) length: 8.890900e+02um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:53    164s] [NR-eGR] Total length: 1.029793e+05um, number of vias: 73702
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/09 15:07:53    164s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:53    164s] (I)       Started Update net boxes ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Update timing ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Started Postprocess design ( Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.99 MB )
[09/09 15:07:53    164s] Early Global Route wiring runtime: 0.10 seconds, mem = 1627.0M
[09/09 15:07:53    164s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.097, MEM:1627.0M
[09/09 15:07:53    164s] Tdgp not successfully inited but do clear! skip clearing
[09/09 15:07:53    164s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[09/09 15:07:53    164s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:44.3/0:12:45.6 (0.2), mem = 1627.0M
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s] =============================================================================================
[09/09 15:07:53    164s]  Step TAT Report for IncrReplace #1                                             20.14-s095_1
[09/09 15:07:53    164s] =============================================================================================
[09/09 15:07:53    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 15:07:53    164s] ---------------------------------------------------------------------------------------------
[09/09 15:07:53    164s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:07:53    164s] ---------------------------------------------------------------------------------------------
[09/09 15:07:53    164s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:07:53    164s] ---------------------------------------------------------------------------------------------
[09/09 15:07:53    164s] 
[09/09 15:07:53    164s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:53    164s]   CCOpt: Starting congestion repair using flow wrapper done.
[09/09 15:07:53    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.0M
[09/09 15:07:53    164s] z: 2, totalTracks: 1
[09/09 15:07:53    164s] z: 4, totalTracks: 1
[09/09 15:07:53    164s] z: 6, totalTracks: 1
[09/09 15:07:53    164s] z: 8, totalTracks: 1
[09/09 15:07:53    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1627.0M
[09/09 15:07:53    164s] Core basic site is CoreSite
[09/09 15:07:53    164s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:53    164s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1627.0M
[09/09 15:07:53    164s] Fast DP-INIT is on for default
[09/09 15:07:53    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:07:53    164s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF:     Starting CMU at level 3, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1627.0M
[09/09 15:07:53    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1627.0M
[09/09 15:07:53    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1627.0MB).
[09/09 15:07:53    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1627.0M
[09/09 15:07:53    164s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:07:53    164s]   Leaving CCOpt scope - extractRC...
[09/09 15:07:53    164s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:07:53    164s] Extraction called for design 'Cordic' of instances=7641 and nets=8581 using extraction engine 'preRoute' .
[09/09 15:07:53    164s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:07:53    164s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:07:53    164s] PreRoute RC Extraction called for design Cordic.
[09/09 15:07:53    164s] RC Extraction called in multi-corner(2) mode.
[09/09 15:07:53    164s] RCMode: PreRoute
[09/09 15:07:53    164s]       RC Corner Indexes            0       1   
[09/09 15:07:53    164s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:07:53    164s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:53    164s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:53    164s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:53    164s] Shrink Factor                : 0.90000
[09/09 15:07:53    164s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:07:53    164s] Using capacitance table file ...
[09/09 15:07:53    164s] LayerId::1 widthSet size::4
[09/09 15:07:53    164s] LayerId::2 widthSet size::4
[09/09 15:07:53    164s] LayerId::3 widthSet size::5
[09/09 15:07:53    164s] LayerId::4 widthSet size::5
[09/09 15:07:53    164s] LayerId::5 widthSet size::5
[09/09 15:07:53    164s] LayerId::6 widthSet size::5
[09/09 15:07:53    164s] LayerId::7 widthSet size::5
[09/09 15:07:53    164s] LayerId::8 widthSet size::5
[09/09 15:07:53    164s] LayerId::9 widthSet size::5
[09/09 15:07:53    164s] LayerId::10 widthSet size::4
[09/09 15:07:53    164s] LayerId::11 widthSet size::3
[09/09 15:07:53    164s] Updating RC grid for preRoute extraction ...
[09/09 15:07:53    164s] eee: pegSigSF::1.070000
[09/09 15:07:53    164s] Initializing multi-corner capacitance tables ... 
[09/09 15:07:53    164s] Initializing multi-corner resistance tables ...
[09/09 15:07:53    164s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:53    164s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:53    164s] eee: l::1 avDens::0.112010 usedTrk::1451.651459 availTrk::12960.000000 sigTrk::1451.651459
[09/09 15:07:53    164s] eee: l::2 avDens::0.221475 usedTrk::2726.797078 availTrk::12312.000000 sigTrk::2726.797078
[09/09 15:07:53    164s] eee: l::3 avDens::0.218600 usedTrk::2931.422810 availTrk::13410.000000 sigTrk::2931.422810
[09/09 15:07:53    164s] eee: l::4 avDens::0.027501 usedTrk::326.836842 availTrk::11884.500000 sigTrk::326.836842
[09/09 15:07:53    164s] eee: l::5 avDens::0.012036 usedTrk::51.993568 availTrk::4320.000000 sigTrk::51.993568
[09/09 15:07:53    164s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:53    164s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 15:07:53    164s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 15:07:53    164s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:53    164s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:53    164s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:53    164s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:07:53    164s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:07:53    164s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.049836 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:07:53    164s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1626.992M)
[09/09 15:07:53    164s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:07:53    164s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:53    164s]   Not writing Steiner routes to the DB after clustering cong repair call.
[09/09 15:07:53    164s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:07:53    164s] End AAE Lib Interpolated Model. (MEM=1626.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:53    164s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:53    164s]   Clock DAG stats after clustering cong repair call:
[09/09 15:07:53    164s]     cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:53    164s]     misc counts      : r=1, pp=0
[09/09 15:07:53    164s]     cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:53    164s]     cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:53    164s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:53    164s]     wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:53    164s]     wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:53    164s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:53    164s]   Clock DAG net violations after clustering cong repair call: none
[09/09 15:07:53    164s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[09/09 15:07:53    164s]     Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:53    164s]     Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:53    164s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[09/09 15:07:53    164s]      Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:53    164s]   Primary reporting skew groups after clustering cong repair call:
[09/09 15:07:53    164s]     skew_group clk/constrain: insertion delay [min=0.036, max=0.068, avg=0.057, sd=0.008], skew [0.032 vs 0.030*], 99.2% {0.038, 0.068} (wid=0.023 ws=0.020) (gid=0.046 gs=0.013)
[09/09 15:07:53    164s]         min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:53    164s]         max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:53    164s]   Skew group summary after clustering cong repair call:
[09/09 15:07:53    164s]     skew_group clk/constrain: insertion delay [min=0.036, max=0.068, avg=0.057, sd=0.008], skew [0.032 vs 0.030*], 99.2% {0.038, 0.068} (wid=0.023 ws=0.020) (gid=0.046 gs=0.013)
[09/09 15:07:53    164s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 15:07:53    164s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[09/09 15:07:53    164s]   Stage::DRV Fixing...
[09/09 15:07:53    164s]   Fixing clock tree slew time and max cap violations...
[09/09 15:07:53    164s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:53    164s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[09/09 15:07:53    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:53    164s]       misc counts      : r=1, pp=0
[09/09 15:07:53    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:53    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:53    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:53    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:53    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:53    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:53    164s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[09/09 15:07:53    164s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[09/09 15:07:53    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:53    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:53    164s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[09/09 15:07:53    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Fixing clock tree slew time and max cap violations - detailed pass...
[09/09 15:07:54    164s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:54    164s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068, avg=0.057, sd=0.008], skew [0.032 vs 0.030*], 99.2% {0.038, 0.068} (wid=0.023 ws=0.020) (gid=0.046 gs=0.013)
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068, avg=0.057, sd=0.008], skew [0.032 vs 0.030*], 99.2% {0.038, 0.068} (wid=0.023 ws=0.020) (gid=0.046 gs=0.013)
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Stage::Insertion Delay Reduction...
[09/09 15:07:54    164s]   Removing unnecessary root buffering...
[09/09 15:07:54    164s]     Clock DAG stats after 'Removing unnecessary root buffering':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Removing unnecessary root buffering':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Removing unconstrained drivers...
[09/09 15:07:54    164s]     Clock DAG stats after 'Removing unconstrained drivers':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Removing unconstrained drivers':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Reducing insertion delay 1...
[09/09 15:07:54    164s]     Clock DAG stats after 'Reducing insertion delay 1':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Reducing insertion delay 1':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Removing longest path buffering...
[09/09 15:07:54    164s]     Clock DAG stats after 'Removing longest path buffering':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=0.560pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=630.835um, leaf=3694.399um, total=4325.234um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1397.575um, total=1397.575um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Removing longest path buffering': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.040ns sd=0.000ns min=0.040ns max=0.040ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 4 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Removing longest path buffering':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Removing longest path buffering':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.036, max=0.068], skew [0.032 vs 0.030*]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Reducing insertion delay 2...
[09/09 15:07:54    164s]     Path optimization required 102 stage delay updates 
[09/09 15:07:54    164s]     Clock DAG stats after 'Reducing insertion delay 2':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Reducing insertion delay 2':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    164s]     Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:54    164s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:07:54    164s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.4 real=0:00:01.4)
[09/09 15:07:54    164s]   CCOpt::Phase::Implementation...
[09/09 15:07:54    164s]   Stage::Reducing Power...
[09/09 15:07:54    164s]   Improving clock tree routing...
[09/09 15:07:54    164s]     Iteration 1...
[09/09 15:07:54    164s]     Iteration 1 done.
[09/09 15:07:54    164s]     Clock DAG stats after 'Improving clock tree routing':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Improving clock tree routing': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Improving clock tree routing':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Improving clock tree routing':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Reducing clock tree power 1...
[09/09 15:07:54    164s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:07:54    164s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]     100% 
[09/09 15:07:54    164s]     Clock DAG stats after 'Reducing clock tree power 1':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Reducing clock tree power 1':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    164s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Reducing clock tree power 2...
[09/09 15:07:54    164s]     Path optimization required 0 stage delay updates 
[09/09 15:07:54    164s]     Clock DAG stats after 'Reducing clock tree power 2':
[09/09 15:07:54    164s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]       misc counts      : r=1, pp=0
[09/09 15:07:54    164s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    164s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    164s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[09/09 15:07:54    164s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[09/09 15:07:54    164s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    164s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[09/09 15:07:54    164s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    164s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    164s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    164s]     Skew group summary after 'Reducing clock tree power 2':
[09/09 15:07:54    164s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    164s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:54    164s]   Stage::Balancing...
[09/09 15:07:54    164s]   Approximately balancing fragments step...
[09/09 15:07:54    164s]     Resolve constraints - Approximately balancing fragments...
[09/09 15:07:54    164s]     Resolving skew group constraints...
[09/09 15:07:54    164s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:07:54    164s]     Resolving skew group constraints done.
[09/09 15:07:54    164s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[09/09 15:07:54    164s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[09/09 15:07:54    164s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]     Approximately balancing fragments...
[09/09 15:07:54    164s]       Moving gates to improve sub-tree skew...
[09/09 15:07:54    164s]         Tried: 15 Succeeded: 0
[09/09 15:07:54    164s]         Topology Tried: 0 Succeeded: 0
[09/09 15:07:54    164s]         0 Succeeded with SS ratio
[09/09 15:07:54    164s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[09/09 15:07:54    164s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[09/09 15:07:54    164s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[09/09 15:07:54    164s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    164s]           misc counts      : r=1, pp=0
[09/09 15:07:54    164s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    164s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    164s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    164s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    164s]           wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    164s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    164s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[09/09 15:07:54    164s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[09/09 15:07:54    164s]           Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    164s]           Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    164s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[09/09 15:07:54    164s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    164s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    164s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    164s]       Approximately balancing fragments bottom up...
[09/09 15:07:54    164s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:54    165s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[09/09 15:07:54    165s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]           misc counts      : r=1, pp=0
[09/09 15:07:54    165s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]           wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[09/09 15:07:54    165s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[09/09 15:07:54    165s]           Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]           Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[09/09 15:07:54    165s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]       Approximately balancing fragments, wire and cell delays...
[09/09 15:07:54    165s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[09/09 15:07:54    165s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 15:07:54    165s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]           misc counts      : r=1, pp=0
[09/09 15:07:54    165s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]           wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[09/09 15:07:54    165s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 15:07:54    165s]           Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]           Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[09/09 15:07:54    165s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[09/09 15:07:54    165s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]     Approximately balancing fragments done.
[09/09 15:07:54    165s]     Clock DAG stats after 'Approximately balancing fragments step':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:54    165s]   Clock DAG stats after Approximately balancing fragments:
[09/09 15:07:54    165s]     cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]     misc counts      : r=1, pp=0
[09/09 15:07:54    165s]     cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]     cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]     wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]     wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]   Clock DAG net violations after Approximately balancing fragments: none
[09/09 15:07:54    165s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[09/09 15:07:54    165s]     Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]     Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[09/09 15:07:54    165s]      Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]   Primary reporting skew groups after Approximately balancing fragments:
[09/09 15:07:54    165s]     skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]         min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]         max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    165s]   Skew group summary after Approximately balancing fragments:
[09/09 15:07:54    165s]     skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]   Improving fragments clock skew...
[09/09 15:07:54    165s]     Clock DAG stats after 'Improving fragments clock skew':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Improving fragments clock skew': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Improving fragments clock skew':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Improving fragments clock skew':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Approximately balancing step...
[09/09 15:07:54    165s]     Resolve constraints - Approximately balancing...
[09/09 15:07:54    165s]     Resolving skew group constraints...
[09/09 15:07:54    165s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:07:54    165s]     Resolving skew group constraints done.
[09/09 15:07:54    165s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]     Approximately balancing...
[09/09 15:07:54    165s]       Approximately balancing, wire and cell delays...
[09/09 15:07:54    165s]       Approximately balancing, wire and cell delays, iteration 1...
[09/09 15:07:54    165s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[09/09 15:07:54    165s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]           misc counts      : r=1, pp=0
[09/09 15:07:54    165s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]           wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[09/09 15:07:54    165s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[09/09 15:07:54    165s]           Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]           Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[09/09 15:07:54    165s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]       Approximately balancing, wire and cell delays, iteration 1 done.
[09/09 15:07:54    165s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]     Approximately balancing done.
[09/09 15:07:54    165s]     Clock DAG stats after 'Approximately balancing step':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Approximately balancing step': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Approximately balancing step':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Approximately balancing step':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Fixing clock tree overload...
[09/09 15:07:54    165s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:54    165s]     Clock DAG stats after 'Fixing clock tree overload':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Fixing clock tree overload': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Fixing clock tree overload':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Fixing clock tree overload':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Approximately balancing paths...
[09/09 15:07:54    165s]     Added 0 buffers.
[09/09 15:07:54    165s]     Clock DAG stats after 'Approximately balancing paths':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Approximately balancing paths': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Approximately balancing paths':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Xo_reg[1]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Approximately balancing paths':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.064, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.064} (wid=0.023 ws=0.019) (gid=0.044 gs=0.009)
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:54    165s]   Stage::Polishing...
[09/09 15:07:54    165s]   Merging balancing drivers for power...
[09/09 15:07:54    165s]     Tried: 15 Succeeded: 0
[09/09 15:07:54    165s]     Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:07:54    165s]     Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]     Clock DAG stats after 'Merging balancing drivers for power':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.063], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Merging balancing drivers for power':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.063], skew [0.025 vs 0.030]
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Improving clock skew...
[09/09 15:07:54    165s]     Clock DAG stats after 'Improving clock skew':
[09/09 15:07:54    165s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:54    165s]       misc counts      : r=1, pp=0
[09/09 15:07:54    165s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:54    165s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:54    165s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:54    165s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.561pF, total=0.642pF
[09/09 15:07:54    165s]       wire lengths     : top=0.000um, trunk=611.870um, leaf=3706.148um, total=4318.017um
[09/09 15:07:54    165s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.015um, total=1406.015um
[09/09 15:07:54    165s]     Clock DAG net violations after 'Improving clock skew': none
[09/09 15:07:54    165s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[09/09 15:07:54    165s]       Trunk : target=0.052ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:54    165s]       Leaf  : target=0.052ns count=13 avg=0.048ns sd=0.002ns min=0.043ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 4 <= 0.049ns, 6 <= 0.052ns}
[09/09 15:07:54    165s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[09/09 15:07:54    165s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:54    165s]     Primary reporting skew groups after 'Improving clock skew':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.063, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.063} (wid=0.023 ws=0.019) (gid=0.044 gs=0.010)
[09/09 15:07:54    165s]           min path sink: gen_pipe[11].Pipe_Zo_reg[2]/CK
[09/09 15:07:54    165s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:54    165s]     Skew group summary after 'Improving clock skew':
[09/09 15:07:54    165s]       skew_group clk/constrain: insertion delay [min=0.038, max=0.063, avg=0.055, sd=0.007], skew [0.025 vs 0.030], 100% {0.038, 0.063} (wid=0.023 ws=0.019) (gid=0.044 gs=0.010)
[09/09 15:07:54    165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]   Moving gates to reduce wire capacitance...
[09/09 15:07:54    165s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[09/09 15:07:54    165s]     Iteration 1...
[09/09 15:07:54    165s]       Artificially removing short and long paths...
[09/09 15:07:54    165s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[09/09 15:07:54    165s]         Legalizing clock trees...
[09/09 15:07:54    165s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:54    165s]         Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:54    165s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:54    165s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[09/09 15:07:54    165s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:07:55    165s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    165s]         100% 
[09/09 15:07:55    165s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    165s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:07:55    165s]     Iteration 1 done.
[09/09 15:07:55    165s]     Iteration 2...
[09/09 15:07:55    165s]       Artificially removing short and long paths...
[09/09 15:07:55    165s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    165s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    165s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[09/09 15:07:55    165s]         Legalizing clock trees...
[09/09 15:07:55    165s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    165s]         Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    165s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:55    165s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[09/09 15:07:55    165s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:07:55    166s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]         100% 
[09/09 15:07:55    166s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:07:55    166s]     Iteration 2 done.
[09/09 15:07:55    166s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[09/09 15:07:55    166s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[09/09 15:07:55    166s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:55    166s]       misc counts      : r=1, pp=0
[09/09 15:07:55    166s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:55    166s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:55    166s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:55    166s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.556pF, total=0.626pF
[09/09 15:07:55    166s]       wire lengths     : top=0.000um, trunk=536.820um, leaf=3678.586um, total=4215.405um
[09/09 15:07:55    166s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.125um, total=1406.125um
[09/09 15:07:55    166s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[09/09 15:07:55    166s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[09/09 15:07:55    166s]       Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:55    166s]       Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.044ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 2 <= 0.047ns, 2 <= 0.049ns, 9 <= 0.052ns}
[09/09 15:07:55    166s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[09/09 15:07:55    166s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:55    166s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]           min path sink: gen_pipe[7].Pipe_Zo_reg[4]/CK
[09/09 15:07:55    166s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:55    166s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]     Legalizer API calls during this step: 515 succeeded with high effort: 515 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.0 real=0:00:01.0)
[09/09 15:07:55    166s]   Reducing clock tree power 3...
[09/09 15:07:55    166s]     Artificially removing short and long paths...
[09/09 15:07:55    166s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]     Initial gate capacitance is (rise=0.561pF fall=0.561pF).
[09/09 15:07:55    166s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:07:55    166s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]     100% 
[09/09 15:07:55    166s]     Clock DAG stats after 'Reducing clock tree power 3':
[09/09 15:07:55    166s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:55    166s]       misc counts      : r=1, pp=0
[09/09 15:07:55    166s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:55    166s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:55    166s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:55    166s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.556pF, total=0.626pF
[09/09 15:07:55    166s]       wire lengths     : top=0.000um, trunk=536.820um, leaf=3678.586um, total=4215.405um
[09/09 15:07:55    166s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.125um, total=1406.125um
[09/09 15:07:55    166s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[09/09 15:07:55    166s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[09/09 15:07:55    166s]       Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:55    166s]       Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.044ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 2 <= 0.047ns, 2 <= 0.049ns, 9 <= 0.052ns}
[09/09 15:07:55    166s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[09/09 15:07:55    166s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:55    166s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]           min path sink: gen_pipe[7].Pipe_Zo_reg[4]/CK
[09/09 15:07:55    166s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:55    166s]     Skew group summary after 'Reducing clock tree power 3':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]   Improving insertion delay...
[09/09 15:07:55    166s]     Clock DAG stats after 'Improving insertion delay':
[09/09 15:07:55    166s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:55    166s]       misc counts      : r=1, pp=0
[09/09 15:07:55    166s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:55    166s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:55    166s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:55    166s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.556pF, total=0.626pF
[09/09 15:07:55    166s]       wire lengths     : top=0.000um, trunk=536.820um, leaf=3678.586um, total=4215.405um
[09/09 15:07:55    166s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1406.125um, total=1406.125um
[09/09 15:07:55    166s]     Clock DAG net violations after 'Improving insertion delay': none
[09/09 15:07:55    166s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[09/09 15:07:55    166s]       Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:55    166s]       Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.044ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 2 <= 0.047ns, 2 <= 0.049ns, 9 <= 0.052ns}
[09/09 15:07:55    166s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[09/09 15:07:55    166s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:55    166s]     Primary reporting skew groups after 'Improving insertion delay':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]           min path sink: gen_pipe[7].Pipe_Zo_reg[4]/CK
[09/09 15:07:55    166s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:55    166s]     Skew group summary after 'Improving insertion delay':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.009)
[09/09 15:07:55    166s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]   Wire Opt OverFix...
[09/09 15:07:55    166s]     Wire Reduction extra effort...
[09/09 15:07:55    166s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[09/09 15:07:55    166s]       Artificially removing short and long paths...
[09/09 15:07:55    166s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]       Global shorten wires A0...
[09/09 15:07:55    166s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]       Move For Wirelength - core...
[09/09 15:07:55    166s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=0, computed=13, moveTooSmall=7, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=43, accepted=1
[09/09 15:07:55    166s]         Max accepted move=12.200um, total accepted move=12.200um, average move=12.200um
[09/09 15:07:55    166s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=0, computed=13, moveTooSmall=8, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=48, accepted=0
[09/09 15:07:55    166s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 15:07:55    166s]         Legalizer API calls during this step: 94 succeeded with high effort: 94 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:55    166s]       Global shorten wires A1...
[09/09 15:07:55    166s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]       Move For Wirelength - core...
[09/09 15:07:55    166s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=13, computed=0, moveTooSmall=27, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[09/09 15:07:55    166s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 15:07:55    166s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]       Global shorten wires B...
[09/09 15:07:55    166s]         Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:55    166s]       Move For Wirelength - branch...
[09/09 15:07:55    166s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=1
[09/09 15:07:55    166s]         Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
[09/09 15:07:55    166s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=12, computed=1, moveTooSmall=0, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[09/09 15:07:55    166s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 15:07:55    166s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[09/09 15:07:55    166s]       Clock DAG stats after 'Wire Reduction extra effort':
[09/09 15:07:55    166s]         cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:55    166s]         misc counts      : r=1, pp=0
[09/09 15:07:55    166s]         cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:55    166s]         cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:55    166s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:55    166s]         wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.558pF, total=0.626pF
[09/09 15:07:55    166s]         wire lengths     : top=0.000um, trunk=524.420um, leaf=3690.586um, total=4215.006um
[09/09 15:07:55    166s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:55    166s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[09/09 15:07:55    166s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[09/09 15:07:55    166s]         Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:55    166s]         Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 4 <= 0.049ns, 8 <= 0.052ns}
[09/09 15:07:55    166s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[09/09 15:07:55    166s]          Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:55    166s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[09/09 15:07:55    166s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.011)
[09/09 15:07:55    166s]             min path sink: gen_pipe[7].Pipe_Zo_reg[4]/CK
[09/09 15:07:55    166s]             max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:55    166s]       Skew group summary after 'Wire Reduction extra effort':
[09/09 15:07:55    166s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.011)
[09/09 15:07:55    166s]       Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:07:55    166s]     Optimizing orientation...
[09/09 15:07:55    166s]     FlipOpt...
[09/09 15:07:55    166s]     Disconnecting clock tree from netlist...
[09/09 15:07:55    166s]     Disconnecting clock tree from netlist done.
[09/09 15:07:55    166s]     Performing Single Threaded FlipOpt
[09/09 15:07:55    166s]     Optimizing orientation on clock cells...
[09/09 15:07:55    166s]       Orientation Wirelength Optimization: Attempted = 15 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 13 , Other = 0
[09/09 15:07:55    166s]     Optimizing orientation on clock cells done.
[09/09 15:07:55    166s]     Resynthesising clock tree into netlist...
[09/09 15:07:55    166s]       Reset timing graph...
[09/09 15:07:55    166s] Ignoring AAE DB Resetting ...
[09/09 15:07:55    166s]       Reset timing graph done.
[09/09 15:07:55    166s]     Resynthesising clock tree into netlist done.
[09/09 15:07:55    166s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s] End AAE Lib Interpolated Model. (MEM=1668.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:55    166s]     Clock DAG stats after 'Wire Opt OverFix':
[09/09 15:07:55    166s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:55    166s]       misc counts      : r=1, pp=0
[09/09 15:07:55    166s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:55    166s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:55    166s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:55    166s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.558pF, total=0.626pF
[09/09 15:07:55    166s]       wire lengths     : top=0.000um, trunk=524.420um, leaf=3690.586um, total=4215.006um
[09/09 15:07:55    166s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:55    166s]     Clock DAG net violations after 'Wire Opt OverFix': none
[09/09 15:07:55    166s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[09/09 15:07:55    166s]       Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.031ns, 1 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:55    166s]       Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.050ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 4 <= 0.049ns, 8 <= 0.052ns}
[09/09 15:07:55    166s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[09/09 15:07:55    166s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:55    166s]     Primary reporting skew groups after 'Wire Opt OverFix':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.011)
[09/09 15:07:55    166s]           min path sink: gen_pipe[7].Pipe_Zo_reg[4]/CK
[09/09 15:07:55    166s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:07:55    166s]     Skew group summary after 'Wire Opt OverFix':
[09/09 15:07:55    166s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.022 ws=0.018) (gid=0.045 gs=0.011)
[09/09 15:07:55    166s]     Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:55    166s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:07:55    166s]   Total capacitance is (rise=1.188pF fall=1.187pF), of which (rise=0.626pF fall=0.626pF) is wire, and (rise=0.561pF fall=0.561pF) is gate.
[09/09 15:07:55    166s]   Stage::Polishing done. (took cpu=0:00:01.4 real=0:00:01.4)
[09/09 15:07:55    166s]   Stage::Updating netlist...
[09/09 15:07:55    166s]   Reset timing graph...
[09/09 15:07:55    166s] Ignoring AAE DB Resetting ...
[09/09 15:07:55    166s]   Reset timing graph done.
[09/09 15:07:55    166s]   Setting non-default rules before calling refine place.
[09/09 15:07:55    166s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:07:55    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1666.2M
[09/09 15:07:55    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1623.2M
[09/09 15:07:55    166s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:55    166s]   Leaving CCOpt scope - ClockRefiner...
[09/09 15:07:55    166s]   Assigned high priority to 13 instances.
[09/09 15:07:55    166s]   Performing Clock Only Refine Place.
[09/09 15:07:55    166s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[09/09 15:07:55    166s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1623.2M
[09/09 15:07:55    166s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1623.2M
[09/09 15:07:55    166s] z: 2, totalTracks: 1
[09/09 15:07:55    166s] z: 4, totalTracks: 1
[09/09 15:07:55    166s] z: 6, totalTracks: 1
[09/09 15:07:55    166s] z: 8, totalTracks: 1
[09/09 15:07:55    166s] #spOpts: mergeVia=F 
[09/09 15:07:55    166s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1623.2M
[09/09 15:07:55    166s] Info: 13 insts are soft-fixed.
[09/09 15:07:55    166s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:55    166s] OPERPROF:       Starting CMU at level 4, MEM:1623.2M
[09/09 15:07:55    166s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1623.2M
[09/09 15:07:55    166s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1623.2M
[09/09 15:07:55    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1623.2MB).
[09/09 15:07:55    166s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1623.2M
[09/09 15:07:55    166s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1623.2M
[09/09 15:07:55    166s] TDRefine: refinePlace mode is spiral
[09/09 15:07:55    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19208.3
[09/09 15:07:55    166s] OPERPROF: Starting RefinePlace at level 1, MEM:1623.2M
[09/09 15:07:55    166s] *** Starting refinePlace (0:02:47 mem=1623.2M) ***
[09/09 15:07:55    166s] Total net bbox length = 8.364e+04 (4.283e+04 4.081e+04) (ext = 5.702e+02)
[09/09 15:07:55    166s] Info: 13 insts are soft-fixed.
[09/09 15:07:55    166s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:55    166s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:55    166s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1623.2M
[09/09 15:07:55    166s] Starting refinePlace ...
[09/09 15:07:55    166s] One DDP V2 for no tweak run.
[09/09 15:07:55    166s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:55    166s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1623.2MB
[09/09 15:07:55    166s] Statistics of distance of Instance movement in refine placement:
[09/09 15:07:55    166s]   maximum (X+Y) =         0.00 um
[09/09 15:07:55    166s]   mean    (X+Y) =         0.00 um
[09/09 15:07:55    166s] Summary Report:
[09/09 15:07:55    166s] Instances move: 0 (out of 7641 movable)
[09/09 15:07:55    166s] Instances flipped: 0
[09/09 15:07:55    166s] Mean displacement: 0.00 um
[09/09 15:07:55    166s] Max displacement: 0.00 um 
[09/09 15:07:55    166s] Total instances moved : 0
[09/09 15:07:55    166s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.002, MEM:1623.2M
[09/09 15:07:55    166s] Total net bbox length = 8.364e+04 (4.283e+04 4.081e+04) (ext = 5.702e+02)
[09/09 15:07:55    166s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1623.2MB
[09/09 15:07:55    166s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1623.2MB) @(0:02:47 - 0:02:47).
[09/09 15:07:55    166s] *** Finished refinePlace (0:02:47 mem=1623.2M) ***
[09/09 15:07:55    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19208.3
[09/09 15:07:55    166s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:1623.2M
[09/09 15:07:55    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1623.2M
[09/09 15:07:56    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1623.2M
[09/09 15:07:56    166s]   ClockRefiner summary
[09/09 15:07:56    166s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 857).
[09/09 15:07:56    166s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[09/09 15:07:56    166s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 844).
[09/09 15:07:56    166s]   Revert refine place priority changes on 0 instances.
[09/09 15:07:56    166s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:56    166s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.7 real=0:00:01.7)
[09/09 15:07:56    166s]   CCOpt::Phase::eGRPC...
[09/09 15:07:56    166s]   eGR Post Conditioning loop iteration 0...
[09/09 15:07:56    166s]     Clock implementation routing...
[09/09 15:07:56    166s]       Leaving CCOpt scope - Routing Tools...
[09/09 15:07:56    166s] Net route status summary:
[09/09 15:07:56    166s]   Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    166s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    166s]       Routing using eGR only...
[09/09 15:07:56    166s]         Early Global Route - eGR only step...
[09/09 15:07:56    166s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[09/09 15:07:56    166s] (ccopt eGR): Start to route 14 all nets
[09/09 15:07:56    166s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Import and model ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Create place DB ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Import place data ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read instances and placement ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read nets ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Create route DB ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       == Non-default Options ==
[09/09 15:07:56    166s] (I)       Clean congestion better                            : true
[09/09 15:07:56    166s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:07:56    166s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:07:56    166s] (I)       Layer constraints as soft constraints              : true
[09/09 15:07:56    166s] (I)       Soft top layer                                     : true
[09/09 15:07:56    166s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:07:56    166s] (I)       Better NDR handling                                : true
[09/09 15:07:56    166s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:07:56    166s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:07:56    166s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:07:56    166s] (I)       Block tracks for preroutes                         : true
[09/09 15:07:56    166s] (I)       Assign IRoute by net group key                     : true
[09/09 15:07:56    166s] (I)       Block unroutable channels                          : true
[09/09 15:07:56    166s] (I)       Block unroutable channel fix                       : true
[09/09 15:07:56    166s] (I)       Block unroutable channels 3D                       : true
[09/09 15:07:56    166s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:07:56    166s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:07:56    166s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:07:56    166s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:07:56    166s] (I)       Skip must join for term with via pillar            : true
[09/09 15:07:56    166s] (I)       Model find APA for IO pin                          : true
[09/09 15:07:56    166s] (I)       On pin location for off pin term                   : true
[09/09 15:07:56    166s] (I)       Handle EOL spacing                                 : true
[09/09 15:07:56    166s] (I)       Merge PG vias by gap                               : true
[09/09 15:07:56    166s] (I)       Maximum routing layer                              : 11
[09/09 15:07:56    166s] (I)       Route selected nets only                           : true
[09/09 15:07:56    166s] (I)       Refine MST                                         : true
[09/09 15:07:56    166s] (I)       Honor PRL                                          : true
[09/09 15:07:56    166s] (I)       Strong congestion aware                            : true
[09/09 15:07:56    166s] (I)       Improved initial location for IRoutes              : true
[09/09 15:07:56    166s] (I)       Multi panel TA                                     : true
[09/09 15:07:56    166s] (I)       Penalize wire overlap                              : true
[09/09 15:07:56    166s] (I)       Expand small instance blockage                     : true
[09/09 15:07:56    166s] (I)       Reduce via in TA                                   : true
[09/09 15:07:56    166s] (I)       SS-aware routing                                   : true
[09/09 15:07:56    166s] (I)       Improve tree edge sharing                          : true
[09/09 15:07:56    166s] (I)       Improve 2D via estimation                          : true
[09/09 15:07:56    166s] (I)       Refine Steiner tree                                : true
[09/09 15:07:56    166s] (I)       Build spine tree                                   : true
[09/09 15:07:56    166s] (I)       Model pass through capacity                        : true
[09/09 15:07:56    166s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:07:56    166s] (I)       Consider pin shapes                                : true
[09/09 15:07:56    166s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:07:56    166s] (I)       Consider NR APA                                    : true
[09/09 15:07:56    166s] (I)       Consider IO pin shape                              : true
[09/09 15:07:56    166s] (I)       Fix pin connection bug                             : true
[09/09 15:07:56    166s] (I)       Consider layer RC for local wires                  : true
[09/09 15:07:56    166s] (I)       LA-aware pin escape length                         : 2
[09/09 15:07:56    166s] (I)       Connect multiple ports                             : true
[09/09 15:07:56    166s] (I)       Split for must join                                : true
[09/09 15:07:56    166s] (I)       Number of threads                                  : 1
[09/09 15:07:56    166s] (I)       Routing effort level                               : 10000
[09/09 15:07:56    166s] (I)       Special modeling for N7                            : 0
[09/09 15:07:56    166s] (I)       Special modeling for N6                            : 0
[09/09 15:07:56    166s] (I)       Special modeling for N2                            : 0
[09/09 15:07:56    166s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:07:56    166s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:07:56    166s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:07:56    166s] (I)       Special settings for S3                            : 0
[09/09 15:07:56    166s] (I)       Special settings for S4                            : 0
[09/09 15:07:56    166s] (I)       Special settings for S5 v2                         : 0
[09/09 15:07:56    166s] (I)       Special settings for S7                            : 0
[09/09 15:07:56    166s] (I)       Special settings for S8 v6                         : 0
[09/09 15:07:56    166s] (I)       Prefer layer length threshold                      : 8
[09/09 15:07:56    166s] (I)       Overflow penalty cost                              : 10
[09/09 15:07:56    166s] (I)       A-star cost                                        : 0.300000
[09/09 15:07:56    166s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:07:56    166s] (I)       Threshold for short IRoute                         : 6
[09/09 15:07:56    166s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:07:56    166s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:07:56    166s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:07:56    166s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:07:56    166s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:07:56    166s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:07:56    166s] (I)       PG-aware similar topology routing                  : true
[09/09 15:07:56    166s] (I)       Maze routing via cost fix                          : true
[09/09 15:07:56    166s] (I)       Apply PRL on PG terms                              : true
[09/09 15:07:56    166s] (I)       Apply PRL on obs objects                           : true
[09/09 15:07:56    166s] (I)       Handle range-type spacing rules                    : true
[09/09 15:07:56    166s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:07:56    166s] (I)       Parallel spacing query fix                         : true
[09/09 15:07:56    166s] (I)       Force source to root IR                            : true
[09/09 15:07:56    166s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:07:56    166s] (I)       Do not relax to DPT layer                          : true
[09/09 15:07:56    166s] (I)       No DPT in post routing                             : true
[09/09 15:07:56    166s] (I)       Modeling PG via merging fix                        : true
[09/09 15:07:56    166s] (I)       Shield aware TA                                    : true
[09/09 15:07:56    166s] (I)       Strong shield aware TA                             : true
[09/09 15:07:56    166s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:07:56    166s] (I)       Post routing fix                                   : true
[09/09 15:07:56    166s] (I)       Strong post routing                                : true
[09/09 15:07:56    166s] (I)       NDR via pillar fix                                 : true
[09/09 15:07:56    166s] (I)       Violation on path threshold                        : 1
[09/09 15:07:56    166s] (I)       Pass through capacity modeling                     : true
[09/09 15:07:56    166s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:07:56    166s] (I)       Select term pin box for io pin                     : true
[09/09 15:07:56    166s] (I)       Penalize NDR sharing                               : true
[09/09 15:07:56    166s] (I)       Keep fixed segments                                : true
[09/09 15:07:56    166s] (I)       Reorder net groups by key                          : true
[09/09 15:07:56    166s] (I)       Increase net scenic ratio                          : true
[09/09 15:07:56    166s] (I)       Method to set GCell size                           : row
[09/09 15:07:56    166s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:07:56    166s] (I)       Avoid high resistance layers                       : true
[09/09 15:07:56    166s] (I)       Fix unreachable term connection                    : true
[09/09 15:07:56    166s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:07:56    166s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:07:56    166s] (I)       Use track pitch for NDR                            : true
[09/09 15:07:56    166s] (I)       Top layer relaxation fix                           : true
[09/09 15:07:56    166s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:07:56    166s] (I)       Started Import route data (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Use row-based GCell size
[09/09 15:07:56    166s] (I)       Use row-based GCell align
[09/09 15:07:56    166s] (I)       GCell unit size   : 3420
[09/09 15:07:56    166s] (I)       GCell multiplier  : 1
[09/09 15:07:56    166s] (I)       GCell row height  : 3420
[09/09 15:07:56    166s] (I)       Actual row height : 3420
[09/09 15:07:56    166s] (I)       GCell align ref   : 10000 10260
[09/09 15:07:56    166s] [NR-eGR] Track table information for default rule: 
[09/09 15:07:56    166s] [NR-eGR] M1 has no routable track
[09/09 15:07:56    166s] [NR-eGR] M2 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M3 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M4 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M5 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M6 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M7 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M8 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M9 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M10 has single uniform track structure
[09/09 15:07:56    166s] [NR-eGR] M11 has single uniform track structure
[09/09 15:07:56    166s] (I)       ========================== Default via ===========================
[09/09 15:07:56    166s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    166s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:07:56    166s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    166s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:07:56    166s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:07:56    166s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:07:56    166s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:07:56    166s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:07:56    166s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:07:56    166s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:07:56    166s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:07:56    166s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:07:56    166s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:07:56    166s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    166s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read routing blockages ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read instance blockages ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read PG blockages ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Read 864 PG shapes
[09/09 15:07:56    166s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read boundary cut boxes ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:07:56    166s] [NR-eGR] #Instance Blockages : 0
[09/09 15:07:56    166s] [NR-eGR] #PG Blockages       : 864
[09/09 15:07:56    166s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:07:56    166s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:07:56    166s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read blackboxes ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:07:56    166s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read prerouted ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:07:56    166s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read unlegalized nets ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read nets ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Read numTotalNets=8491  numIgnoredNets=8477
[09/09 15:07:56    166s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:07:56    166s] (I)       Started Set up via pillars ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       early_global_route_priority property id does not exist.
[09/09 15:07:56    166s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Model blockages into capacity
[09/09 15:07:56    166s] (I)       Read Num Blocks=1321  Num Prerouted Wires=0  Num CS=0
[09/09 15:07:56    166s] (I)       Started Initialize 3D capacity ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Layer 1 (V) : #blockages 67 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 2 (H) : #blockages 292 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 3 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 4 (H) : #blockages 285 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 5 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 6 (H) : #blockages 397 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 7 (V) : #blockages 170 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:07:56    166s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:56    166s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       -- layer congestion ratio --
[09/09 15:07:56    166s] (I)       Layer 1 : 0.100000
[09/09 15:07:56    166s] (I)       Layer 2 : 0.700000
[09/09 15:07:56    166s] (I)       Layer 3 : 0.700000
[09/09 15:07:56    166s] (I)       Layer 4 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 5 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 6 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 7 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 8 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 9 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 10 : 1.000000
[09/09 15:07:56    166s] (I)       Layer 11 : 1.000000
[09/09 15:07:56    166s] (I)       ----------------------------
[09/09 15:07:56    166s] (I)       Started Move terms for access ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Moved 1 terms for better access 
[09/09 15:07:56    166s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Number of ignored nets                =      0
[09/09 15:07:56    166s] (I)       Number of connected nets              =      0
[09/09 15:07:56    166s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of clock nets                  =     14.  Ignored: No
[09/09 15:07:56    166s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:07:56    166s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:07:56    166s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Read aux data ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Others data preparation ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[09/09 15:07:56    166s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Create route kernel ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Ndr track 0 does not exist
[09/09 15:07:56    166s] (I)       Ndr track 0 does not exist
[09/09 15:07:56    166s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:07:56    166s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:07:56    166s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:07:56    166s] (I)       Site width          :   400  (dbu)
[09/09 15:07:56    166s] (I)       Row height          :  3420  (dbu)
[09/09 15:07:56    166s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:07:56    166s] (I)       GCell width         :  3420  (dbu)
[09/09 15:07:56    166s] (I)       GCell height        :  3420  (dbu)
[09/09 15:07:56    166s] (I)       Grid                :   121   120    11
[09/09 15:07:56    166s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:07:56    166s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:07:56    166s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:07:56    166s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:07:56    166s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:07:56    166s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:07:56    166s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:07:56    166s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:07:56    166s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:07:56    166s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:07:56    166s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:07:56    166s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:07:56    166s] (I)       --------------------------------------------------------
[09/09 15:07:56    166s] 
[09/09 15:07:56    166s] [NR-eGR] ============ Routing rule table ============
[09/09 15:07:56    166s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 14 
[09/09 15:07:56    166s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:07:56    166s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:56    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    166s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:07:56    166s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:07:56    166s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:56    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    166s] [NR-eGR] ========================================
[09/09 15:07:56    166s] [NR-eGR] 
[09/09 15:07:56    166s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer4 : = 1221 / 124200 (0.98%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer6 : = 1221 / 124200 (0.98%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer7 : = 12828 / 130680 (9.82%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer8 : = 11564 / 124200 (9.31%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:07:56    166s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:07:56    166s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Reset routing kernel
[09/09 15:07:56    166s] (I)       Started Global Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Initialization ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       totalPins=871  totalGlobalPin=870 (99.89%)
[09/09 15:07:56    166s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Net group 1 ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Generate topology ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       total 2D Cap : 384364 = (260900 H, 123464 V)
[09/09 15:07:56    166s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 5]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1a ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1b ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.177530e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1c ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1d ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1e ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Route legalization ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.177530e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1f ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1g ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2420 = (1225 H, 1195 V) = (0.47% H, 0.97% V) = (2.095e+03um H, 2.043e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       numNets=14  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=2119
[09/09 15:07:56    166s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 7]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1h ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2427 = (1234 H, 1193 V) = (0.47% H, 0.97% V) = (2.110e+03um H, 2.040e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Net group 2 ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Generate topology ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       total 2D Cap : 625949 = (378965 H, 246984 V)
[09/09 15:07:56    166s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 7]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1a ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1b ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.695660e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1c ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1d ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1e ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Route legalization ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.695660e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1f ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1g ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2729 = (1354 H, 1375 V) = (0.36% H, 0.56% V) = (2.315e+03um H, 2.351e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=168
[09/09 15:07:56    166s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 9]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1h ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2730 = (1354 H, 1376 V) = (0.36% H, 0.56% V) = (2.315e+03um H, 2.353e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Net group 3 ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Generate topology ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       total 2D Cap : 869371 = (509645 H, 359726 V)
[09/09 15:07:56    166s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 9]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1a ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1b ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.926510e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1c ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1d ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1e ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Route legalization ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.926510e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1f ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1g ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2864 = (1408 H, 1456 V) = (0.28% H, 0.40% V) = (2.408e+03um H, 2.490e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[09/09 15:07:56    166s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1h ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 2864 = (1408 H, 1456 V) = (0.28% H, 0.40% V) = (2.408e+03um H, 2.490e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Net group 4 ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Generate topology ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       total 2D Cap : 971681 = (561796 H, 409885 V)
[09/09 15:07:56    166s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 11]
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1a ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1b ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.155650e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1c ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1d ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1e ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Route legalization ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.155650e+03um
[09/09 15:07:56    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1f ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1g ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3014 = (1471 H, 1543 V) = (0.26% H, 0.38% V) = (2.515e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=150
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    166s] (I)       Started Phase 1h ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Post Routing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Usage: 3014 = (1471 H, 1543 V) = (0.26% H, 0.38% V) = (2.515e+03um H, 2.639e+03um V)
[09/09 15:07:56    166s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       
[09/09 15:07:56    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:07:56    166s] [NR-eGR]                        OverCon            
[09/09 15:07:56    166s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:07:56    166s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:07:56    166s] [NR-eGR] ----------------------------------------------
[09/09 15:07:56    166s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR] ----------------------------------------------
[09/09 15:07:56    166s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    166s] [NR-eGR] 
[09/09 15:07:56    166s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Export 3D cong map ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       total 2D Cap : 1095798 = (561815 H, 533983 V)
[09/09 15:07:56    166s] (I)       Started Export 2D cong map ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:07:56    166s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:07:56    166s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Free existing wires ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       ============= Track Assignment ============
[09/09 15:07:56    166s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Track Assignment (1T) ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:07:56    166s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Run Multi-thread track assignment
[09/09 15:07:56    166s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Export ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Started Export DB wires ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Started Export all nets ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Started Set wire vias ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    166s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29276
[09/09 15:07:56    166s] [NR-eGR]     M2  (2V) length: 4.663695e+04um, number of vias: 42833
[09/09 15:07:56    166s] [NR-eGR]     M3  (3H) length: 4.994911e+04um, number of vias: 1439
[09/09 15:07:56    166s] [NR-eGR]     M4  (4V) length: 5.526500e+03um, number of vias: 138
[09/09 15:07:56    166s] [NR-eGR]     M5  (5H) length: 8.094900e+02um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR] Total length: 1.029221e+05um, number of vias: 73686
[09/09 15:07:56    166s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    166s] [NR-eGR] Total eGR-routed clock nets wire length: 4.325160e+03um 
[09/09 15:07:56    166s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    166s] [NR-eGR] Report for selected net(s) only.
[09/09 15:07:56    166s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 870
[09/09 15:07:56    166s] [NR-eGR]     M2  (2V) length: 8.962850e+02um, number of vias: 1006
[09/09 15:07:56    166s] [NR-eGR]     M3  (3H) length: 2.006600e+03um, number of vias: 465
[09/09 15:07:56    166s] [NR-eGR]     M4  (4V) length: 1.255875e+03um, number of vias: 18
[09/09 15:07:56    166s] [NR-eGR]     M5  (5H) length: 1.664000e+02um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    166s] [NR-eGR] Total length: 4.325160e+03um, number of vias: 2359
[09/09 15:07:56    166s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    166s] [NR-eGR] Total routed clock nets wire length: 4.325160e+03um, number of vias: 2359
[09/09 15:07:56    166s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    166s] (I)       Started Update net boxes ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Update timing ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Started Postprocess design ( Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1623.20 MB )
[09/09 15:07:56    166s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:56    166s]       Routing using eGR only done.
[09/09 15:07:56    166s] Net route status summary:
[09/09 15:07:56    166s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    166s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    166s] 
[09/09 15:07:56    166s] CCOPT: Done with clock implementation routing.
[09/09 15:07:56    166s] 
[09/09 15:07:56    166s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:56    166s]     Clock implementation routing done.
[09/09 15:07:56    166s]     Leaving CCOpt scope - extractRC...
[09/09 15:07:56    166s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:07:56    166s] Extraction called for design 'Cordic' of instances=7641 and nets=8581 using extraction engine 'preRoute' .
[09/09 15:07:56    166s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:07:56    166s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:07:56    166s] PreRoute RC Extraction called for design Cordic.
[09/09 15:07:56    166s] RC Extraction called in multi-corner(2) mode.
[09/09 15:07:56    166s] RCMode: PreRoute
[09/09 15:07:56    166s]       RC Corner Indexes            0       1   
[09/09 15:07:56    166s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:07:56    166s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:56    166s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:56    166s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:07:56    166s] Shrink Factor                : 0.90000
[09/09 15:07:56    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:07:56    166s] Using capacitance table file ...
[09/09 15:07:56    166s] LayerId::1 widthSet size::4
[09/09 15:07:56    166s] LayerId::2 widthSet size::4
[09/09 15:07:56    166s] LayerId::3 widthSet size::5
[09/09 15:07:56    166s] LayerId::4 widthSet size::5
[09/09 15:07:56    166s] LayerId::5 widthSet size::5
[09/09 15:07:56    166s] LayerId::6 widthSet size::5
[09/09 15:07:56    166s] LayerId::7 widthSet size::5
[09/09 15:07:56    166s] LayerId::8 widthSet size::5
[09/09 15:07:56    166s] LayerId::9 widthSet size::5
[09/09 15:07:56    166s] LayerId::10 widthSet size::4
[09/09 15:07:56    166s] LayerId::11 widthSet size::3
[09/09 15:07:56    166s] Updating RC grid for preRoute extraction ...
[09/09 15:07:56    166s] eee: pegSigSF::1.070000
[09/09 15:07:56    166s] Initializing multi-corner capacitance tables ... 
[09/09 15:07:56    166s] Initializing multi-corner resistance tables ...
[09/09 15:07:56    166s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:56    166s] Creating RPSQ from WeeR and WRes ...
[09/09 15:07:56    166s] eee: l::1 avDens::0.112010 usedTrk::1451.651459 availTrk::12960.000000 sigTrk::1451.651459
[09/09 15:07:56    166s] eee: l::2 avDens::0.221529 usedTrk::2727.462574 availTrk::12312.000000 sigTrk::2727.462574
[09/09 15:07:56    166s] eee: l::3 avDens::0.218920 usedTrk::2935.715204 availTrk::13410.000000 sigTrk::2935.715204
[09/09 15:07:56    166s] eee: l::4 avDens::0.027591 usedTrk::323.187135 availTrk::11713.500000 sigTrk::323.187135
[09/09 15:07:56    166s] eee: l::5 avDens::0.010734 usedTrk::47.338597 availTrk::4410.000000 sigTrk::47.338597
[09/09 15:07:56    166s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:56    166s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 15:07:56    166s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 15:07:56    166s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:56    166s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:56    166s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:07:56    166s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:07:56    166s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:07:56    166s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.049836 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:07:56    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1623.203M)
[09/09 15:07:56    166s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:07:56    166s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:07:56    166s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 15:07:56    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1623.2M
[09/09 15:07:56    166s] z: 2, totalTracks: 1
[09/09 15:07:56    166s] z: 4, totalTracks: 1
[09/09 15:07:56    166s] z: 6, totalTracks: 1
[09/09 15:07:56    166s] z: 8, totalTracks: 1
[09/09 15:07:56    166s] #spOpts: mergeVia=F 
[09/09 15:07:56    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.2M
[09/09 15:07:56    166s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:56    166s] OPERPROF:     Starting CMU at level 3, MEM:1623.2M
[09/09 15:07:56    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1623.2M
[09/09 15:07:56    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1623.2M
[09/09 15:07:56    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1623.2MB).
[09/09 15:07:56    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1623.2M
[09/09 15:07:56    166s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]     Calling post conditioning for eGRPC...
[09/09 15:07:56    166s]       eGRPC...
[09/09 15:07:56    166s]         eGRPC active optimizations:
[09/09 15:07:56    166s]          - Move Down
[09/09 15:07:56    166s]          - Downsizing before DRV sizing
[09/09 15:07:56    166s]          - DRV fixing with sizing
[09/09 15:07:56    166s]          - Move to fanout
[09/09 15:07:56    166s]          - Cloning
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Currently running CTS, using active skew data
[09/09 15:07:56    166s]         Reset bufferability constraints...
[09/09 15:07:56    166s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[09/09 15:07:56    166s]         Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:07:56    166s] End AAE Lib Interpolated Model. (MEM=1623.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:07:56    166s]         Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         Clock DAG stats eGRPC initial state:
[09/09 15:07:56    166s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:56    166s]           misc counts      : r=1, pp=0
[09/09 15:07:56    166s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:56    166s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:56    166s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:56    166s]           wire capacitance : top=0.000pF, trunk=0.072pF, leaf=0.596pF, total=0.668pF
[09/09 15:07:56    166s]           wire lengths     : top=0.000um, trunk=539.155um, leaf=3786.005um, total=4325.160um
[09/09 15:07:56    166s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:56    166s]         Clock DAG net violations eGRPC initial state: none
[09/09 15:07:56    166s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[09/09 15:07:56    166s]           Trunk : target=0.052ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:56    166s]           Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 5 <= 0.049ns, 7 <= 0.052ns}
[09/09 15:07:56    166s]         Clock DAG library cell distribution eGRPC initial state {count}:
[09/09 15:07:56    166s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:56    166s]         Primary reporting skew groups eGRPC initial state:
[09/09 15:07:56    166s]           skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]               min path sink: gen_pipe[8].Pipe_Zo_reg[2]/CK
[09/09 15:07:56    166s]               max path sink: gen_pipe[15].Pipe_Xo_reg[15]/CK
[09/09 15:07:56    166s]         Skew group summary eGRPC initial state:
[09/09 15:07:56    166s]           skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]         eGRPC Moving buffers...
[09/09 15:07:56    166s]           Violation analysis...
[09/09 15:07:56    166s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]           Clock DAG stats after 'eGRPC Moving buffers':
[09/09 15:07:56    166s]             cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:56    166s]             misc counts      : r=1, pp=0
[09/09 15:07:56    166s]             cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:56    166s]             cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:56    166s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:56    166s]             wire capacitance : top=0.000pF, trunk=0.072pF, leaf=0.596pF, total=0.668pF
[09/09 15:07:56    166s]             wire lengths     : top=0.000um, trunk=539.155um, leaf=3786.005um, total=4325.160um
[09/09 15:07:56    166s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:56    166s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[09/09 15:07:56    166s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[09/09 15:07:56    166s]             Trunk : target=0.052ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:56    166s]             Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 5 <= 0.049ns, 7 <= 0.052ns}
[09/09 15:07:56    166s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[09/09 15:07:56    166s]              Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:56    166s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]                 min path sink: gen_pipe[8].Pipe_Zo_reg[2]/CK
[09/09 15:07:56    166s]                 max path sink: gen_pipe[15].Pipe_Xo_reg[15]/CK
[09/09 15:07:56    166s]           Skew group summary after 'eGRPC Moving buffers':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:56    166s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[09/09 15:07:56    166s]           Artificially removing long paths...
[09/09 15:07:56    166s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:56    166s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]           Modifying slew-target multiplier from 1 to 0.9
[09/09 15:07:56    166s]           Downsizing prefiltering...
[09/09 15:07:56    166s]           Downsizing prefiltering done.
[09/09 15:07:56    166s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:56    166s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 1
[09/09 15:07:56    166s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 15:07:56    166s]           Reverting slew-target multiplier from 0.9 to 1
[09/09 15:07:56    166s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:07:56    166s]             cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:56    166s]             misc counts      : r=1, pp=0
[09/09 15:07:56    166s]             cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:56    166s]             cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:56    166s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:56    166s]             wire capacitance : top=0.000pF, trunk=0.072pF, leaf=0.596pF, total=0.668pF
[09/09 15:07:56    166s]             wire lengths     : top=0.000um, trunk=539.155um, leaf=3786.005um, total=4325.160um
[09/09 15:07:56    166s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:56    166s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[09/09 15:07:56    166s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:07:56    166s]             Trunk : target=0.052ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:56    166s]             Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 5 <= 0.049ns, 7 <= 0.052ns}
[09/09 15:07:56    166s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[09/09 15:07:56    166s]              Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:56    166s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]                 min path sink: gen_pipe[8].Pipe_Zo_reg[2]/CK
[09/09 15:07:56    166s]                 max path sink: gen_pipe[15].Pipe_Xo_reg[15]/CK
[09/09 15:07:56    166s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:56    166s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         eGRPC Fixing DRVs...
[09/09 15:07:56    166s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:07:56    166s]           CCOpt-eGRPC: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 15:07:56    166s]           
[09/09 15:07:56    166s]           PRO Statistics: Fix DRVs (cell sizing):
[09/09 15:07:56    166s]           =======================================
[09/09 15:07:56    166s]           
[09/09 15:07:56    166s]           Cell changes by Net Type:
[09/09 15:07:56    166s]           
[09/09 15:07:56    166s]           -------------------------------------------------------------------------------------------------
[09/09 15:07:56    166s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 15:07:56    166s]           -------------------------------------------------------------------------------------------------
[09/09 15:07:56    166s]           top                0            0           0            0                    0                0
[09/09 15:07:56    166s]           trunk              0            0           0            0                    0                0
[09/09 15:07:56    166s]           leaf               0            0           0            0                    0                0
[09/09 15:07:56    166s]           -------------------------------------------------------------------------------------------------
[09/09 15:07:56    166s]           Total              0            0           0            0                    0                0
[09/09 15:07:56    166s]           -------------------------------------------------------------------------------------------------
[09/09 15:07:56    166s]           
[09/09 15:07:56    166s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 15:07:56    166s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 15:07:56    166s]           
[09/09 15:07:56    166s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[09/09 15:07:56    166s]             cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:56    166s]             misc counts      : r=1, pp=0
[09/09 15:07:56    166s]             cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:56    166s]             cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:56    166s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:56    166s]             wire capacitance : top=0.000pF, trunk=0.072pF, leaf=0.596pF, total=0.668pF
[09/09 15:07:56    166s]             wire lengths     : top=0.000um, trunk=539.155um, leaf=3786.005um, total=4325.160um
[09/09 15:07:56    166s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:56    166s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[09/09 15:07:56    166s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[09/09 15:07:56    166s]             Trunk : target=0.052ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:56    166s]             Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 5 <= 0.049ns, 7 <= 0.052ns}
[09/09 15:07:56    166s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[09/09 15:07:56    166s]              Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:56    166s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]                 min path sink: gen_pipe[8].Pipe_Zo_reg[2]/CK
[09/09 15:07:56    166s]                 max path sink: gen_pipe[15].Pipe_Xo_reg[15]/CK
[09/09 15:07:56    166s]           Skew group summary after 'eGRPC Fixing DRVs':
[09/09 15:07:56    166s]             skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:07:56    166s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Slew Diagnostics: After DRV fixing
[09/09 15:07:56    166s]         ==================================
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Global Causes:
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         -------------------------------------
[09/09 15:07:56    166s]         Cause
[09/09 15:07:56    166s]         -------------------------------------
[09/09 15:07:56    166s]         DRV fixing with buffering is disabled
[09/09 15:07:56    166s]         -------------------------------------
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Top 5 overslews:
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         ---------------------------------
[09/09 15:07:56    166s]         Overslew    Causes    Driving Pin
[09/09 15:07:56    166s]         ---------------------------------
[09/09 15:07:56    166s]           (empty table)
[09/09 15:07:56    166s]         ---------------------------------
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]         Cause    Occurences
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]           (empty table)
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Violation diagnostics counts from the 0 nodes that have violations:
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]         Cause    Occurences
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]           (empty table)
[09/09 15:07:56    166s]         -------------------
[09/09 15:07:56    166s]         
[09/09 15:07:56    166s]         Reconnecting optimized routes...
[09/09 15:07:56    166s]         Reset timing graph...
[09/09 15:07:56    166s] Ignoring AAE DB Resetting ...
[09/09 15:07:56    166s]         Reset timing graph done.
[09/09 15:07:56    166s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         Violation analysis...
[09/09 15:07:56    166s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]         Clock instances to consider for cloning: 0
[09/09 15:07:56    166s]         Reset timing graph...
[09/09 15:07:56    166s] Ignoring AAE DB Resetting ...
[09/09 15:07:56    166s]         Reset timing graph done.
[09/09 15:07:56    166s]         Set dirty flag on 0 instances, 0 nets
[09/09 15:07:56    166s]         Clock DAG stats before routing clock trees:
[09/09 15:07:56    166s]           cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:07:56    166s]           misc counts      : r=1, pp=0
[09/09 15:07:56    166s]           cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:07:56    166s]           cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:07:56    166s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:07:56    166s]           wire capacitance : top=0.000pF, trunk=0.072pF, leaf=0.596pF, total=0.668pF
[09/09 15:07:56    166s]           wire lengths     : top=0.000um, trunk=539.155um, leaf=3786.005um, total=4325.160um
[09/09 15:07:56    166s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:07:56    166s]         Clock DAG net violations before routing clock trees: none
[09/09 15:07:56    166s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[09/09 15:07:56    166s]           Trunk : target=0.052ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:07:56    166s]           Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 1 <= 0.047ns, 5 <= 0.049ns, 7 <= 0.052ns}
[09/09 15:07:56    166s]         Clock DAG library cell distribution before routing clock trees {count}:
[09/09 15:07:56    166s]            Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:07:56    166s]         Primary reporting skew groups before routing clock trees:
[09/09 15:07:56    166s]           skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]               min path sink: gen_pipe[8].Pipe_Zo_reg[2]/CK
[09/09 15:07:56    166s]               max path sink: gen_pipe[15].Pipe_Xo_reg[15]/CK
[09/09 15:07:56    166s]         Skew group summary before routing clock trees:
[09/09 15:07:56    166s]           skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.018) (gid=0.046 gs=0.010)
[09/09 15:07:56    166s]       eGRPC done.
[09/09 15:07:56    166s]     Calling post conditioning for eGRPC done.
[09/09 15:07:56    166s]   eGR Post Conditioning loop iteration 0 done.
[09/09 15:07:56    166s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[09/09 15:07:56    166s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:07:56    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1661.4M
[09/09 15:07:56    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1623.4M
[09/09 15:07:56    166s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:07:56    166s]   Leaving CCOpt scope - ClockRefiner...
[09/09 15:07:56    166s]   Assigned high priority to 0 instances.
[09/09 15:07:56    166s]   Performing Single Pass Refine Place.
[09/09 15:07:56    166s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[09/09 15:07:56    166s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1623.4M
[09/09 15:07:56    166s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1623.4M
[09/09 15:07:56    166s] z: 2, totalTracks: 1
[09/09 15:07:56    166s] z: 4, totalTracks: 1
[09/09 15:07:56    166s] z: 6, totalTracks: 1
[09/09 15:07:56    166s] z: 8, totalTracks: 1
[09/09 15:07:56    166s] #spOpts: mergeVia=F 
[09/09 15:07:56    166s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1623.4M
[09/09 15:07:56    166s] Info: 13 insts are soft-fixed.
[09/09 15:07:56    166s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:07:56    166s] OPERPROF:       Starting CMU at level 4, MEM:1623.4M
[09/09 15:07:56    166s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1623.4M
[09/09 15:07:56    166s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1623.4M
[09/09 15:07:56    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1623.4MB).
[09/09 15:07:56    166s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:1623.4M
[09/09 15:07:56    166s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:1623.4M
[09/09 15:07:56    166s] TDRefine: refinePlace mode is spiral
[09/09 15:07:56    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19208.4
[09/09 15:07:56    166s] OPERPROF: Starting RefinePlace at level 1, MEM:1623.4M
[09/09 15:07:56    166s] *** Starting refinePlace (0:02:47 mem=1623.4M) ***
[09/09 15:07:56    167s] Total net bbox length = 8.364e+04 (4.283e+04 4.081e+04) (ext = 5.702e+02)
[09/09 15:07:56    167s] Info: 13 insts are soft-fixed.
[09/09 15:07:56    167s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:56    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:56    167s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1623.4M
[09/09 15:07:56    167s] Starting refinePlace ...
[09/09 15:07:56    167s] One DDP V2 for no tweak run.
[09/09 15:07:56    167s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 15:07:56    167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1623.4MB) @(0:02:47 - 0:02:47).
[09/09 15:07:56    167s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:07:56    167s] wireLenOptFixPriorityInst 844 inst fixed
[09/09 15:07:56    167s] 
[09/09 15:07:56    167s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 15:07:56    167s] Move report: legalization moves 105 insts, mean move: 1.94 um, max move: 6.84 um spiral
[09/09 15:07:56    167s] 	Max move on inst (gen_pipe[6].Pipe_ADD_TC_OP_g1492): (42.20, 131.67) --> (42.20, 138.51)
[09/09 15:07:56    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1626.4MB) @(0:02:47 - 0:02:47).
[09/09 15:07:56    167s] Move report: Detail placement moves 105 insts, mean move: 1.94 um, max move: 6.84 um 
[09/09 15:07:56    167s] 	Max move on inst (gen_pipe[6].Pipe_ADD_TC_OP_g1492): (42.20, 131.67) --> (42.20, 138.51)
[09/09 15:07:56    167s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1626.4MB
[09/09 15:07:56    167s] Statistics of distance of Instance movement in refine placement:
[09/09 15:07:56    167s]   maximum (X+Y) =         6.84 um
[09/09 15:07:56    167s]   inst (gen_pipe[6].Pipe_ADD_TC_OP_g1492) with max move: (42.2, 131.67) -> (42.2, 138.51)
[09/09 15:07:56    167s]   mean    (X+Y) =         1.94 um
[09/09 15:07:56    167s] Summary Report:
[09/09 15:07:56    167s] Instances move: 105 (out of 7641 movable)
[09/09 15:07:56    167s] Instances flipped: 0
[09/09 15:07:56    167s] Mean displacement: 1.94 um
[09/09 15:07:56    167s] Max displacement: 6.84 um (Instance: gen_pipe[6].Pipe_ADD_TC_OP_g1492) (42.2, 131.67) -> (42.2, 138.51)
[09/09 15:07:56    167s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[09/09 15:07:56    167s] Total instances moved : 105
[09/09 15:07:56    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.070, MEM:1626.4M
[09/09 15:07:56    167s] Total net bbox length = 8.379e+04 (4.289e+04 4.091e+04) (ext = 5.702e+02)
[09/09 15:07:56    167s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1626.4MB
[09/09 15:07:56    167s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1626.4MB) @(0:02:47 - 0:02:47).
[09/09 15:07:56    167s] *** Finished refinePlace (0:02:47 mem=1626.4M) ***
[09/09 15:07:56    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19208.4
[09/09 15:07:56    167s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.078, MEM:1626.4M
[09/09 15:07:56    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1626.4M
[09/09 15:07:56    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1623.4M
[09/09 15:07:56    167s]   ClockRefiner summary
[09/09 15:07:56    167s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 857).
[09/09 15:07:56    167s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[09/09 15:07:56    167s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 844).
[09/09 15:07:56    167s]   Revert refine place priority changes on 0 instances.
[09/09 15:07:56    167s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:56    167s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/09 15:07:56    167s]   CCOpt::Phase::Routing...
[09/09 15:07:56    167s]   Clock implementation routing...
[09/09 15:07:56    167s]     Leaving CCOpt scope - Routing Tools...
[09/09 15:07:56    167s] Net route status summary:
[09/09 15:07:56    167s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    167s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:07:56    167s]     Routing using eGR in eGR->NR Step...
[09/09 15:07:56    167s]       Early Global Route - eGR->Nr High Frequency step...
[09/09 15:07:56    167s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[09/09 15:07:56    167s] (ccopt eGR): Start to route 14 all nets
[09/09 15:07:56    167s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Import and model ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Create place DB ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Import place data ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read instances and placement ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read nets ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Create route DB ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       == Non-default Options ==
[09/09 15:07:56    167s] (I)       Clean congestion better                            : true
[09/09 15:07:56    167s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:07:56    167s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:07:56    167s] (I)       Layer constraints as soft constraints              : true
[09/09 15:07:56    167s] (I)       Soft top layer                                     : true
[09/09 15:07:56    167s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:07:56    167s] (I)       Better NDR handling                                : true
[09/09 15:07:56    167s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:07:56    167s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:07:56    167s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:07:56    167s] (I)       Block tracks for preroutes                         : true
[09/09 15:07:56    167s] (I)       Assign IRoute by net group key                     : true
[09/09 15:07:56    167s] (I)       Block unroutable channels                          : true
[09/09 15:07:56    167s] (I)       Block unroutable channel fix                       : true
[09/09 15:07:56    167s] (I)       Block unroutable channels 3D                       : true
[09/09 15:07:56    167s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:07:56    167s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:07:56    167s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:07:56    167s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:07:56    167s] (I)       Skip must join for term with via pillar            : true
[09/09 15:07:56    167s] (I)       Model find APA for IO pin                          : true
[09/09 15:07:56    167s] (I)       On pin location for off pin term                   : true
[09/09 15:07:56    167s] (I)       Handle EOL spacing                                 : true
[09/09 15:07:56    167s] (I)       Merge PG vias by gap                               : true
[09/09 15:07:56    167s] (I)       Maximum routing layer                              : 11
[09/09 15:07:56    167s] (I)       Route selected nets only                           : true
[09/09 15:07:56    167s] (I)       Refine MST                                         : true
[09/09 15:07:56    167s] (I)       Honor PRL                                          : true
[09/09 15:07:56    167s] (I)       Strong congestion aware                            : true
[09/09 15:07:56    167s] (I)       Improved initial location for IRoutes              : true
[09/09 15:07:56    167s] (I)       Multi panel TA                                     : true
[09/09 15:07:56    167s] (I)       Penalize wire overlap                              : true
[09/09 15:07:56    167s] (I)       Expand small instance blockage                     : true
[09/09 15:07:56    167s] (I)       Reduce via in TA                                   : true
[09/09 15:07:56    167s] (I)       SS-aware routing                                   : true
[09/09 15:07:56    167s] (I)       Improve tree edge sharing                          : true
[09/09 15:07:56    167s] (I)       Improve 2D via estimation                          : true
[09/09 15:07:56    167s] (I)       Refine Steiner tree                                : true
[09/09 15:07:56    167s] (I)       Build spine tree                                   : true
[09/09 15:07:56    167s] (I)       Model pass through capacity                        : true
[09/09 15:07:56    167s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:07:56    167s] (I)       Consider pin shapes                                : true
[09/09 15:07:56    167s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:07:56    167s] (I)       Consider NR APA                                    : true
[09/09 15:07:56    167s] (I)       Consider IO pin shape                              : true
[09/09 15:07:56    167s] (I)       Fix pin connection bug                             : true
[09/09 15:07:56    167s] (I)       Consider layer RC for local wires                  : true
[09/09 15:07:56    167s] (I)       LA-aware pin escape length                         : 2
[09/09 15:07:56    167s] (I)       Connect multiple ports                             : true
[09/09 15:07:56    167s] (I)       Split for must join                                : true
[09/09 15:07:56    167s] (I)       Number of threads                                  : 1
[09/09 15:07:56    167s] (I)       Routing effort level                               : 10000
[09/09 15:07:56    167s] (I)       Special modeling for N7                            : 0
[09/09 15:07:56    167s] (I)       Special modeling for N6                            : 0
[09/09 15:07:56    167s] (I)       Special modeling for N2                            : 0
[09/09 15:07:56    167s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:07:56    167s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:07:56    167s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:07:56    167s] (I)       Special settings for S3                            : 0
[09/09 15:07:56    167s] (I)       Special settings for S4                            : 0
[09/09 15:07:56    167s] (I)       Special settings for S5 v2                         : 0
[09/09 15:07:56    167s] (I)       Special settings for S7                            : 0
[09/09 15:07:56    167s] (I)       Special settings for S8 v6                         : 0
[09/09 15:07:56    167s] (I)       Prefer layer length threshold                      : 8
[09/09 15:07:56    167s] (I)       Overflow penalty cost                              : 10
[09/09 15:07:56    167s] (I)       A-star cost                                        : 0.300000
[09/09 15:07:56    167s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:07:56    167s] (I)       Threshold for short IRoute                         : 6
[09/09 15:07:56    167s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:07:56    167s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:07:56    167s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:07:56    167s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:07:56    167s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:07:56    167s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:07:56    167s] (I)       PG-aware similar topology routing                  : true
[09/09 15:07:56    167s] (I)       Maze routing via cost fix                          : true
[09/09 15:07:56    167s] (I)       Apply PRL on PG terms                              : true
[09/09 15:07:56    167s] (I)       Apply PRL on obs objects                           : true
[09/09 15:07:56    167s] (I)       Handle range-type spacing rules                    : true
[09/09 15:07:56    167s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:07:56    167s] (I)       Parallel spacing query fix                         : true
[09/09 15:07:56    167s] (I)       Force source to root IR                            : true
[09/09 15:07:56    167s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:07:56    167s] (I)       Do not relax to DPT layer                          : true
[09/09 15:07:56    167s] (I)       No DPT in post routing                             : true
[09/09 15:07:56    167s] (I)       Modeling PG via merging fix                        : true
[09/09 15:07:56    167s] (I)       Shield aware TA                                    : true
[09/09 15:07:56    167s] (I)       Strong shield aware TA                             : true
[09/09 15:07:56    167s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:07:56    167s] (I)       Post routing fix                                   : true
[09/09 15:07:56    167s] (I)       Strong post routing                                : true
[09/09 15:07:56    167s] (I)       NDR via pillar fix                                 : true
[09/09 15:07:56    167s] (I)       Violation on path threshold                        : 1
[09/09 15:07:56    167s] (I)       Pass through capacity modeling                     : true
[09/09 15:07:56    167s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:07:56    167s] (I)       Select term pin box for io pin                     : true
[09/09 15:07:56    167s] (I)       Penalize NDR sharing                               : true
[09/09 15:07:56    167s] (I)       Keep fixed segments                                : true
[09/09 15:07:56    167s] (I)       Reorder net groups by key                          : true
[09/09 15:07:56    167s] (I)       Increase net scenic ratio                          : true
[09/09 15:07:56    167s] (I)       Method to set GCell size                           : row
[09/09 15:07:56    167s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:07:56    167s] (I)       Avoid high resistance layers                       : true
[09/09 15:07:56    167s] (I)       Fix unreachable term connection                    : true
[09/09 15:07:56    167s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:07:56    167s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:07:56    167s] (I)       Use track pitch for NDR                            : true
[09/09 15:07:56    167s] (I)       Top layer relaxation fix                           : true
[09/09 15:07:56    167s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:07:56    167s] (I)       Started Import route data (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Use row-based GCell size
[09/09 15:07:56    167s] (I)       Use row-based GCell align
[09/09 15:07:56    167s] (I)       GCell unit size   : 3420
[09/09 15:07:56    167s] (I)       GCell multiplier  : 1
[09/09 15:07:56    167s] (I)       GCell row height  : 3420
[09/09 15:07:56    167s] (I)       Actual row height : 3420
[09/09 15:07:56    167s] (I)       GCell align ref   : 10000 10260
[09/09 15:07:56    167s] [NR-eGR] Track table information for default rule: 
[09/09 15:07:56    167s] [NR-eGR] M1 has no routable track
[09/09 15:07:56    167s] [NR-eGR] M2 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M3 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M4 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M5 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M6 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M7 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M8 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M9 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M10 has single uniform track structure
[09/09 15:07:56    167s] [NR-eGR] M11 has single uniform track structure
[09/09 15:07:56    167s] (I)       ========================== Default via ===========================
[09/09 15:07:56    167s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    167s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:07:56    167s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    167s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:07:56    167s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:07:56    167s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:07:56    167s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:07:56    167s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:07:56    167s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:07:56    167s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:07:56    167s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:07:56    167s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:07:56    167s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:07:56    167s] (I)       +----+------------------+----------------------------------------+
[09/09 15:07:56    167s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read routing blockages ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read instance blockages ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read PG blockages ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Read 864 PG shapes
[09/09 15:07:56    167s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read boundary cut boxes ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:07:56    167s] [NR-eGR] #Instance Blockages : 0
[09/09 15:07:56    167s] [NR-eGR] #PG Blockages       : 864
[09/09 15:07:56    167s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:07:56    167s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:07:56    167s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read blackboxes ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:07:56    167s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read prerouted ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:07:56    167s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read unlegalized nets ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read nets ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Read numTotalNets=8491  numIgnoredNets=8477
[09/09 15:07:56    167s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:07:56    167s] (I)       Started Set up via pillars ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       early_global_route_priority property id does not exist.
[09/09 15:07:56    167s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Model blockages into capacity
[09/09 15:07:56    167s] (I)       Read Num Blocks=1321  Num Prerouted Wires=0  Num CS=0
[09/09 15:07:56    167s] (I)       Started Initialize 3D capacity ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Layer 1 (V) : #blockages 67 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 2 (H) : #blockages 292 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 3 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 4 (H) : #blockages 285 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 5 (V) : #blockages 55 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 6 (H) : #blockages 397 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 7 (V) : #blockages 170 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:07:56    167s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:07:56    167s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       -- layer congestion ratio --
[09/09 15:07:56    167s] (I)       Layer 1 : 0.100000
[09/09 15:07:56    167s] (I)       Layer 2 : 0.700000
[09/09 15:07:56    167s] (I)       Layer 3 : 0.700000
[09/09 15:07:56    167s] (I)       Layer 4 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 5 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 6 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 7 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 8 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 9 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 10 : 1.000000
[09/09 15:07:56    167s] (I)       Layer 11 : 1.000000
[09/09 15:07:56    167s] (I)       ----------------------------
[09/09 15:07:56    167s] (I)       Started Move terms for access ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Moved 1 terms for better access 
[09/09 15:07:56    167s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Number of ignored nets                =      0
[09/09 15:07:56    167s] (I)       Number of connected nets              =      0
[09/09 15:07:56    167s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of clock nets                  =     14.  Ignored: No
[09/09 15:07:56    167s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:07:56    167s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:07:56    167s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Read aux data ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Others data preparation ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[09/09 15:07:56    167s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Create route kernel ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Ndr track 0 does not exist
[09/09 15:07:56    167s] (I)       Ndr track 0 does not exist
[09/09 15:07:56    167s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:07:56    167s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:07:56    167s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:07:56    167s] (I)       Site width          :   400  (dbu)
[09/09 15:07:56    167s] (I)       Row height          :  3420  (dbu)
[09/09 15:07:56    167s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:07:56    167s] (I)       GCell width         :  3420  (dbu)
[09/09 15:07:56    167s] (I)       GCell height        :  3420  (dbu)
[09/09 15:07:56    167s] (I)       Grid                :   121   120    11
[09/09 15:07:56    167s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:07:56    167s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:07:56    167s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:07:56    167s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:07:56    167s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:07:56    167s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:07:56    167s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:07:56    167s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:07:56    167s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:07:56    167s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:07:56    167s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:07:56    167s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:07:56    167s] (I)       --------------------------------------------------------
[09/09 15:07:56    167s] 
[09/09 15:07:56    167s] [NR-eGR] ============ Routing rule table ============
[09/09 15:07:56    167s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 14 
[09/09 15:07:56    167s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:07:56    167s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:56    167s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    167s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    167s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:07:56    167s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:07:56    167s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:07:56    167s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    167s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:07:56    167s] [NR-eGR] ========================================
[09/09 15:07:56    167s] [NR-eGR] 
[09/09 15:07:56    167s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer4 : = 1221 / 124200 (0.98%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer6 : = 1221 / 124200 (0.98%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer7 : = 12828 / 130680 (9.82%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer8 : = 11564 / 124200 (9.31%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:07:56    167s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:07:56    167s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Reset routing kernel
[09/09 15:07:56    167s] (I)       Started Global Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Initialization ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       totalPins=871  totalGlobalPin=870 (99.89%)
[09/09 15:07:56    167s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Net group 1 ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Generate topology ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       total 2D Cap : 384364 = (260900 H, 123464 V)
[09/09 15:07:56    167s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 5]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1a ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1b ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.177530e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1c ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1d ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1e ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Route legalization ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.177530e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1f ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2443 = (1233 H, 1210 V) = (0.47% H, 0.98% V) = (2.108e+03um H, 2.069e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1g ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2420 = (1225 H, 1195 V) = (0.47% H, 0.97% V) = (2.095e+03um H, 2.043e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       numNets=14  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=2119
[09/09 15:07:56    167s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 7]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1h ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2427 = (1234 H, 1193 V) = (0.47% H, 0.97% V) = (2.110e+03um H, 2.040e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Net group 2 ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Generate topology ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       total 2D Cap : 625949 = (378965 H, 246984 V)
[09/09 15:07:56    167s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 7]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1a ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1b ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.695660e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1c ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1d ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1e ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Route legalization ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.695660e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1f ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2746 = (1364 H, 1382 V) = (0.36% H, 0.56% V) = (2.332e+03um H, 2.363e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1g ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2729 = (1354 H, 1375 V) = (0.36% H, 0.56% V) = (2.315e+03um H, 2.351e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=168
[09/09 15:07:56    167s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 9]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1h ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2730 = (1354 H, 1376 V) = (0.36% H, 0.56% V) = (2.315e+03um H, 2.353e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Net group 3 ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Generate topology ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       total 2D Cap : 869371 = (509645 H, 359726 V)
[09/09 15:07:56    167s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 9]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1a ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1b ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.926510e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1c ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1d ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1e ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Route legalization ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.926510e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1f ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2881 = (1418 H, 1463 V) = (0.28% H, 0.41% V) = (2.425e+03um H, 2.502e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1g ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2864 = (1408 H, 1456 V) = (0.28% H, 0.40% V) = (2.408e+03um H, 2.490e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[09/09 15:07:56    167s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1h ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 2864 = (1408 H, 1456 V) = (0.28% H, 0.40% V) = (2.408e+03um H, 2.490e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Net group 4 ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Generate topology ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       total 2D Cap : 971681 = (561796 H, 409885 V)
[09/09 15:07:56    167s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 11]
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1a Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1a ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Pattern routing (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1b Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1b ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.155650e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1c Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1c ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1d Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1d ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1e Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1e ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Route legalization ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.155650e+03um
[09/09 15:07:56    167s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1f Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1f ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3015 = (1472 H, 1543 V) = (0.26% H, 0.38% V) = (2.517e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1g Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1g ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3014 = (1471 H, 1543 V) = (0.26% H, 0.38% V) = (2.515e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=150
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] (I)       ============  Phase 1h Route ============
[09/09 15:07:56    167s] (I)       Started Phase 1h ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Post Routing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Usage: 3014 = (1471 H, 1543 V) = (0.26% H, 0.38% V) = (2.515e+03um H, 2.639e+03um V)
[09/09 15:07:56    167s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Layer assignment (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       
[09/09 15:07:56    167s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:07:56    167s] [NR-eGR]                        OverCon            
[09/09 15:07:56    167s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:07:56    167s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:07:56    167s] [NR-eGR] ----------------------------------------------
[09/09 15:07:56    167s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR] ----------------------------------------------
[09/09 15:07:56    167s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:07:56    167s] [NR-eGR] 
[09/09 15:07:56    167s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Export 3D cong map ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       total 2D Cap : 1095798 = (561815 H, 533983 V)
[09/09 15:07:56    167s] (I)       Started Export 2D cong map ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:07:56    167s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:07:56    167s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Free existing wires ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       ============= Track Assignment ============
[09/09 15:07:56    167s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Track Assignment (1T) ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:07:56    167s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Run Multi-thread track assignment
[09/09 15:07:56    167s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Export ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Started Export DB wires ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Started Export all nets ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Started Set wire vias ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    167s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29276
[09/09 15:07:56    167s] [NR-eGR]     M2  (2V) length: 4.663695e+04um, number of vias: 42833
[09/09 15:07:56    167s] [NR-eGR]     M3  (3H) length: 4.994911e+04um, number of vias: 1439
[09/09 15:07:56    167s] [NR-eGR]     M4  (4V) length: 5.526500e+03um, number of vias: 138
[09/09 15:07:56    167s] [NR-eGR]     M5  (5H) length: 8.094900e+02um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR] Total length: 1.029221e+05um, number of vias: 73686
[09/09 15:07:56    167s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    167s] [NR-eGR] Total eGR-routed clock nets wire length: 4.325160e+03um 
[09/09 15:07:56    167s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    167s] [NR-eGR] Report for selected net(s) only.
[09/09 15:07:56    167s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 870
[09/09 15:07:56    167s] [NR-eGR]     M2  (2V) length: 8.962850e+02um, number of vias: 1006
[09/09 15:07:56    167s] [NR-eGR]     M3  (3H) length: 2.006600e+03um, number of vias: 465
[09/09 15:07:56    167s] [NR-eGR]     M4  (4V) length: 1.255875e+03um, number of vias: 18
[09/09 15:07:56    167s] [NR-eGR]     M5  (5H) length: 1.664000e+02um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:07:56    167s] [NR-eGR] Total length: 4.325160e+03um, number of vias: 2359
[09/09 15:07:56    167s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    167s] [NR-eGR] Total routed clock nets wire length: 4.325160e+03um, number of vias: 2359
[09/09 15:07:56    167s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:07:56    167s] (I)       Started Update net boxes ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Update timing ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Started Postprocess design ( Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1623.41 MB )
[09/09 15:07:56    167s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:07:56    167s]     Routing using eGR in eGR->NR Step done.
[09/09 15:07:56    167s]     Routing using NR in eGR->NR Step...
[09/09 15:07:56    167s] 
[09/09 15:07:56    167s] CCOPT: Preparing to route 14 clock nets with NanoRoute.
[09/09 15:07:56    167s]   0 nets are default rule and 14 are 2w2s.
[09/09 15:07:56    167s]   Preferred NanoRoute mode settings: Current
[09/09 15:07:56    167s] -droutePostRouteSpreadWire auto
[09/09 15:07:56    167s] -droutePostRouteWidenWireRule ""
[09/09 15:07:56    167s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 15:07:56    167s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/09 15:07:56    167s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/09 15:07:56    167s]       Clock detailed routing...
[09/09 15:07:56    167s]         NanoRoute...
[09/09 15:07:56    167s] % Begin globalDetailRoute (date=09/09 15:07:56, mem=1297.8M)
[09/09 15:07:56    167s] 
[09/09 15:07:56    167s] globalDetailRoute
[09/09 15:07:56    167s] 
[09/09 15:07:56    167s] ### Time Record (globalDetailRoute) is installed.
[09/09 15:07:56    167s] #Start globalDetailRoute on Sat Sep  9 15:07:56 2023
[09/09 15:07:56    167s] #
[09/09 15:07:56    167s] ### Time Record (Pre Callback) is installed.
[09/09 15:07:56    167s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:07:56    167s] ### Time Record (DB Import) is installed.
[09/09 15:07:56    167s] ### Time Record (Timing Data Generation) is installed.
[09/09 15:07:56    167s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 15:07:56    167s] ### info: trigger incremental rule import ( 1 new NDR ).
[09/09 15:07:56    167s] ### info: trigger incremental via import ( 53 new vias ).
[09/09 15:07:56    167s] ### info: trigger incremental reloading library data ( #rule = 1 #via = 53 ).
[09/09 15:07:56    167s] #WARNING (NRDB-166) Boundary for CELL_VIEW Cordic,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[09/09 15:07:56    167s] ### Net info: total nets: 8581
[09/09 15:07:56    167s] ### Net info: dirty nets: 0
[09/09 15:07:56    167s] ### Net info: marked as disconnected nets: 0
[09/09 15:07:56    167s] #num needed restored net=0
[09/09 15:07:56    167s] #need_extraction net=0 (total=8581)
[09/09 15:07:56    167s] ### Net info: fully routed nets: 14
[09/09 15:07:56    167s] ### Net info: trivial (< 2 pins) nets: 90
[09/09 15:07:56    167s] ### Net info: unrouted nets: 8477
[09/09 15:07:56    167s] ### Net info: re-extraction nets: 0
[09/09 15:07:56    167s] ### Net info: selected nets: 14
[09/09 15:07:56    167s] ### Net info: ignored nets: 0
[09/09 15:07:56    167s] ### Net info: skip routing nets: 0
[09/09 15:07:56    167s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:07:56    167s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:07:56    167s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:07:56    167s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:07:56    167s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:07:56    167s] ### import design signature (5): route=320521178 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1460592495 dirty_area=1602021637 del_dirty_area=0 cell=1621119143 placement=345281744 pin_access=1 inst_pattern=1 halo=0
[09/09 15:07:56    167s] ### Time Record (DB Import) is uninstalled.
[09/09 15:07:56    167s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 15:07:56    167s] #Wire/Via statistics before line assignment ...
[09/09 15:07:56    167s] #Total number of nets with non-default rule or having extra spacing = 14
[09/09 15:07:56    167s] #Total wire length = 4325 um.
[09/09 15:07:56    167s] #Total half perimeter of net bounding box = 1730 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M1 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M2 = 896 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M3 = 2007 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M4 = 1256 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M5 = 166 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:07:56    167s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:07:56    167s] #Total number of vias = 2359
[09/09 15:07:56    167s] #Up-Via Summary (total 2359):
[09/09 15:07:56    167s] #           
[09/09 15:07:56    167s] #-----------------------
[09/09 15:07:56    167s] # M1                870
[09/09 15:07:56    167s] # M2               1006
[09/09 15:07:56    167s] # M3                465
[09/09 15:07:56    167s] # M4                 18
[09/09 15:07:56    167s] #-----------------------
[09/09 15:07:56    167s] #                  2359 
[09/09 15:07:56    167s] #
[09/09 15:07:56    167s] ### Time Record (Data Preparation) is installed.
[09/09 15:07:56    167s] #Start routing data preparation on Sat Sep  9 15:07:56 2023
[09/09 15:07:56    167s] #
[09/09 15:07:56    167s] #Minimum voltage of a net in the design = 0.000.
[09/09 15:07:56    167s] #Maximum voltage of a net in the design = 1.320.
[09/09 15:07:56    167s] #Voltage range [0.000 - 1.320] has 8579 nets.
[09/09 15:07:56    167s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 15:07:56    167s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 15:07:56    167s] ### Time Record (Cell Pin Access) is installed.
[09/09 15:07:56    167s] #Rebuild pin access data for design.
[09/09 15:07:56    167s] #Initial pin access analysis.
[09/09 15:08:03    174s] #Detail pin access analysis.
[09/09 15:08:03    174s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 15:08:04    174s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 15:08:04    174s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:08:04    174s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 15:08:04    174s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 15:08:04    174s] #Monitoring time of adding inner blkg by smac
[09/09 15:08:04    174s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.78 (MB), peak = 1354.93 (MB)
[09/09 15:08:04    174s] #Regenerating Ggrids automatically.
[09/09 15:08:04    174s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 15:08:04    174s] #Using automatically generated G-grids.
[09/09 15:08:04    174s] #Done routing data preparation.
[09/09 15:08:04    174s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1341.17 (MB), peak = 1354.93 (MB)
[09/09 15:08:04    174s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:08:04    174s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.3 GB, peak:1.3 GB
[09/09 15:08:04    174s] LayerId::1 widthSet size::4
[09/09 15:08:04    174s] LayerId::2 widthSet size::4
[09/09 15:08:04    174s] LayerId::3 widthSet size::5
[09/09 15:08:04    174s] LayerId::4 widthSet size::5
[09/09 15:08:04    174s] LayerId::5 widthSet size::5
[09/09 15:08:04    174s] LayerId::6 widthSet size::5
[09/09 15:08:04    174s] LayerId::7 widthSet size::5
[09/09 15:08:04    174s] LayerId::8 widthSet size::5
[09/09 15:08:04    174s] LayerId::9 widthSet size::5
[09/09 15:08:04    174s] LayerId::10 widthSet size::4
[09/09 15:08:04    174s] LayerId::11 widthSet size::3
[09/09 15:08:04    174s] Updating RC grid for preRoute extraction ...
[09/09 15:08:04    174s] eee: pegSigSF::1.070000
[09/09 15:08:04    174s] Initializing multi-corner capacitance tables ... 
[09/09 15:08:04    174s] Initializing multi-corner resistance tables ...
[09/09 15:08:04    174s] Creating RPSQ from WeeR and WRes ...
[09/09 15:08:04    174s] Creating RPSQ from WeeR and WRes ...
[09/09 15:08:04    175s] eee: l::1 avDens::0.112010 usedTrk::1451.651459 availTrk::12960.000000 sigTrk::1451.651459
[09/09 15:08:04    175s] eee: l::2 avDens::0.000455 usedTrk::0.155556 availTrk::342.000000 sigTrk::0.155556
[09/09 15:08:04    175s] eee: l::3 avDens::0.001108 usedTrk::0.398830 availTrk::360.000000 sigTrk::0.398830
[09/09 15:08:04    175s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 15:08:04    175s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 15:08:04    175s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:04    175s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:08:04    175s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:08:04    175s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:08:04    175s] #Successfully loaded pre-route RC model
[09/09 15:08:04    175s] #Enabled timing driven Line Assignment.
[09/09 15:08:04    175s] ### Time Record (Line Assignment) is installed.
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Begin Line Assignment ...
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Begin build data ...
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Distribution of nets:
[09/09 15:08:04    175s] #       62 ( 0         pin),     28 ( 1         pin),   4401 ( 2         pin),
[09/09 15:08:04    175s] #     1989 ( 3         pin),   1214 ( 4         pin),    346 ( 5         pin),
[09/09 15:08:04    175s] #      167 ( 6         pin),    122 ( 7         pin),     65 ( 8         pin),
[09/09 15:08:04    175s] #       42 ( 9         pin),     75 (10-19      pin),     10 (20-29      pin),
[09/09 15:08:04    175s] #       15 (30-39      pin),      8 (40-49      pin),     11 (50-59      pin),
[09/09 15:08:04    175s] #       11 (60-69      pin),      8 (70-79      pin),      4 (80-89      pin),
[09/09 15:08:04    175s] #        1 (90-99      pin),      1 (100-199    pin),      1 (800-899    pin),
[09/09 15:08:04    175s] #        0 (>=2000     pin).
[09/09 15:08:04    175s] #Total: 8581 nets, 14 fully global routed, 14 clocks,
[09/09 15:08:04    175s] #       14 nets have nondefault rule, 14 nets have layer range,
[09/09 15:08:04    175s] #       14 nets have weight, 14 nets have avoid detour, 14 nets have priority.
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #  Rule           #net     #shield    Pref.Layer
[09/09 15:08:04    175s] #-----------------------------------------------
[09/09 15:08:04    175s] #  2w2s             14           0      [ 3,  5]
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Nets in 1 layer range:
[09/09 15:08:04    175s] #   (M3, M5) :       14 ( 0.2%)
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Nets in 1 priority group:
[09/09 15:08:04    175s] #  clock:       14 ( 0.2%)
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #14 nets selected.
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Net length summary:
[09/09 15:08:04    175s] #Layer   H-Len   V-Len         Total       #Up-Via
[09/09 15:08:04    175s] #-------------------------------------------------
[09/09 15:08:04    175s] #  M1        0       0       0(  0%)     870( 25%)
[09/09 15:08:04    175s] #  M2        0     859     859( 20%)    2126( 61%)
[09/09 15:08:04    175s] #  M3     2043       0    2043( 47%)     465( 13%)
[09/09 15:08:04    175s] #  M4        0    1255    1255( 29%)      18(  1%)
[09/09 15:08:04    175s] #  M5      166       0     166(  4%)       0(  0%)
[09/09 15:08:04    175s] #  M6        0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #  M7        0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #  M8        0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #  M9        0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #  M10       0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #  M11       0       0       0(  0%)       0(  0%)
[09/09 15:08:04    175s] #-------------------------------------------------
[09/09 15:08:04    175s] #         2210    2115    4325          3479      
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Net length and overlap summary:
[09/09 15:08:04    175s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[09/09 15:08:04    175s] #---------------------------------------------------------------------------------------------
[09/09 15:08:04    175s] #  M1        3       0       3(  0%)     870( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M2        0     917     917( 21%)    1069( 46%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M3     2008       0    2008( 47%)     370( 16%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M4        0    1222    1222( 28%)      11(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M5      140       0     140(  3%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #  M11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:08:04    175s] #---------------------------------------------------------------------------------------------
[09/09 15:08:04    175s] #         2152    2139    4292          2320             0            0              0        
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Line Assignment statistics:
[09/09 15:08:04    175s] #Cpu time = 00:00:00
[09/09 15:08:04    175s] #Elapsed time = 00:00:00
[09/09 15:08:04    175s] #Increased memory = 1.54 (MB)
[09/09 15:08:04    175s] #Total memory = 1360.01 (MB)
[09/09 15:08:04    175s] #Peak memory = 1360.01 (MB)
[09/09 15:08:04    175s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Begin assignment summary ...
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #  Total number of segments             = 583
[09/09 15:08:04    175s] #  Total number of overlap segments     =   0 (  0.0%)
[09/09 15:08:04    175s] #  Total number of assigned segments    = 583 (100.0%)
[09/09 15:08:04    175s] #  Total number of shifted segments     =  29 (  5.0%)
[09/09 15:08:04    175s] #  Average movement of shifted segments =   6.21 tracks
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #  Total number of overlaps             =   0
[09/09 15:08:04    175s] #  Total length of overlaps             =   0 um
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #End assignment summary.
[09/09 15:08:04    175s] ### Time Record (Line Assignment) is uninstalled.
[09/09 15:08:04    175s] #Wire/Via statistics after line assignment ...
[09/09 15:08:04    175s] #Total number of nets with non-default rule or having extra spacing = 14
[09/09 15:08:04    175s] #Total wire length = 4293 um.
[09/09 15:08:04    175s] #Total half perimeter of net bounding box = 1730 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M1 = 4 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M2 = 917 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M3 = 2009 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M4 = 1223 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M5 = 141 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:08:04    175s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:08:04    175s] #Total number of vias = 2320
[09/09 15:08:04    175s] #Up-Via Summary (total 2320):
[09/09 15:08:04    175s] #           
[09/09 15:08:04    175s] #-----------------------
[09/09 15:08:04    175s] # M1                870
[09/09 15:08:04    175s] # M2               1069
[09/09 15:08:04    175s] # M3                370
[09/09 15:08:04    175s] # M4                 11
[09/09 15:08:04    175s] #-----------------------
[09/09 15:08:04    175s] #                  2320 
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Routing data preparation, pin analysis, line assignment statistics:
[09/09 15:08:04    175s] #Cpu time = 00:00:08
[09/09 15:08:04    175s] #Elapsed time = 00:00:08
[09/09 15:08:04    175s] #Increased memory = 60.63 (MB)
[09/09 15:08:04    175s] #Total memory = 1359.01 (MB)
[09/09 15:08:04    175s] #Peak memory = 1360.27 (MB)
[09/09 15:08:04    175s] #RTESIG:78da95933b4fc330108099f91527b7439128f89c388f8105c1c64b05ba56a171a388c4ae
[09/09 15:08:04    175s] #       6207d47fcfb5b014b5763adafeecbbfbee3c1acfef67c004bfc2786a792e17084f33813c
[09/09 15:08:04    175s] #       469c621ee5d7822fe8e8fd969d8fc6cf2f6f021814d6d6955eb4a65437cbc62c3fc1d56d
[09/09 15:08:04    175s] #       adabdd0e8389751dad2ea1b7aa03ab9ca3d5c5dff5145cd72b987c18d31c2430ca605534
[09/09 15:08:04    175s] #       d6c7087a467098d4daa94a754722c5fbef941b5db4f5124ab52afac6fdc3239e85329302
[09/09 15:08:04    175s] #       8139b3368da936d0182af8bbee02052751020c034c4c56e70f8f77bf99bd2ad7affd3772
[09/09 15:08:04    175s] #       218292a887d15e497e0184c727e1529e86e727e15946ae89270f4af7ede10a91c485c649
[09/09 15:08:04    175s] #       62789e3021556c4779e3251201a57fee30c514d857e46f20a6db9e5b57e8b2e84a6fd074
[09/09 15:08:04    175s] #       9b9b36da9f5a2ee3900ac1310a7f2d8ec90048c821d0809fcc13f270d4d5d90f43e4711d
[09/09 15:08:04    175s] #
[09/09 15:08:04    175s] #Skip comparing routing design signature in db-snapshot flow
[09/09 15:08:04    175s] ### Time Record (Detail Routing) is installed.
[09/09 15:08:04    175s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 15:08:05    175s] #
[09/09 15:08:05    175s] #Start Detail Routing..
[09/09 15:08:05    175s] #start initial detail routing ...
[09/09 15:08:05    175s] ### Design has 16 dirty nets
[09/09 15:08:09    179s] #   number of violations = 0
[09/09 15:08:09    179s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1400.99 (MB), peak = 1430.01 (MB)
[09/09 15:08:09    179s] #Complete Detail Routing.
[09/09 15:08:09    179s] #Total number of nets with non-default rule or having extra spacing = 14
[09/09 15:08:09    179s] #Total wire length = 4421 um.
[09/09 15:08:09    179s] #Total half perimeter of net bounding box = 1730 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M1 = 4 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M2 = 455 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M3 = 2257 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M4 = 1567 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M5 = 137 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:08:09    179s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:08:09    179s] #Total number of vias = 2345
[09/09 15:08:09    179s] #Up-Via Summary (total 2345):
[09/09 15:08:09    179s] #           
[09/09 15:08:09    179s] #-----------------------
[09/09 15:08:09    179s] # M1                872
[09/09 15:08:09    179s] # M2                828
[09/09 15:08:09    179s] # M3                636
[09/09 15:08:09    179s] # M4                  9
[09/09 15:08:09    179s] #-----------------------
[09/09 15:08:09    179s] #                  2345 
[09/09 15:08:09    179s] #
[09/09 15:08:09    179s] #Total number of DRC violations = 0
[09/09 15:08:09    179s] ### Time Record (Detail Routing) is uninstalled.
[09/09 15:08:09    179s] #Cpu time = 00:00:04
[09/09 15:08:09    179s] #Elapsed time = 00:00:04
[09/09 15:08:09    179s] #Increased memory = 5.49 (MB)
[09/09 15:08:09    179s] #Total memory = 1364.50 (MB)
[09/09 15:08:09    179s] #Peak memory = 1430.01 (MB)
[09/09 15:08:09    179s] #Skip updating routing design signature in db-snapshot flow
[09/09 15:08:09    179s] #detailRoute Statistics:
[09/09 15:08:09    179s] #Cpu time = 00:00:04
[09/09 15:08:09    179s] #Elapsed time = 00:00:04
[09/09 15:08:09    179s] #Increased memory = 5.50 (MB)
[09/09 15:08:09    179s] #Total memory = 1364.51 (MB)
[09/09 15:08:09    179s] #Peak memory = 1430.01 (MB)
[09/09 15:08:09    179s] ### Time Record (DB Export) is installed.
[09/09 15:08:09    179s] ### export design design signature (10): route=1705895022 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1328877531 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=345281744 pin_access=231817036 inst_pattern=1 halo=1781902887
[09/09 15:08:09    179s] ### Time Record (DB Export) is uninstalled.
[09/09 15:08:09    179s] ### Time Record (Post Callback) is installed.
[09/09 15:08:09    179s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:08:09    179s] #
[09/09 15:08:09    179s] #globalDetailRoute statistics:
[09/09 15:08:09    179s] #Cpu time = 00:00:12
[09/09 15:08:09    179s] #Elapsed time = 00:00:12
[09/09 15:08:09    179s] #Increased memory = 61.05 (MB)
[09/09 15:08:09    179s] #Total memory = 1358.80 (MB)
[09/09 15:08:09    179s] #Peak memory = 1430.01 (MB)
[09/09 15:08:09    179s] #Number of warnings = 6
[09/09 15:08:09    179s] #Total number of warnings = 13
[09/09 15:08:09    179s] #Number of fails = 0
[09/09 15:08:09    179s] #Total number of fails = 0
[09/09 15:08:09    179s] #Complete globalDetailRoute on Sat Sep  9 15:08:09 2023
[09/09 15:08:09    179s] #
[09/09 15:08:09    179s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=231817036 inst_pattern=1 halo=0
[09/09 15:08:09    179s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 15:08:09    179s] ### 
[09/09 15:08:09    179s] ###   Scalability Statistics
[09/09 15:08:09    179s] ### 
[09/09 15:08:09    179s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:08:09    179s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 15:08:09    179s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:08:09    179s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   Cell Pin Access               |        00:00:07|        00:00:07|             1.0|
[09/09 15:08:09    179s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 15:08:09    179s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[09/09 15:08:09    179s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[09/09 15:08:09    179s] ###   Entire Command                |        00:00:12|        00:00:12|             1.0|
[09/09 15:08:09    179s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:08:09    179s] ### 
[09/09 15:08:09    179s] % End globalDetailRoute (date=09/09 15:08:09, total cpu=0:00:12.5, real=0:00:13.0, peak res=1430.0M, current mem=1357.4M)
[09/09 15:08:09    179s]         NanoRoute done. (took cpu=0:00:12.5 real=0:00:12.5)
[09/09 15:08:09    179s]       Clock detailed routing done.
[09/09 15:08:09    179s] Skipping check of guided vs. routed net lengths.
[09/09 15:08:09    179s] Set FIXED routing status on 14 net(s)
[09/09 15:08:09    179s] Set FIXED placed status on 13 instance(s)
[09/09 15:08:09    179s]       Route Remaining Unrouted Nets...
[09/09 15:08:09    179s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[09/09 15:08:09    179s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:08:09    179s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1679.4M
[09/09 15:08:09    179s] All LLGs are deleted
[09/09 15:08:09    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1679.4M
[09/09 15:08:09    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1679.4M
[09/09 15:08:09    179s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1679.4M
[09/09 15:08:09    179s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:08:09    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1679.4M
[09/09 15:08:09    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1679.4M
[09/09 15:08:09    179s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Import and model ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Create place DB ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Import place data ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read instances and placement ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read nets ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Create route DB ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       == Non-default Options ==
[09/09 15:08:09    179s] (I)       Maximum routing layer                              : 11
[09/09 15:08:09    179s] (I)       Number of threads                                  : 1
[09/09 15:08:09    179s] (I)       Method to set GCell size                           : row
[09/09 15:08:09    179s] (I)       Counted 619 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:08:09    179s] (I)       Started Import route data (1T) ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Use row-based GCell size
[09/09 15:08:09    179s] (I)       Use row-based GCell align
[09/09 15:08:09    179s] (I)       GCell unit size   : 3420
[09/09 15:08:09    179s] (I)       GCell multiplier  : 1
[09/09 15:08:09    179s] (I)       GCell row height  : 3420
[09/09 15:08:09    179s] (I)       Actual row height : 3420
[09/09 15:08:09    179s] (I)       GCell align ref   : 10000 10260
[09/09 15:08:09    179s] [NR-eGR] Track table information for default rule: 
[09/09 15:08:09    179s] [NR-eGR] M1 has no routable track
[09/09 15:08:09    179s] [NR-eGR] M2 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M3 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M4 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M5 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M6 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M7 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M8 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M9 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M10 has single uniform track structure
[09/09 15:08:09    179s] [NR-eGR] M11 has single uniform track structure
[09/09 15:08:09    179s] (I)       ================== Default via ===================
[09/09 15:08:09    179s] (I)       +----+------------------+------------------------+
[09/09 15:08:09    179s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/09 15:08:09    179s] (I)       +----+------------------+------------------------+
[09/09 15:08:09    179s] (I)       |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/09 15:08:09    179s] (I)       |  2 |   23  M3_M2_HV   |   27  M3_M2_2x1_VH_E   |
[09/09 15:08:09    179s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E   |
[09/09 15:08:09    179s] (I)       |  4 |   43  M5_M4_HV   |   47  M5_M4_2x1_VH_E   |
[09/09 15:08:09    179s] (I)       |  5 |   53  M6_M5_VH   |   59  M6_M5_1x2_HV_N   |
[09/09 15:08:09    179s] (I)       |  6 |   63  M7_M6_HV   |   67  M7_M6_2x1_VH_E   |
[09/09 15:08:09    179s] (I)       |  7 |   73  M8_M7_VH   |   79  M8_M7_1x2_HV_N   |
[09/09 15:08:09    179s] (I)       |  8 |   83  M9_M8_HV   |   89  M9_M8_1x2_VH_N   |
[09/09 15:08:09    179s] (I)       |  9 |   93  M10_M9_VH  |   97  M10_M9_1x2_HV_N  |
[09/09 15:08:09    179s] (I)       | 10 |  101  M11_M10_HV |  105  M11_M10_2x1_VH_E |
[09/09 15:08:09    179s] (I)       +----+------------------+------------------------+
[09/09 15:08:09    179s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read routing blockages ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read instance blockages ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read PG blockages ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] [NR-eGR] Read 821 PG shapes
[09/09 15:08:09    179s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read boundary cut boxes ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:08:09    179s] [NR-eGR] #Instance Blockages : 0
[09/09 15:08:09    179s] [NR-eGR] #PG Blockages       : 821
[09/09 15:08:09    179s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:08:09    179s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:08:09    179s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read blackboxes ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:08:09    179s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read prerouted ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 2569
[09/09 15:08:09    179s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read unlegalized nets ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] (I)       Started Read nets ( Curr Mem: 1679.41 MB )
[09/09 15:08:09    179s] [NR-eGR] Read numTotalNets=8491  numIgnoredNets=14
[09/09 15:08:09    179s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Set up via pillars ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       early_global_route_priority property id does not exist.
[09/09 15:08:09    179s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Model blockages into capacity
[09/09 15:08:09    179s] (I)       Read Num Blocks=821  Num Prerouted Wires=2569  Num CS=0
[09/09 15:08:09    179s] (I)       Started Initialize 3D capacity ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Layer 1 (V) : #blockages 118 : #preroutes 1086
[09/09 15:08:09    179s] (I)       Layer 2 (H) : #blockages 118 : #preroutes 1259
[09/09 15:08:09    179s] (I)       Layer 3 (V) : #blockages 114 : #preroutes 220
[09/09 15:08:09    179s] (I)       Layer 4 (H) : #blockages 114 : #preroutes 4
[09/09 15:08:09    179s] (I)       Layer 5 (V) : #blockages 114 : #preroutes 0
[09/09 15:08:09    179s] (I)       Layer 6 (H) : #blockages 150 : #preroutes 0
[09/09 15:08:09    179s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:08:09    179s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:08:09    179s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:08:09    179s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:08:09    179s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       -- layer congestion ratio --
[09/09 15:08:09    179s] (I)       Layer 1 : 0.100000
[09/09 15:08:09    179s] (I)       Layer 2 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 3 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 4 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 5 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 6 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 7 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 8 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 9 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 10 : 0.700000
[09/09 15:08:09    179s] (I)       Layer 11 : 0.700000
[09/09 15:08:09    179s] (I)       ----------------------------
[09/09 15:08:09    179s] (I)       Number of ignored nets                =     14
[09/09 15:08:09    179s] (I)       Number of connected nets              =      0
[09/09 15:08:09    179s] (I)       Number of fixed nets                  =     14.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of clock nets                  =     14.  Ignored: No
[09/09 15:08:09    179s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:08:09    179s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:08:09    179s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Read aux data ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Others data preparation ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Create route kernel ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Ndr track 0 does not exist
[09/09 15:08:09    179s] (I)       Ndr track 0 does not exist
[09/09 15:08:09    179s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:08:09    179s] (I)       Routing area        : (0, 0) - (414000, 410400)
[09/09 15:08:09    179s] (I)       Core area           : (10000, 10260) - (404000, 400140)
[09/09 15:08:09    179s] (I)       Site width          :   400  (dbu)
[09/09 15:08:09    179s] (I)       Row height          :  3420  (dbu)
[09/09 15:08:09    179s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:08:09    179s] (I)       GCell width         :  3420  (dbu)
[09/09 15:08:09    179s] (I)       GCell height        :  3420  (dbu)
[09/09 15:08:09    179s] (I)       Grid                :   121   120    11
[09/09 15:08:09    179s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:08:09    179s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:08:09    179s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:08:09    179s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:08:09    179s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:08:09    179s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:08:09    179s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:08:09    179s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:08:09    179s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:08:09    179s] (I)       Total num of tracks :     0  1035  1080  1035  1080  1035  1080  1035  1080   413   431
[09/09 15:08:09    179s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:08:09    179s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:08:09    179s] (I)       --------------------------------------------------------
[09/09 15:08:09    179s] 
[09/09 15:08:09    179s] [NR-eGR] ============ Routing rule table ============
[09/09 15:08:09    179s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[09/09 15:08:09    179s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:08:09    179s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:08:09    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:08:09    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:08:09    179s] [NR-eGR] Rule id: 1  Nets: 8477 
[09/09 15:08:09    179s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:08:09    179s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:08:09    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:08:09    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:08:09    179s] [NR-eGR] ========================================
[09/09 15:08:09    179s] [NR-eGR] 
[09/09 15:08:09    179s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer2 : = 1190 / 124200 (0.96%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer3 : = 236 / 130680 (0.18%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer4 : = 1210 / 124200 (0.97%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer5 : = 236 / 130680 (0.18%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer6 : = 1210 / 124200 (0.97%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer7 : = 12848 / 130680 (9.83%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer8 : = 11600 / 124200 (9.34%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer9 : = 0 / 130680 (0.00%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer10 : = 0 / 49560 (0.00%)
[09/09 15:08:09    179s] (I)       blocked tracks on layer11 : = 0 / 52151 (0.00%)
[09/09 15:08:09    179s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Reset routing kernel
[09/09 15:08:09    179s] (I)       Started Global Routing ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Initialization ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       totalPins=28475  totalGlobalPin=27789 (97.59%)
[09/09 15:08:09    179s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Net group 1 ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Generate topology ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       total 2D Cap : 1095579 = (561792 H, 533787 V)
[09/09 15:08:09    179s] [NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1a Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1a ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Started Pattern routing (1T) ( Curr Mem: 1681.42 MB )
[09/09 15:08:09    179s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Usage: 54458 = (27690 H, 26768 V) = (4.93% H, 5.01% V) = (4.735e+04um H, 4.577e+04um V)
[09/09 15:08:09    179s] (I)       Started Add via demand to 2D ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1b Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1b ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Usage: 54458 = (27690 H, 26768 V) = (4.93% H, 5.01% V) = (4.735e+04um H, 4.577e+04um V)
[09/09 15:08:09    179s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.312318e+04um
[09/09 15:08:09    179s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:08:09    179s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:08:09    179s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1c Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1c ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Usage: 54458 = (27690 H, 26768 V) = (4.93% H, 5.01% V) = (4.735e+04um H, 4.577e+04um V)
[09/09 15:08:09    179s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1d Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1d ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Usage: 54458 = (27690 H, 26768 V) = (4.93% H, 5.01% V) = (4.735e+04um H, 4.577e+04um V)
[09/09 15:08:09    179s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1e Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1e ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Route legalization ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Usage: 54458 = (27690 H, 26768 V) = (4.93% H, 5.01% V) = (4.735e+04um H, 4.577e+04um V)
[09/09 15:08:09    179s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.312318e+04um
[09/09 15:08:09    179s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] (I)       ============  Phase 1l Route ============
[09/09 15:08:09    179s] (I)       Started Phase 1l ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Layer assignment (1T) ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Clean cong LA ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:08:09    179s] (I)       Layer  2:     122840     33813         0           0      123111    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer  3:     129423     31609         1           0      129600    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer  4:     122837      5259         0           0      123111    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer  5:     129424       643         0           0      129600    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer  6:     122837         1         0           0      123111    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer  7:     116944         0         0        8280      121320    ( 6.39%) 
[09/09 15:08:09    179s] (I)       Layer  8:     111711         0         0        7797      115313    ( 6.33%) 
[09/09 15:08:09    179s] (I)       Layer  9:     129600         0         0           0      129600    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Layer 10:      49147         0         0         406       48837    ( 0.82%) 
[09/09 15:08:09    179s] (I)       Layer 11:      51720         0         0           0       51840    ( 0.00%) 
[09/09 15:08:09    179s] (I)       Total:       1086483     71325         1       16483     1095443    ( 1.48%) 
[09/09 15:08:09    179s] (I)       
[09/09 15:08:09    179s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:08:09    179s] [NR-eGR]                        OverCon            
[09/09 15:08:09    179s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:08:09    179s] [NR-eGR]       Layer                (1)    OverCon 
[09/09 15:08:09    179s] [NR-eGR] ----------------------------------------------
[09/09 15:08:09    179s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M3  (3)         1( 0.01%)   ( 0.01%) 
[09/09 15:08:09    179s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR] ----------------------------------------------
[09/09 15:08:09    179s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[09/09 15:08:09    179s] [NR-eGR] 
[09/09 15:08:09    179s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Export 3D cong map ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       total 2D Cap : 1095936 = (561915 H, 534021 V)
[09/09 15:08:09    179s] (I)       Started Export 2D cong map ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:08:09    179s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:08:09    179s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Free existing wires ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       ============= Track Assignment ============
[09/09 15:08:09    179s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Track Assignment (1T) ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:08:09    179s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Run Multi-thread track assignment
[09/09 15:08:09    179s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Export ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Started Export DB wires ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Started Export all nets ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Started Set wire vias ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:08:09    179s] [NR-eGR]     M1  (1F) length: 4.150000e+00um, number of vias: 29278
[09/09 15:08:09    179s] [NR-eGR]     M2  (2V) length: 4.634197e+04um, number of vias: 42727
[09/09 15:08:09    179s] [NR-eGR]     M3  (3H) length: 5.020502e+04um, number of vias: 1668
[09/09 15:08:09    179s] [NR-eGR]     M4  (4V) length: 5.786175e+03um, number of vias: 133
[09/09 15:08:09    179s] [NR-eGR]     M5  (5H) length: 8.267400e+02um, number of vias: 2
[09/09 15:08:09    179s] [NR-eGR]     M6  (6V) length: 1.900000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:08:09    179s] [NR-eGR] Total length: 1.031660e+05um, number of vias: 73808
[09/09 15:08:09    179s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:08:09    179s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/09 15:08:09    179s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:08:09    179s] (I)       Started Update net boxes ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Update timing ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Started Postprocess design ( Curr Mem: 1684.17 MB )
[09/09 15:08:09    179s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.17 MB )
[09/09 15:08:09    179s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1682.17 MB )
[09/09 15:08:09    179s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:08:09    179s]     Routing using NR in eGR->NR Step done.
[09/09 15:08:09    179s] Net route status summary:
[09/09 15:08:09    179s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:08:09    179s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:08:09    179s] 
[09/09 15:08:09    179s] CCOPT: Done with clock implementation routing.
[09/09 15:08:09    179s] 
[09/09 15:08:09    179s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:12.8 real=0:00:12.8)
[09/09 15:08:09    179s]   Clock implementation routing done.
[09/09 15:08:09    179s]   Leaving CCOpt scope - extractRC...
[09/09 15:08:09    179s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:08:09    179s] Extraction called for design 'Cordic' of instances=7641 and nets=8581 using extraction engine 'preRoute' .
[09/09 15:08:09    179s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:08:09    179s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:08:09    179s] PreRoute RC Extraction called for design Cordic.
[09/09 15:08:09    179s] RC Extraction called in multi-corner(2) mode.
[09/09 15:08:09    179s] RCMode: PreRoute
[09/09 15:08:09    179s]       RC Corner Indexes            0       1   
[09/09 15:08:09    179s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:08:09    179s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:08:09    179s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:08:09    179s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:08:09    179s] Shrink Factor                : 0.90000
[09/09 15:08:09    179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:08:09    179s] Using capacitance table file ...
[09/09 15:08:09    179s] LayerId::1 widthSet size::4
[09/09 15:08:09    179s] LayerId::2 widthSet size::4
[09/09 15:08:09    179s] LayerId::3 widthSet size::5
[09/09 15:08:09    179s] LayerId::4 widthSet size::5
[09/09 15:08:09    179s] LayerId::5 widthSet size::5
[09/09 15:08:09    179s] LayerId::6 widthSet size::5
[09/09 15:08:09    179s] LayerId::7 widthSet size::5
[09/09 15:08:09    179s] LayerId::8 widthSet size::5
[09/09 15:08:09    179s] LayerId::9 widthSet size::5
[09/09 15:08:09    179s] LayerId::10 widthSet size::4
[09/09 15:08:09    179s] LayerId::11 widthSet size::3
[09/09 15:08:09    179s] Updating RC grid for preRoute extraction ...
[09/09 15:08:09    179s] eee: pegSigSF::1.070000
[09/09 15:08:09    179s] Initializing multi-corner capacitance tables ... 
[09/09 15:08:09    179s] Initializing multi-corner resistance tables ...
[09/09 15:08:09    179s] Creating RPSQ from WeeR and WRes ...
[09/09 15:08:09    179s] Creating RPSQ from WeeR and WRes ...
[09/09 15:08:09    179s] eee: l::1 avDens::0.112029 usedTrk::1451.894148 availTrk::12960.000000 sigTrk::1451.894148
[09/09 15:08:09    179s] eee: l::2 avDens::0.220128 usedTrk::2710.212578 availTrk::12312.000000 sigTrk::2710.212578
[09/09 15:08:09    179s] eee: l::3 avDens::0.220036 usedTrk::2950.680695 availTrk::13410.000000 sigTrk::2950.680695
[09/09 15:08:09    179s] eee: l::4 avDens::0.028068 usedTrk::338.372806 availTrk::12055.500000 sigTrk::338.372806
[09/09 15:08:09    179s] eee: l::5 avDens::0.009767 usedTrk::48.347368 availTrk::4950.000000 sigTrk::48.347368
[09/09 15:08:09    179s] eee: l::6 avDens::0.001300 usedTrk::0.111111 availTrk::85.500000 sigTrk::0.111111
[09/09 15:08:09    179s] eee: l::7 avDens::0.021334 usedTrk::92.163743 availTrk::4320.000000 sigTrk::92.163743
[09/09 15:08:09    179s] eee: l::8 avDens::0.020000 usedTrk::102.600000 availTrk::5130.000000 sigTrk::102.600000
[09/09 15:08:09    179s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:09    179s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:09    179s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:08:09    179s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:08:09    179s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:08:09    180s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.049731 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:08:09    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1678.172M)
[09/09 15:08:09    180s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:08:09    180s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:08:09    180s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:08:09    180s] End AAE Lib Interpolated Model. (MEM=1678.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:09    180s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]   Clock DAG stats after routing clock trees:
[09/09 15:08:09    180s]     cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]     misc counts      : r=1, pp=0
[09/09 15:08:09    180s]     cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]     cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]     wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]     wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]   Clock DAG net violations after routing clock trees:
[09/09 15:08:09    180s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[09/09 15:08:09    180s]     Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]     Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]   Clock DAG library cell distribution after routing clock trees {count}:
[09/09 15:08:09    180s]      Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]   Primary reporting skew groups after routing clock trees:
[09/09 15:08:09    180s]     skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]         min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]         max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]   Skew group summary after routing clock trees:
[09/09 15:08:09    180s]     skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]   CCOpt::Phase::Routing done. (took cpu=0:00:13.0 real=0:00:13.0)
[09/09 15:08:09    180s]   CCOpt::Phase::PostConditioning...
[09/09 15:08:09    180s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[09/09 15:08:09    180s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:08:09    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1725.9M
[09/09 15:08:09    180s] z: 2, totalTracks: 1
[09/09 15:08:09    180s] z: 4, totalTracks: 1
[09/09 15:08:09    180s] z: 6, totalTracks: 1
[09/09 15:08:09    180s] z: 8, totalTracks: 1
[09/09 15:08:09    180s] #spOpts: mergeVia=F 
[09/09 15:08:09    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1725.9M
[09/09 15:08:09    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1725.9M
[09/09 15:08:09    180s] Core basic site is CoreSite
[09/09 15:08:09    180s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:08:09    180s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1725.9M
[09/09 15:08:09    180s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1733.9M
[09/09 15:08:09    180s] Fast DP-INIT is on for default
[09/09 15:08:09    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:08:09    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.015, MEM:1733.9M
[09/09 15:08:09    180s] OPERPROF:     Starting CMU at level 3, MEM:1733.9M
[09/09 15:08:09    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1733.9M
[09/09 15:08:09    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1733.9M
[09/09 15:08:09    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1733.9MB).
[09/09 15:08:09    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1733.9M
[09/09 15:08:09    180s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]   Removing CTS place status from clock tree and sinks.
[09/09 15:08:09    180s]   Removed CTS place status from 13 clock cells (out of 15 ) and 0 clock sinks (out of 0 ).
[09/09 15:08:09    180s]   Switching to inst based legalization.
[09/09 15:08:09    180s]   PostConditioning...
[09/09 15:08:09    180s]     PostConditioning active optimizations:
[09/09 15:08:09    180s]      - DRV fixing with initial upsizing, sizing and buffering
[09/09 15:08:09    180s]      - Skew fixing with sizing
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Currently running CTS, using active skew data
[09/09 15:08:09    180s]     Reset bufferability constraints...
[09/09 15:08:09    180s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[09/09 15:08:09    180s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     PostConditioning Upsizing To Fix DRVs...
[09/09 15:08:09    180s]       Fixing clock tree DRVs with upsizing: ...20% End AAE Lib Interpolated Model. (MEM=1724.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:09    180s] ...40% ...60% ...80% ...100% 
[09/09 15:08:09    180s]       CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       PRO Statistics: Fix DRVs (initial upsizing):
[09/09 15:08:09    180s]       ============================================
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Cell changes by Net Type:
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       top                0                    0           0            0                    0                  0
[09/09 15:08:09    180s]       trunk              0                    0           0            0                    0                  0
[09/09 15:08:09    180s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[09/09 15:08:09    180s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:08:09    180s]         cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]         misc counts      : r=1, pp=0
[09/09 15:08:09    180s]         cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]         cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]         wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]         wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:08:09    180s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:08:09    180s]         Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]         Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[09/09 15:08:09    180s]          Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]             min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]             max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:08:09    180s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     Recomputing CTS skew targets...
[09/09 15:08:09    180s]     Resolving skew group constraints...
[09/09 15:08:09    180s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:08:09    180s]     Resolving skew group constraints done.
[09/09 15:08:09    180s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     PostConditioning Fixing DRVs...
[09/09 15:08:09    180s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:08:09    180s]       CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       PRO Statistics: Fix DRVs (cell sizing):
[09/09 15:08:09    180s]       =======================================
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Cell changes by Net Type:
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       top                0                    0           0            0                    0                  0
[09/09 15:08:09    180s]       trunk              0                    0           0            0                    0                  0
[09/09 15:08:09    180s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[09/09 15:08:09    180s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[09/09 15:08:09    180s]         cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]         misc counts      : r=1, pp=0
[09/09 15:08:09    180s]         cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]         cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]         wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]         wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[09/09 15:08:09    180s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[09/09 15:08:09    180s]         Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]         Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[09/09 15:08:09    180s]          Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]             min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]             max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]       Skew group summary after 'PostConditioning Fixing DRVs':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:08:09    180s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     Buffering to fix DRVs...
[09/09 15:08:09    180s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[09/09 15:08:09    180s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:08:09    180s]     Inserted 0 buffers and inverters.
[09/09 15:08:09    180s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[09/09 15:08:09    180s]     CCOpt-PostConditioning: nets considered: 14, nets tested: 14, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[09/09 15:08:09    180s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[09/09 15:08:09    180s]       cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]       misc counts      : r=1, pp=0
[09/09 15:08:09    180s]       cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]       cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]       wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[09/09 15:08:09    180s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[09/09 15:08:09    180s]       Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]       Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[09/09 15:08:09    180s]        Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[09/09 15:08:09    180s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]           min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]           max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[09/09 15:08:09    180s]       skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Slew Diagnostics: After DRV fixing
[09/09 15:08:09    180s]     ==================================
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Global Causes:
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     -----
[09/09 15:08:09    180s]     Cause
[09/09 15:08:09    180s]     -----
[09/09 15:08:09    180s]       (empty table)
[09/09 15:08:09    180s]     -----
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Top 5 overslews:
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     --------------------------------------------------------------------------------
[09/09 15:08:09    180s]     Overslew    Causes                                         Driving Pin
[09/09 15:08:09    180s]     --------------------------------------------------------------------------------
[09/09 15:08:09    180s]     0.000ns     1. Inst already optimally sized (CLKBUFX16)    CTS_ccl_a_buf_00040/Y
[09/09 15:08:09    180s]        -        2. Skew would be damaged                                 -
[09/09 15:08:09    180s]     --------------------------------------------------------------------------------
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     Cause                           Occurences
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     Inst already optimally sized        1
[09/09 15:08:09    180s]     Skew would be damaged               1
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     Violation diagnostics counts from the 1 nodes that have violations:
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     Cause                           Occurences
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     Inst already optimally sized        1
[09/09 15:08:09    180s]     Skew would be damaged               1
[09/09 15:08:09    180s]     ------------------------------------------
[09/09 15:08:09    180s]     
[09/09 15:08:09    180s]     PostConditioning Fixing Skew by cell sizing...
[09/09 15:08:09    180s]       Path optimization required 0 stage delay updates 
[09/09 15:08:09    180s]       Resized 0 clock insts to decrease delay.
[09/09 15:08:09    180s]       Fixing short paths with downsize only
[09/09 15:08:09    180s]       Path optimization required 0 stage delay updates 
[09/09 15:08:09    180s]       Resized 0 clock insts to increase delay.
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       PRO Statistics: Fix Skew (cell sizing):
[09/09 15:08:09    180s]       =======================================
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Cell changes by Net Type:
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       top                0            0           0            0                    0                0
[09/09 15:08:09    180s]       trunk              0            0           0            0                    0                0
[09/09 15:08:09    180s]       leaf               0            0           0            0                    0                0
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       Total              0            0           0            0                    0                0
[09/09 15:08:09    180s]       -------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 15:08:09    180s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 15:08:09    180s]       
[09/09 15:08:09    180s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:08:09    180s]         cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]         misc counts      : r=1, pp=0
[09/09 15:08:09    180s]         cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]         cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]         wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]         wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:08:09    180s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:08:09    180s]         Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]         Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[09/09 15:08:09    180s]          Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]             min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]             max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:08:09    180s]         skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:08:09    180s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]     Reconnecting optimized routes...
[09/09 15:08:09    180s]     Reset timing graph...
[09/09 15:08:09    180s] Ignoring AAE DB Resetting ...
[09/09 15:08:09    180s]     Reset timing graph done.
[09/09 15:08:09    180s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[09/09 15:08:09    180s]     Set dirty flag on 0 instances, 0 nets
[09/09 15:08:09    180s]   PostConditioning done.
[09/09 15:08:09    180s] Net route status summary:
[09/09 15:08:09    180s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:08:09    180s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:08:09    180s]   Update timing and DAG stats after post-conditioning...
[09/09 15:08:09    180s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:08:09    180s] End AAE Lib Interpolated Model. (MEM=1727.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:09    180s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s]   Clock DAG stats after post-conditioning:
[09/09 15:08:09    180s]     cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:09    180s]     misc counts      : r=1, pp=0
[09/09 15:08:09    180s]     cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:09    180s]     cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:09    180s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:09    180s]     wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:09    180s]     wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:09    180s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:09    180s]   Clock DAG net violations after post-conditioning:
[09/09 15:08:09    180s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:09    180s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[09/09 15:08:09    180s]     Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:09    180s]     Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]   Clock DAG library cell distribution after post-conditioning {count}:
[09/09 15:08:09    180s]      Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:09    180s]   Primary reporting skew groups after post-conditioning:
[09/09 15:08:09    180s]     skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]         min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:09    180s]         max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:09    180s]   Skew group summary after post-conditioning:
[09/09 15:08:09    180s]     skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:09    180s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:08:09    180s]   Setting CTS place status to fixed for clock tree and sinks.
[09/09 15:08:09    180s]   numClockCells = 15, numClockCellsFixed = 15, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 15:08:09    180s]   Post-balance tidy up or trial balance steps...
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG stats at end of CTS:
[09/09 15:08:09    180s]   ==============================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   ------------------------------------------------------------
[09/09 15:08:09    180s]   Cell type                     Count    Area      Capacitance
[09/09 15:08:09    180s]   ------------------------------------------------------------
[09/09 15:08:09    180s]   Buffers                        13      85.500       0.040
[09/09 15:08:09    180s]   Inverters                       0       0.000       0.000
[09/09 15:08:09    180s]   Integrated Clock Gates          0       0.000       0.000
[09/09 15:08:09    180s]   Non-Integrated Clock Gates      0       0.000       0.000
[09/09 15:08:09    180s]   Clock Logic                     0       0.000       0.000
[09/09 15:08:09    180s]   All                            13      85.500       0.040
[09/09 15:08:09    180s]   ------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG wire lengths at end of CTS:
[09/09 15:08:09    180s]   =====================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------
[09/09 15:08:09    180s]   Type     Wire Length
[09/09 15:08:09    180s]   --------------------
[09/09 15:08:09    180s]   Top          0.000
[09/09 15:08:09    180s]   Trunk      523.730
[09/09 15:08:09    180s]   Leaf      3897.445
[09/09 15:08:09    180s]   Total     4421.175
[09/09 15:08:09    180s]   --------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG hp wire lengths at end of CTS:
[09/09 15:08:09    180s]   ========================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   -----------------------
[09/09 15:08:09    180s]   Type     hp Wire Length
[09/09 15:08:09    180s]   -----------------------
[09/09 15:08:09    180s]   Top            0.000
[09/09 15:08:09    180s]   Trunk          0.000
[09/09 15:08:09    180s]   Leaf        1418.325
[09/09 15:08:09    180s]   Total       1418.325
[09/09 15:08:09    180s]   -----------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG capacitances at end of CTS:
[09/09 15:08:09    180s]   =====================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------
[09/09 15:08:09    180s]   Type     Gate     Wire     Total
[09/09 15:08:09    180s]   --------------------------------
[09/09 15:08:09    180s]   Top      0.000    0.000    0.000
[09/09 15:08:09    180s]   Trunk    0.040    0.071    0.112
[09/09 15:08:09    180s]   Leaf     0.521    0.592    1.113
[09/09 15:08:09    180s]   Total    0.561    0.663    1.225
[09/09 15:08:09    180s]   --------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG sink capacitances at end of CTS:
[09/09 15:08:09    180s]   ==========================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------------------------------
[09/09 15:08:09    180s]   Count    Total    Average    Std. Dev.    Min      Max
[09/09 15:08:09    180s]   --------------------------------------------------------
[09/09 15:08:09    180s]    844     0.521     0.001       0.000      0.001    0.001
[09/09 15:08:09    180s]   --------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG net violations at end of CTS:
[09/09 15:08:09    180s]   =======================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Remaining Transition    ns         1       0.000       0.000      0.000    [0.000]
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG primary half-corner transition distribution at end of CTS:
[09/09 15:08:09    180s]   ====================================================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[09/09 15:08:09    180s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Trunk       0.052       1       0.031       0.000      0.031    0.031    {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}                                      -
[09/09 15:08:09    180s]   Leaf        0.052      13       0.049       0.002      0.046    0.052    {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns}    {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:09    180s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Clock DAG library cell distribution at end of CTS:
[09/09 15:08:09    180s]   ==================================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   ------------------------------------------
[09/09 15:08:09    180s]   Name         Type      Inst     Inst Area 
[09/09 15:08:09    180s]                          Count    (um^2)
[09/09 15:08:09    180s]   ------------------------------------------
[09/09 15:08:09    180s]   CLKBUFX16    buffer     11        75.240
[09/09 15:08:09    180s]   CLKBUFX12    buffer      2        10.260
[09/09 15:08:09    180s]   ------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Primary reporting skew groups summary at end of CTS:
[09/09 15:08:09    180s]   ====================================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Half-corner        Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   BEST:setup.late    clk/constrain    0.041     0.062     0.021       0.030         0.019           0.006           0.054        0.006     100% {0.041, 0.062}
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Skew group summary at end of CTS:
[09/09 15:08:09    180s]   =================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Half-corner        Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   BEST:setup.late    clk/constrain    0.041     0.062     0.021       0.030         0.019           0.006           0.054        0.006     100% {0.041, 0.062}
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Found a total of 35 clock tree pins with a slew violation.
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Slew violation summary across all clock trees - Top 10 violating pins:
[09/09 15:08:09    180s]   ======================================================================
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Target and measured clock slews (in ns):
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   Half corner      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[09/09 15:08:09    180s]                    amount     target  achieved  touch  net?   source         
[09/09 15:08:09    180s]                                                 net?                         
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Xo_reg[7]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Xo_reg[8]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Xo_reg[9]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[3]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[4]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[5]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[6]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[7]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[8]/CK
[09/09 15:08:09    180s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[1].Pipe_Yo_reg[9]/CK
[09/09 15:08:09    180s]   --------------------------------------------------------------------------------------------------------
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Target sources:
[09/09 15:08:09    180s]   auto extracted - target was extracted from SDC.
[09/09 15:08:09    180s]   auto computed - target was computed when balancing trees.
[09/09 15:08:09    180s]   explicit - target is explicitly set via target_max_trans property.
[09/09 15:08:09    180s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[09/09 15:08:09    180s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Found 0 pins on nets marked dont_touch that have slew violations.
[09/09 15:08:09    180s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[09/09 15:08:09    180s]   Found 0 pins on nets marked ideal_network that have slew violations.
[09/09 15:08:09    180s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   
[09/09 15:08:09    180s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:09    180s] Synthesizing clock trees done.
[09/09 15:08:09    180s] Tidy Up And Update Timing...
[09/09 15:08:09    180s] External - Set all clocks to propagated mode...
[09/09 15:08:09    180s] Innovus updating I/O latencies
[09/09 15:08:09    180s] #################################################################################
[09/09 15:08:09    180s] # Design Stage: PreRoute
[09/09 15:08:09    180s] # Design Name: Cordic
[09/09 15:08:09    180s] # Design Mode: 90nm
[09/09 15:08:09    180s] # Analysis Mode: MMMC Non-OCV 
[09/09 15:08:09    180s] # Parasitics Mode: No SPEF/RCDB 
[09/09 15:08:09    180s] # Signoff Settings: SI Off 
[09/09 15:08:09    180s] #################################################################################
[09/09 15:08:10    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1756.0M, InitMEM = 1754.8M)
[09/09 15:08:10    180s] Start delay calculation (fullDC) (1 T). (MEM=1755.96)
[09/09 15:08:10    180s] End AAE Lib Interpolated Model. (MEM=1767.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:10    180s] Total number of fetched objects 8519
[09/09 15:08:10    180s] Total number of fetched objects 8519
[09/09 15:08:10    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:10    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:08:10    180s] End delay calculation. (MEM=1787.78 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 15:08:10    180s] End delay calculation (fullDC). (MEM=1787.78 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 15:08:10    180s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1787.8M) ***
[09/09 15:08:10    180s] Setting all clocks to propagated mode.
[09/09 15:08:10    180s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:08:10    180s] Clock DAG stats after update timingGraph:
[09/09 15:08:10    180s]   cell counts      : b=13, i=0, icg=0, nicg=0, l=0, total=13
[09/09 15:08:10    180s]   misc counts      : r=1, pp=0
[09/09 15:08:10    180s]   cell areas       : b=85.500um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=85.500um^2
[09/09 15:08:10    180s]   cell capacitance : b=0.040pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.040pF
[09/09 15:08:10    180s]   sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:08:10    180s]   wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.592pF, total=0.663pF
[09/09 15:08:10    180s]   wire lengths     : top=0.000um, trunk=523.730um, leaf=3897.445um, total=4421.175um
[09/09 15:08:10    180s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1418.325um, total=1418.325um
[09/09 15:08:10    180s] Clock DAG net violations after update timingGraph:
[09/09 15:08:10    180s]   Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:08:10    180s] Clock DAG primary half-corner transition distribution after update timingGraph:
[09/09 15:08:10    180s]   Trunk : target=0.052ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.031ns, 0 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:08:10    180s]   Leaf  : target=0.052ns count=13 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:08:10    180s] Clock DAG library cell distribution after update timingGraph {count}:
[09/09 15:08:10    180s]    Bufs: CLKBUFX16: 11 CLKBUFX12: 2 
[09/09 15:08:10    180s] Primary reporting skew groups after update timingGraph:
[09/09 15:08:10    180s]   skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:10    180s]       min path sink: gen_pipe[7].Pipe_Zo_reg[3]/CK
[09/09 15:08:10    180s]       max path sink: gen_pipe[14].Pipe_Yo_reg[16]/CK
[09/09 15:08:10    180s] Skew group summary after update timingGraph:
[09/09 15:08:10    180s]   skew_group clk/constrain: insertion delay [min=0.041, max=0.062, avg=0.054, sd=0.006], skew [0.021 vs 0.030], 100% {0.041, 0.062} (wid=0.021 ws=0.019) (gid=0.047 gs=0.010)
[09/09 15:08:10    180s] Logging CTS constraint violations...
[09/09 15:08:10    180s]   Clock tree clk has 1 slew violation.
[09/09 15:08:10    180s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 35 slew violations below cell CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX16) at (45.600,54.720), in power domain auto-default with half corner BEST:setup.late. The worst violation was at the pin gen_pipe[1].Pipe_Yo_reg[9]/CK with a slew time target of 0.052ns. Achieved a slew time of 0.052ns.
[09/09 15:08:10    180s] 
[09/09 15:08:10    180s] Type 'man IMPCCOPT-1007' for more detail.
[09/09 15:08:10    180s] Logging CTS constraint violations done.
[09/09 15:08:10    180s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:08:10    180s] Runtime done. (took cpu=0:00:18.7 real=0:00:18.8)
[09/09 15:08:10    180s] Runtime Report Coverage % = 99.9
[09/09 15:08:10    180s] Runtime Summary
[09/09 15:08:10    180s] ===============
[09/09 15:08:10    180s] Clock Runtime:  (21%) Core CTS           4.04 (Init 0.94, Construction 0.78, Implementation 1.64, eGRPC 0.27, PostConditioning 0.19, Other 0.21)
[09/09 15:08:10    180s] Clock Runtime:  (71%) CTS services      13.46 (RefinePlace 0.30, EarlyGlobalClock 0.17, NanoRoute 12.51, ExtractRC 0.49, TimingAnalysis 0.00)
[09/09 15:08:10    180s] Clock Runtime:   (6%) Other CTS          1.27 (Init 0.23, CongRepair/EGR-DP 0.36, TimingUpdate 0.68, Other 0.00)
[09/09 15:08:10    180s] Clock Runtime: (100%) Total             18.77
[09/09 15:08:10    180s] 
[09/09 15:08:10    180s] 
[09/09 15:08:10    180s] Runtime Summary:
[09/09 15:08:10    180s] ================
[09/09 15:08:10    180s] 
[09/09 15:08:10    180s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:08:10    180s] wall   % time  children  called  name
[09/09 15:08:10    180s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:08:10    180s] 18.78  100.00   18.78      0       
[09/09 15:08:10    180s] 18.78  100.00   18.77      1     Runtime
[09/09 15:08:10    180s]  0.05    0.27    0.05      1     CCOpt::Phase::Initialization
[09/09 15:08:10    180s]  0.05    0.27    0.05      1       Check Prerequisites
[09/09 15:08:10    180s]  0.05    0.27    0.00      1         Leaving CCOpt scope - CheckPlace
[09/09 15:08:10    180s]  1.06    5.67    0.95      1     CCOpt::Phase::PreparingToBalance
[09/09 15:08:10    180s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[09/09 15:08:10    180s]  0.18    0.94    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[09/09 15:08:10    180s]  0.07    0.38    0.05      1       Legalization setup
[09/09 15:08:10    180s]  0.04    0.22    0.00      2         Leaving CCOpt scope - Initializing placement interface
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:08:10    180s]  0.70    3.73    0.00      1       Validating CTS configuration
[09/09 15:08:10    180s]  0.00    0.00    0.00      1         Checking module port directions
[09/09 15:08:10    180s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[09/09 15:08:10    180s]  0.05    0.29    0.03      1     Preparing To Balance
[09/09 15:08:10    180s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:08:10    180s]  0.02    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:08:10    180s]  1.45    7.72    1.45      1     CCOpt::Phase::Construction
[09/09 15:08:10    180s]  1.12    5.96    1.12      1       Stage::Clustering
[09/09 15:08:10    180s]  0.56    2.96    0.54      1         Clustering
[09/09 15:08:10    180s]  0.00    0.00    0.00      1           Initialize for clustering
[09/09 15:08:10    180s]  0.33    1.74    0.00      1           Bottom-up phase
[09/09 15:08:10    180s]  0.21    1.11    0.20      1           Legalizing clock trees
[09/09 15:08:10    180s]  0.15    0.81    0.00      1             Leaving CCOpt scope - ClockRefiner
[09/09 15:08:10    180s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:08:10    180s]  0.02    0.11    0.00      1             Leaving CCOpt scope - Initializing placement interface
[09/09 15:08:10    180s]  0.02    0.09    0.00      1             Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.56    2.99    0.54      1         CongRepair After Initial Clustering
[09/09 15:08:10    180s]  0.36    1.90    0.30      1           Leaving CCOpt scope - Early Global Route
[09/09 15:08:10    180s]  0.11    0.57    0.00      1             Early Global Route - eGR only step
[09/09 15:08:10    180s]  0.19    1.01    0.00      1             Congestion Repair
[09/09 15:08:10    180s]  0.16    0.87    0.00      1           Leaving CCOpt scope - extractRC
[09/09 15:08:10    180s]  0.02    0.09    0.00      1           Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.02    0.12    0.02      1       Stage::DRV Fixing
[09/09 15:08:10    180s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[09/09 15:08:10    180s]  0.31    1.64    0.31      1       Stage::Insertion Delay Reduction
[09/09 15:08:10    180s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[09/09 15:08:10    180s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[09/09 15:08:10    180s]  0.05    0.25    0.00      1         Reducing insertion delay 1
[09/09 15:08:10    180s]  0.01    0.03    0.00      1         Removing longest path buffering
[09/09 15:08:10    180s]  0.24    1.29    0.00      1         Reducing insertion delay 2
[09/09 15:08:10    180s]  1.68    8.94    1.68      1     CCOpt::Phase::Implementation
[09/09 15:08:10    180s]  0.05    0.27    0.05      1       Stage::Reducing Power
[09/09 15:08:10    180s]  0.01    0.03    0.00      1         Improving clock tree routing
[09/09 15:08:10    180s]  0.03    0.17    0.00      1         Reducing clock tree power 1
[09/09 15:08:10    180s]  0.00    0.00    0.00      1           Legalizing clock trees
[09/09 15:08:10    180s]  0.01    0.06    0.00      1         Reducing clock tree power 2
[09/09 15:08:10    180s]  0.16    0.87    0.15      1       Stage::Balancing
[09/09 15:08:10    180s]  0.09    0.50    0.09      1         Approximately balancing fragments step
[09/09 15:08:10    180s]  0.03    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[09/09 15:08:10    180s]  0.01    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[09/09 15:08:10    180s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[09/09 15:08:10    180s]  0.03    0.15    0.00      1           Approximately balancing fragments bottom up
[09/09 15:08:10    180s]  0.01    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[09/09 15:08:10    180s]  0.01    0.06    0.00      1         Improving fragments clock skew
[09/09 15:08:10    180s]  0.03    0.15    0.02      1         Approximately balancing step
[09/09 15:08:10    180s]  0.02    0.09    0.00      1           Resolve constraints - Approximately balancing
[09/09 15:08:10    180s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[09/09 15:08:10    180s]  0.01    0.03    0.00      1         Fixing clock tree overload
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Approximately balancing paths
[09/09 15:08:10    180s]  1.40    7.47    1.40      1       Stage::Polishing
[09/09 15:08:10    180s]  0.03    0.14    0.01      1         Merging balancing drivers for power
[09/09 15:08:10    180s]  0.01    0.08    0.00      1           Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Improving clock skew
[09/09 15:08:10    180s]  0.96    5.09    0.94      1         Moving gates to reduce wire capacitance
[09/09 15:08:10    180s]  0.01    0.05    0.00      2           Artificially removing short and long paths
[09/09 15:08:10    180s]  0.14    0.73    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/09 15:08:10    180s]  0.39    2.05    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/09 15:08:10    180s]  0.09    0.48    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/09 15:08:10    180s]  0.31    1.67    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/09 15:08:10    180s]  0.05    0.26    0.01      1         Reducing clock tree power 3
[09/09 15:08:10    180s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[09/09 15:08:10    180s]  0.00    0.00    0.00      1           Legalizing clock trees
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Improving insertion delay
[09/09 15:08:10    180s]  0.34    1.84    0.31      1         Wire Opt OverFix
[09/09 15:08:10    180s]  0.30    1.61    0.28      1           Wire Reduction extra effort
[09/09 15:08:10    180s]  0.00    0.03    0.00      1             Artificially removing short and long paths
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Global shorten wires A0
[09/09 15:08:10    180s]  0.19    1.03    0.00      2             Move For Wirelength - core
[09/09 15:08:10    180s]  0.00    0.00    0.00      1             Global shorten wires A1
[09/09 15:08:10    180s]  0.06    0.31    0.00      1             Global shorten wires B
[09/09 15:08:10    180s]  0.02    0.12    0.00      1             Move For Wirelength - branch
[09/09 15:08:10    180s]  0.01    0.04    0.01      1           Optimizing orientation
[09/09 15:08:10    180s]  0.01    0.04    0.00      1             FlipOpt
[09/09 15:08:10    180s]  0.06    0.33    0.05      1       Stage::Updating netlist
[09/09 15:08:10    180s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:08:10    180s]  0.04    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[09/09 15:08:10    180s]  0.54    2.89    0.49      1     CCOpt::Phase::eGRPC
[09/09 15:08:10    180s]  0.12    0.63    0.10      1       Leaving CCOpt scope - Routing Tools
[09/09 15:08:10    180s]  0.10    0.54    0.00      1         Early Global Route - eGR only step
[09/09 15:08:10    180s]  0.16    0.86    0.00      1       Leaving CCOpt scope - extractRC
[09/09 15:08:10    180s]  0.02    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:08:10    180s]  0.02    0.09    0.02      1       Reset bufferability constraints
[09/09 15:08:10    180s]  0.02    0.09    0.00      1         Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.01    0.08    0.00      1       eGRPC Moving buffers
[09/09 15:08:10    180s]  0.00    0.02    0.00      1         Violation analysis
[09/09 15:08:10    180s]  0.02    0.11    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[09/09 15:08:10    180s]  0.00    0.01    0.00      1         Artificially removing long paths
[09/09 15:08:10    180s]  0.01    0.07    0.00      1       eGRPC Fixing DRVs
[09/09 15:08:10    180s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[09/09 15:08:10    180s]  0.00    0.01    0.00      1       Violation analysis
[09/09 15:08:10    180s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:08:10    180s]  0.11    0.58    0.00      1       Leaving CCOpt scope - ClockRefiner
[09/09 15:08:10    180s] 13.02   69.32   13.00      1     CCOpt::Phase::Routing
[09/09 15:08:10    180s] 12.82   68.26   12.78      1       Leaving CCOpt scope - Routing Tools
[09/09 15:08:10    180s]  0.10    0.53    0.00      1         Early Global Route - eGR->Nr High Frequency step
[09/09 15:08:10    180s] 12.51   66.57    0.00      1         NanoRoute
[09/09 15:08:10    180s]  0.17    0.92    0.00      1         Route Remaining Unrouted Nets
[09/09 15:08:10    180s]  0.16    0.86    0.00      1       Leaving CCOpt scope - extractRC
[09/09 15:08:10    180s]  0.01    0.08    0.00      1       Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.19    1.03    0.16      1     CCOpt::Phase::PostConditioning
[09/09 15:08:10    180s]  0.02    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:08:10    180s]  0.00    0.00    0.00      1       Reset bufferability constraints
[09/09 15:08:10    180s]  0.03    0.15    0.00      1       PostConditioning Upsizing To Fix DRVs
[09/09 15:08:10    180s]  0.02    0.09    0.00      1       Recomputing CTS skew targets
[09/09 15:08:10    180s]  0.02    0.09    0.00      1       PostConditioning Fixing DRVs
[09/09 15:08:10    180s]  0.05    0.25    0.00      1       Buffering to fix DRVs
[09/09 15:08:10    180s]  0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[09/09 15:08:10    180s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[09/09 15:08:10    180s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[09/09 15:08:10    180s]  0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:08:10    180s]  0.02    0.08    0.00      1     Post-balance tidy up or trial balance steps
[09/09 15:08:10    180s]  0.70    3.72    0.68      1     Tidy Up And Update Timing
[09/09 15:08:10    180s]  0.68    3.62    0.00      1       External - Set all clocks to propagated mode
[09/09 15:08:10    180s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:08:10    180s] 
[09/09 15:08:10    180s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 15:08:10    180s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:08:10    180s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1768.6M
[09/09 15:08:10    181s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1661.6M
[09/09 15:08:10    181s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:08:10    181s] Synthesizing clock trees with CCOpt done.
[09/09 15:08:10    181s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 15:08:10    181s] Type 'man IMPSP-9025' for more detail.
[09/09 15:08:10    181s] Set place::cacheFPlanSiteMark to 0
[09/09 15:08:10    181s] All LLGs are deleted
[09/09 15:08:10    181s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1661.6M
[09/09 15:08:10    181s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1661.6M
[09/09 15:08:10    181s] 
[09/09 15:08:10    181s] *** Summary of all messages that are not suppressed in this session:
[09/09 15:08:10    181s] Severity  ID               Count  Summary                                  
[09/09 15:08:10    181s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[09/09 15:08:10    181s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 15:08:10    181s] ERROR     IMPCCOPT-4334        1  The lib cell '%s' specified in %s was no...
[09/09 15:08:10    181s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[09/09 15:08:10    181s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[09/09 15:08:10    181s] *** Message Summary: 6 warning(s), 1 error(s)
[09/09 15:08:10    181s] 
[09/09 15:08:10    181s] *** ccopt_design #1 [finish] : cpu/real = 0:00:18.8/0:00:18.8 (1.0), totSession cpu/real = 0:03:01.0/0:13:02.3 (0.2), mem = 1661.6M
[09/09 15:08:10    181s] 
[09/09 15:08:10    181s] =============================================================================================
[09/09 15:08:10    181s]  Final TAT Report for ccopt_design #1                                           20.14-s095_1
[09/09 15:08:10    181s] =============================================================================================
[09/09 15:08:10    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 15:08:10    181s] ---------------------------------------------------------------------------------------------
[09/09 15:08:10    181s] [ IncrReplace            ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:08:10    181s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 15:08:10    181s] [ ExtractRC              ]      3   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 15:08:10    181s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 15:08:10    181s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 15:08:10    181s] [ DetailRoute            ]      1   0:00:04.5  (  23.8 % )     0:00:04.5 /  0:00:04.5    1.0
[09/09 15:08:10    181s] [ MISC                   ]          0:00:12.8  (  67.9 % )     0:00:12.8 /  0:00:12.7    1.0
[09/09 15:08:10    181s] ---------------------------------------------------------------------------------------------
[09/09 15:08:10    181s]  ccopt_design #1 TOTAL              0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:00:18.8    1.0
[09/09 15:08:10    181s] ---------------------------------------------------------------------------------------------
[09/09 15:08:10    181s] 
[09/09 15:08:10    181s] #% End ccopt_design (date=09/09 15:08:10, total cpu=0:00:18.8, real=0:00:19.0, peak res=1430.0M, current mem=1344.5M)
[09/09 15:08:22    183s] <CMD> zoomBox -72.77850 11.28350 275.98000 174.36650
[09/09 15:08:22    183s] <CMD> zoomBox -42.16150 18.87950 254.28350 157.50000
[09/09 15:08:22    183s] <CMD> zoomBox -108.79850 2.34700 301.50600 194.20950
[09/09 15:08:23    183s] <CMD> zoomBox 40.76750 39.45350 195.51500 111.81500
[09/09 15:08:24    183s] <CMD> zoomBox 91.14900 51.95250 159.81200 84.06000
[09/09 15:08:24    183s] <CMD> zoomBox 116.17800 58.16200 142.07450 70.27150
[09/09 15:08:25    184s] <CMD> zoomBox 110.35700 56.71800 146.20000 73.47850
[09/09 15:08:26    184s] <CMD> zoomBox 75.71400 48.12250 170.75050 92.56250
[09/09 15:08:26    184s] <CMD> zoomBox -16.14300 25.33300 235.84500 143.16500
[09/09 15:08:26    184s] <CMD> zoomBox -151.18650 -8.17050 331.54350 217.55900
[09/09 15:08:27    184s] <CMD> zoomBox -259.69900 -35.09150 408.44050 277.33700
[09/09 15:11:56    223s] <CMD> editDelete -type Special
[09/09 15:12:00    223s] <CMD> zoomBox -46.87400 15.83100 249.58300 154.45700
[09/09 15:12:00    224s] <CMD> zoomBox -76.83000 8.66350 271.94300 171.75300
[09/09 15:12:03    224s] <CMD> zoomBox -112.07250 0.23050 298.24900 192.10100
[09/09 15:12:07    225s] <CMD> zoomBox -153.48100 -9.20500 329.25100 216.52500
[09/09 15:12:11    226s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Sep  9 15:12:11 2023
  Total CPU time:     0:03:47
  Total real time:    0:17:05
  Peak memory (main): 1427.65MB

[09/09 15:12:11    226s] 
[09/09 15:12:11    226s] *** Memory Usage v#1 (Current mem = 1668.070M, initial mem = 284.301M) ***
[09/09 15:12:11    226s] 
[09/09 15:12:11    226s] *** Summary of all messages that are not suppressed in this session:
[09/09 15:12:11    226s] Severity  ID               Count  Summary                                  
[09/09 15:12:11    226s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[09/09 15:12:11    226s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/09 15:12:11    226s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/09 15:12:11    226s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[09/09 15:12:11    226s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/09 15:12:11    226s] ERROR     IMPSYC-1977          2  Cannot find layer '%s' used with the %s ...
[09/09 15:12:11    226s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[09/09 15:12:11    226s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/09 15:12:11    226s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[09/09 15:12:11    226s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[09/09 15:12:11    226s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[09/09 15:12:11    226s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[09/09 15:12:11    226s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/09 15:12:11    226s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/09 15:12:11    226s] ERROR     IMPCCOPT-4334        1  The lib cell '%s' specified in %s was no...
[09/09 15:12:11    226s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[09/09 15:12:11    226s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[09/09 15:12:11    226s] ERROR     IMPTCM-48            5  "%s" is not a legal option for command "...
[09/09 15:12:11    226s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[09/09 15:12:11    226s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[09/09 15:12:11    226s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/09 15:12:11    226s] *** Message Summary: 996 warning(s), 8 error(s)
[09/09 15:12:11    226s] 
[09/09 15:12:11    226s] --- Ending "Innovus" (totcpu=0:03:46, real=0:17:04, mem=1668.1M) ---
