<?xml version="1.0" encoding="UTF-8"?><module id="EDMACC" HW_revision="" XML_version="1" description="Enhanced DMA Channel Controller Module.">
     <register id="REV" acronym="REV" offset="0x0000" width="32" description="Peripheral Revision ">
<bitfield id="PID" width="32" begin="31" end="0" resetval="1073828608" description="Reserved" range="" rwaccess="R"/>
</register>
     <register id="CCCFG" acronym="CCCFG" offset="0x0004" width="32" description="CC Configuration">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="0" description="Memory Protection Existence" range="" rwaccess="R">
<bitenum id="None" value="0" token="None" description="No Memory protection"/>
<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Memory protection logic included"/>
</bitfield>
<bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="0" description="Channel Mapping Existence" range="" rwaccess="R">
<bitenum id="None" value="0" token="None" description="No Channel Mapping"/>
<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Channel mapping logic included"/>
</bitfield>
<bitfield id="_RESV_4" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="2" description="Number of MP and Shadow regions" range="" rwaccess="R">
<bitenum id="0" value="0" token="0" description="0 Regions"/>
<bitenum id="2" value="1" token="2" description="2 Regions"/>
<bitenum id="4" value="2" token="4" description="4 Regions"/>
<bitenum id="8" value="3" token="8" description="8 Regions"/>
</bitfield>
<bitfield id="_RESV_6" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="2" description="Number of Queues/Number of TCs" range="" rwaccess="R">
<bitenum id="1" value="0" token="1" description="1 TC/Event Queue"/>
<bitenum id="2" value="1" token="2" description="2 TC/Event Queue"/>
<bitenum id="3" value="2" token="3" description="3 TC/Event Queue"/>
<bitenum id="4" value="3" token="4" description="4 TC/Event Queue"/>
<bitenum id="5" value="4" token="5" description="5 TC/Event Queue"/>
<bitenum id="6" value="5" token="6" description="6 TC/Event Queue"/>
<bitenum id="7" value="6" token="7" description="7 TC/Event Queue"/>
<bitenum id="8" value="7" token="8" description="8 TC/Event Queue"/>
</bitfield>
<bitfield id="_RESV_8" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="3" description="Number of PaRAM entries " range="" rwaccess="R">
<bitenum id="16" value="0" token="16" description="16 Entries"/>
<bitenum id="32" value="1" token="32" description="32 Entries"/>
<bitenum id="64" value="2" token="64" description="64 Entries"/>
<bitenum id="128" value="3" token="128" description="128 Entries"/>
<bitenum id="256" value="4" token="256" description="256 Entries"/>
<bitenum id="512" value="5" token="512" description="512 Entries"/>
</bitfield>
<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="4" description="Number of Interrupt Channels" range="" rwaccess="R">
<bitenum id="8" value="1" token="8" description="8 Interrupt Channels"/>
<bitenum id="16" value="2" token="16" description="16 Interrupt Channels"/>
<bitenum id="32" value="3" token="32" description="32 Interrupt Channels"/>
<bitenum id="64" value="4" token="64" description="64 Interrupt Channels"/>
</bitfield>
<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="4" description="Number of QDMA Channels" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="No QDMA Channels"/>
<bitenum id="2" value="1" token="2" description="2 QDMA Channels"/>
<bitenum id="4" value="2" token="4" description="4 QDMA Channels"/>
<bitenum id="6" value="3" token="6" description="6 QDMA Channels"/>
<bitenum id="8" value="4" token="8" description="8 QDMA Channels"/>
</bitfield>
<bitfield id="_RESV_14" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="5" description="Number of DMA Channels" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="No DMA Channels"/>
<bitenum id="4" value="1" token="4" description="4 DMA Channels"/>
<bitenum id="8" value="2" token="8" description="8 DMA Channels"/>
<bitenum id="16" value="3" token="16" description="16 DMA Channels"/>
<bitenum id="32" value="4" token="32" description="32 DMA Channels"/>
<bitenum id="64" value="5" token="64" description="64 DMA Channels"/>
</bitfield>
</register>
     <register id="QCHMAP0" acronym="QCHMAP0" offset="0x0200" width="32" description="QDMA Channel Map 0">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP1" acronym="QCHMAP1" offset="0x0204" width="32" description="QDMA Channel Map 1">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP2" acronym="QCHMAP2" offset="0x0208" width="32" description="QDMA Channel Map 2">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP3" acronym="QCHMAP3" offset="0x020C" width="32" description="QDMA Channel Map 3">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP4" acronym="QCHMAP4" offset="0x0210" width="32" description="QDMA Channel Map 4">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP5" acronym="QCHMAP5" offset="0x0214" width="32" description="QDMA Channel Map 5">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP6" acronym="QCHMAP6" offset="0x0218" width="32" description="QDMA Channel Map 6">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="QCHMAP7" acronym="QCHMAP7" offset="0x021C" width="32" description="QDMA Channel Map 7">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DMAQNUM0" acronym="DMAQNUM0" offset="0x0240" width="32" description="DMA Queue Number 0">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
</register>
     <register id="DMAQNUM1" acronym="DMAQNUM1" offset="0x0244" width="32" description="DMA Queue Number 1">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
</register>
     <register id="DMAQNUM2" acronym="DMAQNUM2" offset="0x0248" width="32" description="DMA Queue Number 2">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
</register>
     <register id="DMAQNUM3" acronym="DMAQNUM3" offset="0x024C" width="32" description="DMA Queue Number 3">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
</register>
     <register id="QDMAQNUM" acronym="QDMAQNUM" offset="0x0260" width="32" description="QDMA Queue Number">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number 7" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number 6" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number 5" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number 4" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number 3" range="" rwaccess="RW"/>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number 0" range="" rwaccess="RW"/>
</register>
     <register id="QUEPRI" acronym="QUEPRI" offset="0x0284" width="32" description="Queue Priority">
<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIQ2" width="3" begin="10" end="8" resetval="0" description="Priority level for Queue 2" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0" description="Priority level for Queue 1" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0" description="Priority level for Queue 0" range="" rwaccess="RW"/>
</register>
     <register id="EMR" acronym="EMR" offset="0x0300" width="32" description="Event Miss Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="EMCR" acronym="EMCR" offset="0x0308" width="32" description="Event Miss Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="QEMR" acronym="QEMR" offset="0x0310" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="R"/>
</register>
     <register id="QEMCR" acronym="QEMCR" offset="0x0314" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="W"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="W"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="W"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="W"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="W"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="W"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="W"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="W"/>
</register>
     <register id="CCERR" acronym="CCERR" offset="0x0318" width="32" description="CC Error Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="R"/>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="R"/>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="R"/>
</register>
     <register id="CCERRCLR" acronym="CCERRCLR" offset="0x031C" width="32" description="CC Error Clear Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="W"/>
<bitfield id="_RESV_3" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="W"/>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="W"/>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="W"/>
</register>
     <register id="EEVAL" acronym="EEVAL" offset="0x0320" width="32" description="Error Evaluation Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Error Interrupt Evaluate"/>
</bitfield>
</register>
     <register id="DRAE0" acronym="DRAE0" offset="0x340" width="32" description="DMA Region Access Enable 0">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="DRAE1" acronym="DRAE1" offset="0x348" width="32" description="DMA Region Access Enable 1">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="DRAE2" acronym="DRAE2" offset="0x350" width="32" description="DMA Region Access Enable 2">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="DRAE3" acronym="DRAE3" offset="0x358" width="32" description="DMA Region Access Enable 3">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
</register>
     <register id="QRAE0" acronym="QRAE0" offset="0x0380" width="32" description="QDMA Region Access Enable 0">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
</register>
     <register id="QRAE1" acronym="QRAE1" offset="0x0384" width="32" description="QDMA Region Access Enable 1">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
</register>
     <register id="QRAE2" acronym="QRAE2" offset="0x0388" width="32" description="QDMA Region Access Enable 2">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
</register>
     <register id="QRAE3" acronym="QRAE3" offset="0x038C" width="32" description="QDMA Region Access Enable 3">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
</register>
     <register id="Q0E0" acronym="Q0E0" offset="0x400" width="32" description="Event Queue 0 Entry 0">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E1" acronym="Q0E1" offset="0x404" width="32" description="Event Queue 0 Entry 1">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E2" acronym="Q0E2" offset="0x408" width="32" description="Event Queue 0 Entry 2">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E3" acronym="Q0E3" offset="0x40C" width="32" description="Event Queue 0 Entry 3">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E4" acronym="Q0E4" offset="0x410" width="32" description="Event Queue 0 Entry 4">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E5" acronym="Q0E5" offset="0x414" width="32" description="Event Queue 0 Entry 5">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E6" acronym="Q0E6" offset="0x418" width="32" description="Event Queue 0 Entry 6">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E7" acronym="Q0E7" offset="0x41C" width="32" description="Event Queue 0 Entry 7">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E8" acronym="Q0E8" offset="0x420" width="32" description="Event Queue 0 Entry 8">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E9" acronym="Q0E9" offset="0x424" width="32" description="Event Queue 0 Entry 9">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E10" acronym="Q0E10" offset="0x428" width="32" description="Event Queue 0 Entry 10">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E11" acronym="Q0E11" offset="0x42C" width="32" description="Event Queue 0 Entry 11">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E12" acronym="Q0E12" offset="0x430" width="32" description="Event Queue 0 Entry 12">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E13" acronym="Q0E13" offset="0x434" width="32" description="Event Queue 0 Entry 13">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E14" acronym="Q0E14" offset="0x438" width="32" description="Event Queue 0 Entry 14">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q0E15" acronym="Q0E15" offset="0x43C" width="32" description="Event Queue 0 Entry 15">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E0" acronym="Q1E0" offset="0x440" width="32" description="Event Queue 1 Entry 0">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E1" acronym="Q1E1" offset="0x444" width="32" description="Event Queue 1 Entry 1">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E2" acronym="Q1E2" offset="0x448" width="32" description="Event Queue 1 Entry 2">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E3" acronym="Q1E3" offset="0x44C" width="32" description="Event Queue 1 Entry 3">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E4" acronym="Q1E4" offset="0x450" width="32" description="Event Queue 1 Entry 4">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E5" acronym="Q1E5" offset="0x454" width="32" description="Event Queue 1 Entry 5">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E6" acronym="Q1E6" offset="0x458" width="32" description="Event Queue 1 Entry 6">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E7" acronym="Q1E7" offset="0x45C" width="32" description="Event Queue 1 Entry 7">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E8" acronym="Q1E8" offset="0x460" width="32" description="Event Queue 1 Entry 8">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E9" acronym="Q1E9" offset="0x464" width="32" description="Event Queue 1 Entry 9">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E10" acronym="Q1E10" offset="0x468" width="32" description="Event Queue 1 Entry 10">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E11" acronym="Q1E11" offset="0x46C" width="32" description="Event Queue 1 Entry 11">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E12" acronym="Q1E12" offset="0x470" width="32" description="Event Queue 1 Entry 12">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E13" acronym="Q1E13" offset="0x474" width="32" description="Event Queue 1 Entry 13">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E14" acronym="Q1E14" offset="0x478" width="32" description="Event Queue 1 Entry 14">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="Q1E15" acronym="Q1E15" offset="0x47C" width="32" description="Event Queue 1 Entry 15">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R">
<bitenum id="ER" value="0" token="ER" description=""/>
<bitenum id="ESR" value="1" token="ESR" description=""/>
<bitenum id="CER" value="2" token="CER" description=""/>
<bitenum id="QER" value="3" token="QER" description=""/>
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
</register>
     <register id="QSTAT0" acronym="QSTAT0" offset="0x0600" width="32" description="Queue Status 0">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R"/>
<bitfield id="_RESV_6" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-15" rwaccess="R"/>
<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"/>
</register>
     <register id="QSTAT1" acronym="QSTAT1" offset="0x0604" width="32" description="Queue Status 1">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R"/>
<bitfield id="_RESV_6" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-15" rwaccess="R"/>
<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"/>
</register>
     <register id="QWMTHRA" acronym="QWMTHRA" offset="0x0620" width="32" description="Queue Threshold A">
<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Q2" width="5" begin="20" end="16" resetval="16" description="Q2 Threshold" range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Q1" width="5" begin="12" end="8" resetval="16" description="Q1 Threshold" range="" rwaccess="RW"/>
<bitfield id="_RESV_5" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Q0" width="5" begin="4" end="0" resetval="16" description="Q0 Threshold" range="" rwaccess="RW"/>
</register>
     <register id="CCSTAT" acronym="CCSTAT" offset="0x0640" width="32" description="Channel Controller Status">
<bitfield id="_RESV_1" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="COMPACT" width="6" begin="13" end="8" resetval="0" description="Completion Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description=""/>
<bitenum id="BUSY" value="1" token="BUSY" description=""/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
<bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=""/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
</bitfield>
</register>
     <register id="ER" acronym="ER" offset="0x1000" width="32" description="Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
</register>
     <register id="ECR" acronym="ECR" offset="0x1008" width="32" description="Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="ESR" acronym="ESR" offset="0x1010" width="32" description="Event Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="CER" acronym="CER" offset="0x1018" width="32" description="Chained Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
</register>
     <register id="EER" acronym="EER" offset="0x1020" width="32" description="Event Enable Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
<bitenum id="" value="1" token="" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
</register>
     <register id="EECR" acronym="EECR" offset="0x1028" width="32" description="Event Enable Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="EESR" acronym="EESR" offset="0x1030" width="32" description="Event Enable Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="SER" acronym="SER" offset="0x1038" width="32" description="Secondary Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
</register>
     <register id="SECR" acronym="SECR" offset="0x1040" width="32" description="Secondary Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="IER" acronym="IER" offset="0x1050" width="32" description="Interrupt Enable Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R"/>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R"/>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R"/>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R"/>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R"/>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R"/>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R"/>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R"/>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R"/>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R"/>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R"/>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R"/>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R"/>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R"/>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R"/>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R"/>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R"/>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R"/>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R"/>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R"/>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R"/>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R"/>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R"/>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R"/>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R"/>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R"/>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R"/>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R"/>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R"/>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R"/>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R"/>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R"/>
</register>
     <register id="IECR" acronym="IECR" offset="0x1058" width="32" description="Interrupt Enable Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="IESR" acronym="IESR" offset="0x1060" width="32" description="Interrupt Enable Set Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="IPR" acronym="IPR" offset="0x1068" width="32" description="Interrupt Pending Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R"/>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R"/>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R"/>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R"/>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R"/>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R"/>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R"/>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R"/>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R"/>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R"/>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R"/>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R"/>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R"/>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R"/>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R"/>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R"/>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R"/>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R"/>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R"/>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R"/>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R"/>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R"/>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R"/>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R"/>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R"/>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R"/>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R"/>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R"/>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R"/>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R"/>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R"/>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R"/>
</register>
     <register id="ICR" acronym="ICR" offset="0x1070" width="32" description="Interrupt Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="IEVAL" acronym="IEVAL" offset="0x1078" width="32" description="Interrupt Clear Register High">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes tpcc_intN output to be pulsed is any enabled IERn and IPRn pending"/>
</bitfield>
</register>
     <register id="QER" acronym="QER" offset="0x1080" width="32" description="QDMA Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
</register>
     <register id="QEER" acronym="QEER" offset="0x1084" width="32" description="QDMA Event Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
</register>
     <register id="QEECR" acronym="QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="QEESR" acronym="QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="QSER" acronym="QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
</register>
     <register id="QSECR" acronym="QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="OPT0" acronym="OPT0" offset="0x4000" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC0" acronym="SRC0" offset="0x4004" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT0" acronym="A_B_CNT0" offset="0x4008" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST0" acronym="DST0" offset="0x400C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX0" acronym="SRC_DST_BIDX0" offset="0x4010" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD0" acronym="LINK_BCNTRLD0" offset="0x4014" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX0" acronym="SRC_DST_CIDX0" offset="0x4018" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT0" acronym="CCNT0" offset="0x401C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT1" acronym="OPT1" offset="0x4020" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC1" acronym="SRC1" offset="0x4024" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT1" acronym="A_B_CNT1" offset="0x4028" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST1" acronym="DST1" offset="0x402C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX1" acronym="SRC_DST_BIDX1" offset="0x4030" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD1" acronym="LINK_BCNTRLD1" offset="0x4034" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX1" acronym="SRC_DST_CIDX1" offset="0x4038" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT1" acronym="CCNT1" offset="0x403C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT2" acronym="OPT2" offset="0x4040" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC2" acronym="SRC2" offset="0x4044" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT2" acronym="A_B_CNT2" offset="0x4048" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST2" acronym="DST2" offset="0x404C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX2" acronym="SRC_DST_BIDX2" offset="0x4050" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD2" acronym="LINK_BCNTRLD2" offset="0x4054" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX2" acronym="SRC_DST_CIDX2" offset="0x4058" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT2" acronym="CCNT2" offset="0x405C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT3" acronym="OPT3" offset="0x4060" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC3" acronym="SRC3" offset="0x4064" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT3" acronym="A_B_CNT3" offset="0x4068" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST3" acronym="DST3" offset="0x406C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX3" acronym="SRC_DST_BIDX3" offset="0x4070" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD3" acronym="LINK_BCNTRLD3" offset="0x4074" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX3" acronym="SRC_DST_CIDX3" offset="0x4078" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT3" acronym="CCNT3" offset="0x407C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT4" acronym="OPT4" offset="0x4080" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC4" acronym="SRC4" offset="0x4084" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT4" acronym="A_B_CNT4" offset="0x4088" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST4" acronym="DST4" offset="0x408C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX4" acronym="SRC_DST_BIDX4" offset="0x4090" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD4" acronym="LINK_BCNTRLD4" offset="0x4094" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX4" acronym="SRC_DST_CIDX4" offset="0x4098" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT4" acronym="CCNT4" offset="0x409C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT5" acronym="OPT5" offset="0x40A0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC5" acronym="SRC5" offset="0x40A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT5" acronym="A_B_CNT5" offset="0x40A8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST5" acronym="DST5" offset="0x40AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX5" acronym="SRC_DST_BIDX5" offset="0x40B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD5" acronym="LINK_BCNTRLD5" offset="0x40B4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX5" acronym="SRC_DST_CIDX5" offset="0x40B8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT5" acronym="CCNT5" offset="0x40BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT6" acronym="OPT6" offset="0x40C0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC6" acronym="SRC6" offset="0x40C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT6" acronym="A_B_CNT6" offset="0x40C8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST6" acronym="DST6" offset="0x40CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX6" acronym="SRC_DST_BIDX6" offset="0x40D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD6" acronym="LINK_BCNTRLD6" offset="0x40D4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX6" acronym="SRC_DST_CIDX6" offset="0x40D8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT6" acronym="CCNT6" offset="0x40DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT7" acronym="OPT7" offset="0x40E0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC7" acronym="SRC7" offset="0x40E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT7" acronym="A_B_CNT7" offset="0x40E8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST7" acronym="DST7" offset="0x40EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX7" acronym="SRC_DST_BIDX7" offset="0x40F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD7" acronym="LINK_BCNTRLD7" offset="0x40F4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX7" acronym="SRC_DST_CIDX7" offset="0x40F8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT7" acronym="CCNT7" offset="0x40FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT8" acronym="OPT8" offset="0x4100" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC8" acronym="SRC8" offset="0x4104" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT8" acronym="A_B_CNT8" offset="0x4108" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST8" acronym="DST8" offset="0x410C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX8" acronym="SRC_DST_BIDX8" offset="0x4110" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD8" acronym="LINK_BCNTRLD8" offset="0x4114" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX8" acronym="SRC_DST_CIDX8" offset="0x4118" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT8" acronym="CCNT8" offset="0x411C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT9" acronym="OPT9" offset="0x4120" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC9" acronym="SRC9" offset="0x4124" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT9" acronym="A_B_CNT9" offset="0x4128" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST9" acronym="DST9" offset="0x412C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX9" acronym="SRC_DST_BIDX9" offset="0x4130" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD9" acronym="LINK_BCNTRLD9" offset="0x4134" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX9" acronym="SRC_DST_CIDX9" offset="0x4138" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT9" acronym="CCNT9" offset="0x413C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT10" acronym="OPT10" offset="0x4140" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC10" acronym="SRC10" offset="0x4144" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT10" acronym="A_B_CNT10" offset="0x4148" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST10" acronym="DST10" offset="0x414C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX10" acronym="SRC_DST_BIDX10" offset="0x4150" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD10" acronym="LINK_BCNTRLD10" offset="0x4154" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX10" acronym="SRC_DST_CIDX10" offset="0x4158" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT10" acronym="CCNT10" offset="0x415C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT11" acronym="OPT11" offset="0x4160" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC11" acronym="SRC11" offset="0x4164" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT11" acronym="A_B_CNT11" offset="0x4168" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST11" acronym="DST11" offset="0x416C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX11" acronym="SRC_DST_BIDX11" offset="0x4170" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD11" acronym="LINK_BCNTRLD11" offset="0x4174" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX11" acronym="SRC_DST_CIDX11" offset="0x4178" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT11" acronym="CCNT11" offset="0x417C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT12" acronym="OPT12" offset="0x4180" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC12" acronym="SRC12" offset="0x4184" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT12" acronym="A_B_CNT12" offset="0x4188" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST12" acronym="DST12" offset="0x418C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX12" acronym="SRC_DST_BIDX12" offset="0x4190" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD12" acronym="LINK_BCNTRLD12" offset="0x4194" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX12" acronym="SRC_DST_CIDX12" offset="0x4198" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT12" acronym="CCNT12" offset="0x419C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT13" acronym="OPT13" offset="0x41A0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC13" acronym="SRC13" offset="0x41A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT13" acronym="A_B_CNT13" offset="0x41A8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST13" acronym="DST13" offset="0x41AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX13" acronym="SRC_DST_BIDX13" offset="0x41B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD13" acronym="LINK_BCNTRLD13" offset="0x41B4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX13" acronym="SRC_DST_CIDX13" offset="0x41B8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT13" acronym="CCNT13" offset="0x41BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT14" acronym="OPT14" offset="0x41C0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC14" acronym="SRC14" offset="0x41C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT14" acronym="A_B_CNT14" offset="0x41C8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST14" acronym="DST14" offset="0x41CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX14" acronym="SRC_DST_BIDX14" offset="0x41D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD14" acronym="LINK_BCNTRLD14" offset="0x41D4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX14" acronym="SRC_DST_CIDX14" offset="0x41D8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT14" acronym="CCNT14" offset="0x41DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT15" acronym="OPT15" offset="0x41E0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC15" acronym="SRC15" offset="0x41E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT15" acronym="A_B_CNT15" offset="0x41E8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST15" acronym="DST15" offset="0x41EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX15" acronym="SRC_DST_BIDX15" offset="0x41F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD15" acronym="LINK_BCNTRLD15" offset="0x41F4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX15" acronym="SRC_DST_CIDX15" offset="0x41F8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT15" acronym="CCNT15" offset="0x41FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT16" acronym="OPT16" offset="0x4200" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC16" acronym="SRC16" offset="0x4204" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT16" acronym="A_B_CNT16" offset="0x4208" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST16" acronym="DST16" offset="0x420C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX16" acronym="SRC_DST_BIDX16" offset="0x4210" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD16" acronym="LINK_BCNTRLD16" offset="0x4214" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX16" acronym="SRC_DST_CIDX16" offset="0x4218" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT16" acronym="CCNT16" offset="0x421C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT17" acronym="OPT17" offset="0x4220" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC17" acronym="SRC17" offset="0x4224" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT17" acronym="A_B_CNT17" offset="0x4228" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST17" acronym="DST17" offset="0x422C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX17" acronym="SRC_DST_BIDX17" offset="0x4230" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD17" acronym="LINK_BCNTRLD17" offset="0x4234" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX17" acronym="SRC_DST_CIDX17" offset="0x4238" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT17" acronym="CCNT17" offset="0x423C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT18" acronym="OPT18" offset="0x4240" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC18" acronym="SRC18" offset="0x4244" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT18" acronym="A_B_CNT18" offset="0x4248" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST18" acronym="DST18" offset="0x424C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX18" acronym="SRC_DST_BIDX18" offset="0x4250" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD18" acronym="LINK_BCNTRLD18" offset="0x4254" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX18" acronym="SRC_DST_CIDX18" offset="0x4258" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT18" acronym="CCNT18" offset="0x425C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT19" acronym="OPT19" offset="0x4260" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC19" acronym="SRC19" offset="0x4264" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT19" acronym="A_B_CNT19" offset="0x4268" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST19" acronym="DST19" offset="0x426C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX19" acronym="SRC_DST_BIDX19" offset="0x4270" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD19" acronym="LINK_BCNTRLD19" offset="0x4274" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX19" acronym="SRC_DST_CIDX19" offset="0x4278" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT19" acronym="CCNT19" offset="0x427C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT20" acronym="OPT20" offset="0x4280" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC20" acronym="SRC20" offset="0x4284" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT20" acronym="A_B_CNT20" offset="0x4288" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST20" acronym="DST20" offset="0x428C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX20" acronym="SRC_DST_BIDX20" offset="0x4290" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD20" acronym="LINK_BCNTRLD20" offset="0x4294" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX20" acronym="SRC_DST_CIDX20" offset="0x4298" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT20" acronym="CCNT20" offset="0x429C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT21" acronym="OPT21" offset="0x42A0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC21" acronym="SRC21" offset="0x42A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT21" acronym="A_B_CNT21" offset="0x42A8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST21" acronym="DST21" offset="0x42AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX21" acronym="SRC_DST_BIDX21" offset="0x42B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD21" acronym="LINK_BCNTRLD21" offset="0x42B4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX21" acronym="SRC_DST_CIDX21" offset="0x42B8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT21" acronym="CCNT21" offset="0x42BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT22" acronym="OPT22" offset="0x42C0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC22" acronym="SRC22" offset="0x42C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT22" acronym="A_B_CNT22" offset="0x42C8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST22" acronym="DST22" offset="0x42CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX22" acronym="SRC_DST_BIDX22" offset="0x42D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD22" acronym="LINK_BCNTRLD22" offset="0x42D4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX22" acronym="SRC_DST_CIDX22" offset="0x42D8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT22" acronym="CCNT22" offset="0x42DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT23" acronym="OPT23" offset="0x42E0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC23" acronym="SRC23" offset="0x42E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT23" acronym="A_B_CNT23" offset="0x42E8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST23" acronym="DST23" offset="0x42EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX23" acronym="SRC_DST_BIDX23" offset="0x42F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD23" acronym="LINK_BCNTRLD23" offset="0x42F4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX23" acronym="SRC_DST_CIDX23" offset="0x42F8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT23" acronym="CCNT23" offset="0x42FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT24" acronym="OPT24" offset="0x4300" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC24" acronym="SRC24" offset="0x4304" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT24" acronym="A_B_CNT24" offset="0x4308" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST24" acronym="DST24" offset="0x430C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX24" acronym="SRC_DST_BIDX24" offset="0x4310" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD24" acronym="LINK_BCNTRLD24" offset="0x4314" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX24" acronym="SRC_DST_CIDX24" offset="0x4318" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT24" acronym="CCNT24" offset="0x431C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT25" acronym="OPT25" offset="0x4320" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC25" acronym="SRC25" offset="0x4324" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT25" acronym="A_B_CNT25" offset="0x4328" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST25" acronym="DST25" offset="0x432C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX25" acronym="SRC_DST_BIDX25" offset="0x4330" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD25" acronym="LINK_BCNTRLD25" offset="0x4334" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX25" acronym="SRC_DST_CIDX25" offset="0x4338" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT25" acronym="CCNT25" offset="0x433C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT26" acronym="OPT26" offset="0x4340" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC26" acronym="SRC26" offset="0x4344" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT26" acronym="A_B_CNT26" offset="0x4348" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST26" acronym="DST26" offset="0x434C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX26" acronym="SRC_DST_BIDX26" offset="0x4350" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD26" acronym="LINK_BCNTRLD26" offset="0x4354" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX26" acronym="SRC_DST_CIDX26" offset="0x4358" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT26" acronym="CCNT26" offset="0x435C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT27" acronym="OPT27" offset="0x4360" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC27" acronym="SRC27" offset="0x4364" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT27" acronym="A_B_CNT27" offset="0x4368" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST27" acronym="DST27" offset="0x436C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX27" acronym="SRC_DST_BIDX27" offset="0x4370" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD27" acronym="LINK_BCNTRLD27" offset="0x4374" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX27" acronym="SRC_DST_CIDX27" offset="0x4378" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT27" acronym="CCNT27" offset="0x437C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT28" acronym="OPT28" offset="0x4380" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC28" acronym="SRC28" offset="0x4384" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT28" acronym="A_B_CNT28" offset="0x4388" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST28" acronym="DST28" offset="0x438C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX28" acronym="SRC_DST_BIDX28" offset="0x4390" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD28" acronym="LINK_BCNTRLD28" offset="0x4394" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX28" acronym="SRC_DST_CIDX28" offset="0x4398" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT28" acronym="CCNT28" offset="0x439C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT29" acronym="OPT29" offset="0x43A0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC29" acronym="SRC29" offset="0x43A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT29" acronym="A_B_CNT29" offset="0x43A8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST29" acronym="DST29" offset="0x43AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX29" acronym="SRC_DST_BIDX29" offset="0x43B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD29" acronym="LINK_BCNTRLD29" offset="0x43B4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX29" acronym="SRC_DST_CIDX29" offset="0x43B8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT29" acronym="CCNT29" offset="0x43BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT30" acronym="OPT30" offset="0x43C0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC30" acronym="SRC30" offset="0x43C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT30" acronym="A_B_CNT30" offset="0x43C8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST30" acronym="DST30" offset="0x43CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX30" acronym="SRC_DST_BIDX30" offset="0x43D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD30" acronym="LINK_BCNTRLD30" offset="0x43D4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX30" acronym="SRC_DST_CIDX30" offset="0x43D8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT30" acronym="CCNT30" offset="0x43DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
     <register id="OPT31" acronym="OPT31" offset="0x43E0" width="32" description="Option">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="EARLY" value="1" token="EARLY" description=""/>
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description=""/>
<bitenum id="16" value="1" token="16" description=""/>
<bitenum id="32" value="2" token="32" description=""/>
<bitenum id="64" value="3" token="64" description=""/>
<bitenum id="128" value="4" token="128" description=""/>
<bitenum id="256" value="5" token="256" description=""/>
</bitfield>
<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
<bitenum id="STATIC" value="1" token="STATIC" description=""/>
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description=""/>
<bitenum id="CONST" value="1" token="CONST" description=""/>
</bitfield>
</register>
     <register id="SRC31" acronym="SRC31" offset="0x43E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
</register>
     <register id="A_B_CNT31" acronym="A_B_CNT31" offset="0x43E8" width="32" description="A Count, B Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
</register>
     <register id="DST31" acronym="DST31" offset="0x43EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_BIDX31" acronym="SRC_DST_BIDX31" offset="0x43F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
</register>
     <register id="LINK_BCNTRLD31" acronym="LINK_BCNTRLD31" offset="0x43F4" width="32" description="Link Address, B Count Reload">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
</register>
     <register id="SRC_DST_CIDX31" acronym="SRC_DST_CIDX31" offset="0x43F8" width="32" description="Source C Index, Destination C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
</register>
     <register id="CCNT31" acronym="CCNT31" offset="0x43FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
</register>
</module>
