--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml lab2_design_top.twx lab2_design_top.ncd -o
lab2_design_top.twr lab2_design_top.pcf -ucf lab2_design_top.ucf

Design file:              lab2_design_top.ncd
Physical constraint file: lab2_design_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1404 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.562ns.
--------------------------------------------------------------------------------

Paths for end point make_UART/rateGen/make_baudEn.clockCount_9 (SLICE_X9Y23.B2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.CMUX    Topac                 0.636   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X11Y19.D2      net (fanout=1)        0.757   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<2>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.B2       net (fanout=14)       1.274   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_9_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (1.793ns logic, 2.716ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.COUT    Topcya                0.472   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.BMUX    Tcinb                 0.277   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X11Y19.D3      net (fanout=1)        0.599   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<5>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.B2       net (fanout=14)       1.274   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_9_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.906ns logic, 2.561ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_3 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_3 to make_UART/rateGen/make_baudEn.clockCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_3
    SLICE_X10Y19.D5      net (fanout=2)        0.702   make_UART/rateGen/make_baudEn.clockCount<3>
    SLICE_X10Y19.COUT    Topcyd                0.290   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/make_baudEn.clockCount<3>_rt.1
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.BMUX    Tcinb                 0.277   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X11Y19.D3      net (fanout=1)        0.599   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<5>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.B2       net (fanout=14)       1.274   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_9_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.724ns logic, 2.578ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point make_UART/rateGen/make_baudEn.clockCount_8 (SLICE_X9Y23.A3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.CMUX    Topac                 0.636   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X11Y19.D2      net (fanout=1)        0.757   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<2>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.A3       net (fanout=14)       1.090   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_8_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_8
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.793ns logic, 2.532ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.COUT    Topcya                0.472   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.BMUX    Tcinb                 0.277   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X11Y19.D3      net (fanout=1)        0.599   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<5>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.A3       net (fanout=14)       1.090   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_8_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_8
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.906ns logic, 2.377ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_3 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_3 to make_UART/rateGen/make_baudEn.clockCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_3
    SLICE_X10Y19.D5      net (fanout=2)        0.702   make_UART/rateGen/make_baudEn.clockCount<3>
    SLICE_X10Y19.COUT    Topcyd                0.290   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/make_baudEn.clockCount<3>_rt.1
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.BMUX    Tcinb                 0.277   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X11Y19.D3      net (fanout=1)        0.599   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<5>
    SLICE_X11Y19.D       Tilo                  0.259   make_UART/rateGen/baudRateEnable
                                                       make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>1
    SLICE_X9Y23.A3       net (fanout=14)       1.090   make_UART/rateGen/PWR_6_o_make_baudEn.clockCount[12]_equal_6_o<12>
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_8_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_8
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.724ns logic, 2.394ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point make_UART/rateGen/make_baudEn.clockCount_11 (SLICE_X9Y23.D2), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.COUT    Topcya                0.472   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.COUT    Tbyp                  0.091   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X10Y21.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X10Y21.AMUX    Tcina                 0.210   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<11>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<11>
    SLICE_X9Y21.B2       net (fanout=2)        0.778   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<8>
    SLICE_X9Y21.B        Tilo                  0.259   make_UART/rateGen/make_baudEn.clockCount<12>
                                                       make_UART/rateGen/make_baudEn.clockCount_10_rstpot_SW0
    SLICE_X9Y23.D2       net (fanout=13)       0.781   N30
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_11_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_11
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.930ns logic, 2.250ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_0 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_0 to make_UART/rateGen/make_baudEn.clockCount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   make_UART/rateGen/make_baudEn.clockCount<3>
                                                       make_UART/rateGen/make_baudEn.clockCount_0
    SLICE_X10Y19.A4      net (fanout=2)        0.685   make_UART/rateGen/make_baudEn.clockCount<0>
    SLICE_X10Y19.COUT    Topcya                0.472   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_lut<0>_INV_0
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<3>
    SLICE_X10Y20.CMUX    Tcinc                 0.289   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X9Y21.B1       net (fanout=2)        0.755   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<6>
    SLICE_X9Y21.B        Tilo                  0.259   make_UART/rateGen/make_baudEn.clockCount<12>
                                                       make_UART/rateGen/make_baudEn.clockCount_10_rstpot_SW0
    SLICE_X9Y23.D2       net (fanout=13)       0.781   N30
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_11_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_11
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.918ns logic, 2.224ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_UART/rateGen/make_baudEn.clockCount_6 (FF)
  Destination:          make_UART/rateGen/make_baudEn.clockCount_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_UART/rateGen/make_baudEn.clockCount_6 to make_UART/rateGen/make_baudEn.clockCount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.CQ       Tcko                  0.430   make_UART/rateGen/make_baudEn.clockCount<7>
                                                       make_UART/rateGen/make_baudEn.clockCount_6
    SLICE_X10Y20.C2      net (fanout=2)        0.925   make_UART/rateGen/make_baudEn.clockCount<6>
    SLICE_X10Y20.COUT    Topcyc                0.325   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
                                                       make_UART/rateGen/make_baudEn.clockCount<6>_rt.1
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X10Y21.CIN     net (fanout=1)        0.003   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<7>
    SLICE_X10Y21.AMUX    Tcina                 0.210   make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<11>
                                                       make_UART/rateGen/Madd_make_baudEn.clockCount[12]_GND_6_o_add_4_OUT_cy<11>
    SLICE_X9Y21.B2       net (fanout=2)        0.778   make_UART/rateGen/make_baudEn.clockCount[12]_GND_6_o_add_4_OUT<8>
    SLICE_X9Y21.B        Tilo                  0.259   make_UART/rateGen/make_baudEn.clockCount<12>
                                                       make_UART/rateGen/make_baudEn.clockCount_10_rstpot_SW0
    SLICE_X9Y23.D2       net (fanout=13)       0.781   N30
    SLICE_X9Y23.CLK      Tas                   0.373   make_UART/rateGen/make_baudEn.clockCount<11>
                                                       make_UART/rateGen/make_baudEn.clockCount_11_rstpot
                                                       make_UART/rateGen/make_baudEn.clockCount_11
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.597ns logic, 2.487ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_UART/xmit/serialDataOut (SLICE_X7Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_UART/xmit/serialDataOut (FF)
  Destination:          make_UART/xmit/serialDataOut (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_UART/xmit/serialDataOut to make_UART/xmit/serialDataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.DQ       Tcko                  0.198   make_UART/xmit/serialDataOut
                                                       make_UART/xmit/serialDataOut
    SLICE_X7Y11.D6       net (fanout=2)        0.027   make_UART/xmit/serialDataOut
    SLICE_X7Y11.CLK      Tah         (-Th)    -0.215   make_UART/xmit/serialDataOut
                                                       make_UART/xmit/serialDataOut_rstpot
                                                       make_UART/xmit/serialDataOut
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point make_UART/xmit/txState_FSM_FFd2 (SLICE_X7Y12.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_UART/xmit/txState_FSM_FFd1 (FF)
  Destination:          make_UART/xmit/txState_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_UART/xmit/txState_FSM_FFd1 to make_UART/xmit/txState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AMUX     Tshcko                0.244   make_UART/xmit/txState_FSM_FFd2
                                                       make_UART/xmit/txState_FSM_FFd1
    SLICE_X7Y12.D5       net (fanout=4)        0.072   make_UART/xmit/txState_FSM_FFd1
    SLICE_X7Y12.CLK      Tah         (-Th)    -0.215   make_UART/xmit/txState_FSM_FFd2
                                                       make_UART/xmit/txState_FSM_FFd2-In1
                                                       make_UART/xmit/txState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.459ns logic, 0.072ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point make_UART/xmit/tx_sm.bitToSend_2 (SLICE_X7Y13.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_UART/xmit/tx_sm.bitToSend_1 (FF)
  Destination:          make_UART/xmit/tx_sm.bitToSend_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_UART/xmit/tx_sm.bitToSend_1 to make_UART/xmit/tx_sm.bitToSend_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.198   make_UART/xmit/tx_sm.bitToSend<1>
                                                       make_UART/xmit/tx_sm.bitToSend_1
    SLICE_X7Y13.A5       net (fanout=3)        0.215   make_UART/xmit/tx_sm.bitToSend<1>
    SLICE_X7Y13.CLK      Tah         (-Th)    -0.155   make_UART/xmit/tx_sm.bitToSend<1>
                                                       make_UART/xmit/Mcount_tx_sm.bitToSend_xor<2>11
                                                       make_UART/xmit/tx_sm.bitToSend_2
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.353ns logic, 0.215ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_pin_BUFGP/BUFG/I0
  Logical resource: clock_pin_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: make_UART/rateGen/make_baudEn.clockCount<3>/CLK
  Logical resource: make_UART/rateGen/make_baudEn.clockCount_0/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clock_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: make_UART/rateGen/make_baudEn.clockCount<3>/CLK
  Logical resource: make_UART/rateGen/make_baudEn.clockCount_1/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clock_pin_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    4.562|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1404 paths, 0 nets, and 160 connections

Design statistics:
   Minimum period:   4.562ns{1}   (Maximum frequency: 219.202MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 04 16:14:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



