===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.6618 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6223 ( 22.4%)    3.6223 ( 28.6%)  FIR Parser
    7.5187 ( 46.6%)    5.0903 ( 40.2%)  'firrtl.circuit' Pipeline
    1.5847 (  9.8%)    0.7967 (  6.3%)    'firrtl.module' Pipeline
    1.5823 (  9.8%)    0.7955 (  6.3%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0983 (  0.6%)    0.0983 (  0.8%)    InferWidths
    0.6548 (  4.1%)    0.6548 (  5.2%)    LowerFIRRTLTypes
    3.2295 ( 20.0%)    1.6176 ( 12.8%)    'firrtl.module' Pipeline
    1.6950 ( 10.5%)    0.8923 (  7.0%)      ExpandWhens
    1.5303 (  9.5%)    0.8131 (  6.4%)      SimpleCanonicalizer
    1.8939 ( 11.7%)    1.8939 ( 15.0%)    IMConstProp
    0.0343 (  0.2%)    0.0343 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0459 (  0.3%)    0.0231 (  0.2%)    'firrtl.module' Pipeline
    0.0433 (  0.3%)    0.0217 (  0.2%)      CheckWidths
    0.9851 (  6.1%)    0.9851 (  7.8%)  LowerFIRRTLToHW
    0.2430 (  1.5%)    0.2430 (  1.9%)  HWMemSimImpl
    1.8234 ( 11.3%)    0.9119 (  7.2%)  'hw.module' Pipeline
    0.0684 (  0.4%)    0.0356 (  0.3%)    HWCleanup
    0.7319 (  4.5%)    0.3770 (  3.0%)    CSE
    0.0014 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.0155 (  6.3%)    0.5167 (  4.1%)    SimpleCanonicalizer
    0.3698 (  2.3%)    0.3698 (  2.9%)  HWLegalizeNames
    0.2727 (  1.7%)    0.1370 (  1.1%)  'hw.module' Pipeline
    0.2692 (  1.7%)    0.1351 (  1.1%)    PrettifyVerilog
    1.2931 (  8.0%)    1.2931 ( 10.2%)  Output
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   16.1388 (100.0%)   12.6618 (100.0%)  Total

{
  totalTime: 12.696,
  maxMemory: 742264832
}
