                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module iscntrl
                                      6 	.optsdcc -mmcs51 --model-small
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _iscntrl
                                     12 ;--------------------------------------------------------
                                     13 ; special function registers
                                     14 ;--------------------------------------------------------
                                     15 	.area RSEG    (ABS,DATA)
      000000                         16 	.org 0x0000
                                     17 ;--------------------------------------------------------
                                     18 ; special function bits
                                     19 ;--------------------------------------------------------
                                     20 	.area RSEG    (ABS,DATA)
      000000                         21 	.org 0x0000
                                     22 ;--------------------------------------------------------
                                     23 ; overlayable register banks
                                     24 ;--------------------------------------------------------
                                     25 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         26 	.ds 8
                                     27 ;--------------------------------------------------------
                                     28 ; overlayable bit register bank
                                     29 ;--------------------------------------------------------
                                     30 	.area BIT_BANK	(REL,OVR,DATA)
      000000                         31 bits:
      000000                         32 	.ds 1
                           008000    33 	b0 = bits[0]
                           008100    34 	b1 = bits[1]
                           008200    35 	b2 = bits[2]
                           008300    36 	b3 = bits[3]
                           008400    37 	b4 = bits[4]
                           008500    38 	b5 = bits[5]
                           008600    39 	b6 = bits[6]
                           008700    40 	b7 = bits[7]
                                     41 ;--------------------------------------------------------
                                     42 ; internal ram data
                                     43 ;--------------------------------------------------------
                                     44 	.area DSEG    (DATA)
                                     45 ;--------------------------------------------------------
                                     46 ; overlayable items in internal ram
                                     47 ;--------------------------------------------------------
                                     48 ;--------------------------------------------------------
                                     49 ; indirectly addressable internal ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area ISEG    (DATA)
                                     52 ;--------------------------------------------------------
                                     53 ; absolute internal ram data
                                     54 ;--------------------------------------------------------
                                     55 	.area IABS    (ABS,DATA)
                                     56 	.area IABS    (ABS,DATA)
                                     57 ;--------------------------------------------------------
                                     58 ; bit data
                                     59 ;--------------------------------------------------------
                                     60 	.area BSEG    (BIT)
                                     61 ;--------------------------------------------------------
                                     62 ; paged external ram data
                                     63 ;--------------------------------------------------------
                                     64 	.area PSEG    (PAG,XDATA)
                                     65 ;--------------------------------------------------------
                                     66 ; uninitialized external ram data
                                     67 ;--------------------------------------------------------
                                     68 	.area XSEG    (XDATA)
                                     69 ;--------------------------------------------------------
                                     70 ; absolute external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area XABS    (ABS,XDATA)
                                     73 ;--------------------------------------------------------
                                     74 ; initialized external ram data
                                     75 ;--------------------------------------------------------
                                     76 	.area XISEG   (XDATA)
                                     77 	.area HOME    (CODE)
                                     78 	.area GSINIT0 (CODE)
                                     79 	.area GSINIT1 (CODE)
                                     80 	.area GSINIT2 (CODE)
                                     81 	.area GSINIT3 (CODE)
                                     82 	.area GSINIT4 (CODE)
                                     83 	.area GSINIT5 (CODE)
                                     84 	.area GSINIT  (CODE)
                                     85 	.area GSFINAL (CODE)
                                     86 	.area CSEG    (CODE)
                                     87 ;--------------------------------------------------------
                                     88 ; global & static initialisations
                                     89 ;--------------------------------------------------------
                                     90 	.area HOME    (CODE)
                                     91 	.area GSINIT  (CODE)
                                     92 	.area GSFINAL (CODE)
                                     93 	.area GSINIT  (CODE)
                                     94 ;--------------------------------------------------------
                                     95 ; Home
                                     96 ;--------------------------------------------------------
                                     97 	.area HOME    (CODE)
                                     98 	.area HOME    (CODE)
                                     99 ;--------------------------------------------------------
                                    100 ; code
                                    101 ;--------------------------------------------------------
                                    102 	.area CSEG    (CODE)
                                    103 ;------------------------------------------------------------
                                    104 ;Allocation info for local variables in function 'iscntrl'
                                    105 ;------------------------------------------------------------
                                    106 ;c                         Allocated to registers r6 r7 
                                    107 ;------------------------------------------------------------
                                    108 ;	iscntrl.c:33: int iscntrl (int c)
                                    109 ;	-----------------------------------------
                                    110 ;	 function iscntrl
                                    111 ;	-----------------------------------------
      000000                        112 _iscntrl:
                           000007   113 	ar7 = 0x07
                           000006   114 	ar6 = 0x06
                           000005   115 	ar5 = 0x05
                           000004   116 	ar4 = 0x04
                           000003   117 	ar3 = 0x03
                           000002   118 	ar2 = 0x02
                           000001   119 	ar1 = 0x01
                           000000   120 	ar0 = 0x00
      000000 AE 82            [24]  121 	mov	r6,dpl
      000002 AF 83            [24]  122 	mov	r7,dph
                                    123 ;	iscntrl.c:35: return (c < ' ' || c == 0x7f);
      000004 C3               [12]  124 	clr	c
      000005 EE               [12]  125 	mov	a,r6
      000006 94 20            [12]  126 	subb	a,#0x20
      000008 EF               [12]  127 	mov	a,r7
      000009 64 80            [12]  128 	xrl	a,#0x80
      00000B 94 80            [12]  129 	subb	a,#0x80
      00000D 40 0C            [24]  130 	jc	00104$
      00000F BE 7F 05         [24]  131 	cjne	r6,#0x7f,00115$
      000012 BF 00 02         [24]  132 	cjne	r7,#0x00,00115$
      000015 80 04            [24]  133 	sjmp	00104$
      000017                        134 00115$:
                                    135 ;	assignBit
      000017 C2*00            [12]  136 	clr	b0
      000019 80 02            [24]  137 	sjmp	00105$
      00001B                        138 00104$:
                                    139 ;	assignBit
      00001B D2*00            [12]  140 	setb	b0
      00001D                        141 00105$:
      00001D A2*00            [12]  142 	mov	c,b0
      00001F E4               [12]  143 	clr	a
      000020 33               [12]  144 	rlc	a
      000021 FE               [12]  145 	mov	r6,a
      000022 7F 00            [12]  146 	mov	r7,#0x00
      000024 8E 82            [24]  147 	mov	dpl,r6
      000026 8F 83            [24]  148 	mov	dph,r7
                                    149 ;	iscntrl.c:36: }
      000028 22               [24]  150 	ret
                                    151 	.area CSEG    (CODE)
                                    152 	.area CONST   (CODE)
                                    153 	.area XINIT   (CODE)
                                    154 	.area CABS    (ABS,CODE)
