

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:22:44 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3390|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   174|    1633|    2866|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     360|    -|
|Register         |        -|     -|    2355|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   174|    3988|    6616|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|  127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3  |        0|  16|  262|  829|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U62                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U63                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U64                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U65                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U66                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U67                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U68                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U69                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U70                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U71                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U72                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U73                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U74                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U75                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U76                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U77                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U78                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U79                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U80                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U81                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U82                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U83                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U84                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U85                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U86                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U87                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U88                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U89                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U90                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U91                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U92                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U95                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U96                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U97                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U98                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U101                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U99                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U100                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U102                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U103                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 174| 1633| 2866|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_1154_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_2_fu_1160_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_fu_1148_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln63_1_fu_1088_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln63_2_fu_1094_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln63_fu_1082_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln65_1_fu_1044_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln65_fu_1050_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln72_1_fu_986_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_2_fu_992_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_fu_980_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln77_1_fu_913_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_2_fu_919_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_fu_907_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln80_1_fu_1108_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln80_2_fu_1114_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln80_fu_1128_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln81_fu_1138_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln84_10_fu_960_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_11_fu_948_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_12_fu_954_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_13_fu_1022_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_14_fu_1239_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_15_fu_1244_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_16_fu_1250_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_17_fu_1290_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_18_fu_1338_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_19_fu_1343_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_1_fu_1256_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_20_fu_1581_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_2_fu_1294_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_3_fu_1349_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_4_fu_1439_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_5_fu_1473_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_6_fu_1507_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_7_fu_1547_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_8_fu_1585_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_9_fu_942_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln84_fu_1028_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln85_1_fu_1174_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln85_fu_1657_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln86_1_fu_1391_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_2_fu_1375_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_3_fu_1380_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_4_fu_1385_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_fu_1690_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln88_1_fu_1408_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln88_fu_1403_p2     |         +|   0|  0|  26|          26|          26|
    |arr_10_fu_1567_p2       |         +|   0|  0|  64|          64|          64|
    |arr_11_fu_849_p2        |         +|   0|  0|  71|          64|          64|
    |arr_12_fu_1527_p2       |         +|   0|  0|  71|          64|          64|
    |arr_13_fu_1276_p2       |         +|   0|  0|  64|          64|          64|
    |arr_14_fu_1006_p2       |         +|   0|  0|  64|          64|          64|
    |arr_2_fu_602_p2         |         +|   0|  0|  71|          64|          64|
    |arr_3_fu_609_p2         |         +|   0|  0|  71|          64|          64|
    |arr_9_fu_925_p2         |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1681_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1711_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1397_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1414_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1601_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1606_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1612_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1618_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1624_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_1648_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|3390|        3208|        3208|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         24|    1|         24|
    |grp_fu_294_p0  |   20|          4|   32|        128|
    |grp_fu_294_p1  |   20|          4|   32|        128|
    |grp_fu_298_p0  |   14|          3|   32|         96|
    |grp_fu_298_p1  |   14|          3|   32|         96|
    |grp_fu_386_p0  |   14|          3|   32|         96|
    |grp_fu_386_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         75|  368|       1184|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_2_reg_2054                                                       |  64|   0|   64|          0|
    |add_ln41_reg_2049                                                         |  64|   0|   64|          0|
    |add_ln63_2_reg_2014                                                       |  64|   0|   64|          0|
    |add_ln63_reg_2009                                                         |  64|   0|   64|          0|
    |add_ln65_reg_1979                                                         |  64|   0|   64|          0|
    |add_ln80_reg_2029                                                         |  64|   0|   64|          0|
    |add_ln81_reg_2039                                                         |  26|   0|   26|          0|
    |add_ln84_10_reg_1968                                                      |  26|   0|   26|          0|
    |add_ln85_1_reg_2069                                                       |  25|   0|   25|          0|
    |add_ln86_1_reg_2085                                                       |  26|   0|   26|          0|
    |ap_CS_fsm                                                                 |  23|   0|   23|          0|
    |arr_1_reg_1878                                                            |  64|   0|   64|          0|
    |arr_2_reg_1927                                                            |  64|   0|   64|          0|
    |arr_3_reg_1932                                                            |  64|   0|   64|          0|
    |empty_22_reg_1912                                                         |  31|   0|   31|          0|
    |empty_23_reg_1917                                                         |  31|   0|   31|          0|
    |empty_24_reg_1922                                                         |  31|   0|   31|          0|
    |empty_25_reg_1840                                                         |  31|   0|   31|          0|
    |empty_26_reg_1845                                                         |  31|   0|   31|          0|
    |empty_27_reg_1850                                                         |  31|   0|   31|          0|
    |empty_28_reg_1855                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln84_1_reg_1974                                                      |  39|   0|   39|          0|
    |lshr_ln84_4_reg_2075                                                      |  38|   0|   38|          0|
    |mul_ln27_reg_1822                                                         |  32|   0|   32|          0|
    |mul_ln31_reg_1872                                                         |  32|   0|   32|          0|
    |mul_ln40_5_reg_1943                                                       |  63|   0|   63|          0|
    |mul_ln40_6_reg_1948                                                       |  63|   0|   63|          0|
    |mul_ln42_3_reg_1953                                                       |  63|   0|   63|          0|
    |mul_ln42_4_reg_1958                                                       |  63|   0|   63|          0|
    |mul_ln61_reg_1883                                                         |  32|   0|   32|          0|
    |mul_ln65_reg_1889                                                         |  32|   0|   32|          0|
    |mul_ln68_reg_1963                                                         |  63|   0|   63|          0|
    |mul_ln75_reg_1895                                                         |  32|   0|   32|          0|
    |out1_w_1_reg_2140                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_2145                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_2090                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_2095                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_2105                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_2110                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_2115                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_2120                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_2125                                                         |  25|   0|   25|          0|
    |out1_w_reg_2135                                                           |  26|   0|   26|          0|
    |reg_412                                                                   |  64|   0|   64|          0|
    |trunc_ln22_1_reg_1802                                                     |  62|   0|   62|          0|
    |trunc_ln41_1_reg_2064                                                     |  25|   0|   25|          0|
    |trunc_ln41_reg_2059                                                       |  25|   0|   25|          0|
    |trunc_ln63_1_reg_2024                                                     |  25|   0|   25|          0|
    |trunc_ln63_reg_2019                                                       |  25|   0|   25|          0|
    |trunc_ln66_1_reg_1989                                                     |  26|   0|   26|          0|
    |trunc_ln66_reg_1984                                                       |  25|   0|   25|          0|
    |trunc_ln67_reg_1994                                                       |  25|   0|   25|          0|
    |trunc_ln68_reg_1999                                                       |  25|   0|   25|          0|
    |trunc_ln81_reg_2034                                                       |  25|   0|   25|          0|
    |trunc_ln82_reg_2044                                                       |  25|   0|   25|          0|
    |trunc_ln84_11_reg_2100                                                    |  39|   0|   39|          0|
    |trunc_ln84_2_reg_2004                                                     |  26|   0|   26|          0|
    |trunc_ln84_5_reg_2080                                                     |  25|   0|   25|          0|
    |trunc_ln97_1_reg_1808                                                     |  62|   0|   62|          0|
    |zext_ln27_1_reg_1860                                                      |  32|   0|   64|         32|
    |zext_ln31_reg_1867                                                        |  32|   0|   64|         32|
    |zext_ln41_6_reg_1937                                                      |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2355|   0| 2451|         96|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

