{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qtan_qsf2sdc_script.tcl version: #1" {  } {  } 0 0 "qtan_qsf2sdc_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "v1495usr_scaler EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"v1495usr_scaler\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|_clk0 9 2 0 0 " "Info: Implementing clock multiplication of 9, clock division of 2, and phase shift of 0 degrees (0 ps) for v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "../SRC/pll_180.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/SRC/pll_180.vhd" 135 0 0 } } { "../src/v1495_default_code/v1495_reference.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495_reference.vhd" 258 0 0 } } { "../src/v1495_default_code/v1495usr_scaler.vhd" "" { Text "C:/Users/lorenzon-lab-admin/Desktop/Ethan_Quartus/v1495_firmwares/V1495_Scaler_Firmware/V1495_Scaler_Firmware/src/v1495_default_code/v1495usr_scaler.vhd" 378 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_IN_STA_MODE" "" "Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=ON. The Classic Timing Analyzer is not the default timing analysis tool during full compilation" {  } {  } 0 0 "Found USE_TIMEQUEST_TIMING_ANALYZER=ON. The Classic Timing Analyzer is not the default timing analysis tool during full compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|_clk0 40.0 MHz LCLK 50.0 MHz Cyclone " "Warning: Clock \"LCLK\" frequency requirement of 50.0 MHz overrides \"Cyclone\" PLL \"v1495_reference:I0\|pll_180:PLL_IO\|altpll:altpll_component\|_clk0\" input frequency requirement of 40.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: This translation should be used as a guide. Results should be checked carefully" {  } {  } 0 0 "This translation should be used as a guide. Results should be checked carefully" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Global Settings" {  } {  } 0 0 "** Translating Global Settings" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" {  } {  } 1 0 "QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning:      In SDC, create_generated_clock auto-generates clock latency" {  } {  } 1 0 "     In SDC, create_generated_clock auto-generates clock latency" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: derive_pll_clocks -use_tan_name" {  } {  } 1 0 "derive_pll_clocks -use_tan_name" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clocks" {  } {  } 0 0 "** Translating Clocks" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 2 clock(s) in Timing Netlist" {  } {  } 0 0 "Found 2 clock(s) in Timing Netlist" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: create_clock -period \"20.000 ns\" \\" {  } {  } 1 0 "create_clock -period \"20.000 ns\" \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:              -name \{LCLK\} \{LCLK\}" {  } {  } 1 0 "             -name \{LCLK\} \{LCLK\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Latency assignments" {  } {  } 0 0 "** Translating Clock Latency assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Uncertainty assignments" {  } {  } 0 0 "** Translating Clock Uncertainty assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating MultiCycle assignments" {  } {  } 0 0 "** Translating MultiCycle assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Cut assignments" {  } {  } 0 0 "** Translating Cut assignments" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_false_path -from \[get_keepers \{coin_unit:I0\|MODE\}\] -to \[get_keepers *\]" {  } {  } 1 0 "set_false_path -from \[get_keepers \{coin_unit:I0\|MODE\}\] -to \[get_keepers *\]" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_false_path -from \[get_keepers \{coin_unit:I0\|A_EN_MASK\}\] -to \[get_keepers *\]" {  } {  } 1 0 "set_false_path -from \[get_keepers \{coin_unit:I0\|A_EN_MASK\}\] -to \[get_keepers *\]" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_false_path -from \[get_keepers \{coin_unit:I0\|B_EN_MASK\}\] -to \[get_keepers *\]" {  } {  } 1 0 "set_false_path -from \[get_keepers \{coin_unit:I0\|B_EN_MASK\}\] -to \[get_keepers *\]" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_false_path -from \[get_keepers \{coin_unit:I0\|C_EN_MASK\}\] -to \[get_keepers *\]" {  } {  } 1 0 "set_false_path -from \[get_keepers \{coin_unit:I0\|C_EN_MASK\}\] -to \[get_keepers *\]" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Input/Output Delay assignments" {  } {  } 0 0 "** Translating Input/Output Delay assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tpd assignments" {  } {  } 0 0 "** Translating Tpd assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Setup/Hold Relationship assignments" {  } {  } 0 0 "** Translating Setup/Hold Relationship assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tsu/Th/Tco/Min Tco assignments" {  } {  } 0 0 "** Translating Tsu/Th/Tco/Min Tco assignments" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: create_clock -name \"N/C\" -period 10.0" {  } {  } 1 0 "create_clock -name \"N/C\" -period 10.0" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_output_delay 0.0 -clock \"N/C\" \[get_ports \{LAD\[*\]\}\]" {  } {  } 1 0 "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{LAD\[*\]\}\]" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_max_delay 10 -from \[get_clocks \{LCLK\}\] -to \[get_ports \{LAD\[*\]\}\]" {  } {  } 1 0 "set_max_delay 10 -from \[get_clocks \{LCLK\}\] -to \[get_ports \{LAD\[*\]\}\]" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Translating HDL based assignments" {  } {  } 0 0 "#** Translating HDL based assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Generating set_clock_group to match TAN behavior" {  } {  } 0 0 "** Generating set_clock_group to match TAN behavior" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 1 clock groups" {  } {  } 0 0 "Found 1 clock groups" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Checking for unsupported assignments" {  } {  } 0 0 "#** Checking for unsupported assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated v1495usr_scaler.sdc" {  } {  } 0 0 "Generated v1495usr_scaler.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
