$date
  Thu Feb 16 13:35:29 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module pc_logic_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 32 # pc_s[31:0] $end
$scope module dut $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 32 & pc[31:0] $end
$var integer 32 ' pc_next $end
$var integer 32 ( pc_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
1$
1%
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
b0 '
b0 (
#5000000
0!
0$
#10000000
1!
1$
#15000000
0!
0$
#20000000
1!
0"
b00000000000000000000000000000000 #
1$
0%
b00000000000000000000000000000000 &
b100 '
#25000000
0!
0$
b00000000000000000000000000000000 &
#30000000
1!
1$
b00000000000000000000000000000000 &
#35000000
0!
0$
b00000000000000000000000000000000 &
#40000000
1!
1"
1$
1%
b00000000000000000000000000000000 &
b0 '
#45000000
0!
0$
#50000000
1!
1$
#55000000
0!
0$
#60000000
1!
1$
#65000000
0!
0$
#70000000
1!
1$
#75000000
0!
0$
#80000000
1!
1$
#85000000
0!
0$
#90000000
1!
1$
#95000000
0!
0$
#100000000
1!
1$
