set_property ROUTE { LIOB33_X0Y51/IOB_IBUF1 LIOI3_X0Y51/LIOI_I1 LIOI3_X0Y51/LIOI_ILOGIC1_D LIOI3_X0Y51/IOI_ILOGIC1_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y51/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y51/NN6BEG0 INT_L_X0Y57/NN6BEG0 INT_L_X0Y63/NN6BEG0 INT_L_X0Y69/EE2BEG0 INT_L_X2Y69/IMUX_L17 CLBLL_L_X2Y69/CLBLL_LL_B3 }  [get_nets {din_IBUF[1]}]
set_property ROUTE { CLBLL_L_X2Y71/CLBLL_LL_DQ CLBLL_L_X2Y71/CLBLL_LOGIC_OUTS7 { INT_L_X2Y71/IMUX_L38 CLBLL_L_X2Y71/CLBLL_LL_D3 } INT_L_X2Y71/NN6BEG3 INT_L_X2Y77/NW6BEG3 INT_L_X0Y81/SR1BEG3 INT_L_X0Y80/SR1BEG_S0 INT_L_X0Y80/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI_O0 }  [get_nets {q_OBUF[11]}]
set_property ROUTE { CLBLL_L_X2Y69/CLBLL_LL_DQ CLBLL_L_X2Y69/CLBLL_LOGIC_OUTS7 { INT_L_X2Y69/IMUX_L38 CLBLL_L_X2Y69/CLBLL_LL_D3 } INT_L_X2Y69/NW2BEG3 INT_R_X1Y70/WL1BEG1 INT_L_X0Y70/NL1BEG1 INT_L_X0Y71/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC1_D1 LIOI3_X0Y71/LIOI_OLOGIC1_OQ LIOI3_X0Y71/LIOI_O1 }  [get_nets {q_OBUF[3]}]
set_property ROUTE { LIOB33_X0Y65/IOB_IBUF1 LIOI3_X0Y65/LIOI_I1 LIOI3_X0Y65/LIOI_ILOGIC1_D LIOI3_X0Y65/IOI_ILOGIC1_O LIOI3_X0Y65/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y65/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y65/NE2BEG0 INT_R_X1Y66/NN6BEG0 INT_R_X1Y72/EL1BEG_N3 INT_L_X2Y71/NR1BEG3 INT_L_X2Y72/IMUX_L47 CLBLL_L_X2Y72/CLBLL_LL_D5 }  [get_nets {din_IBUF[15]}]
set_property ROUTE { LIOB33_X0Y51/IOB_IBUF0 LIOI3_X0Y51/LIOI_I0 LIOI3_X0Y51/LIOI_ILOGIC0_D LIOI3_X0Y51/IOI_ILOGIC0_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y52/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y52/NN6BEG0 INT_L_X0Y58/NN6BEG0 INT_L_X0Y64/NE6BEG0 INT_L_X2Y68/NL1BEG_N3 INT_L_X2Y68/NL1BEG2 INT_L_X2Y69/IMUX_L28 CLBLL_L_X2Y69/CLBLL_LL_C4 }  [get_nets {din_IBUF[2]}]
set_property ROUTE { CLBLL_L_X2Y69/CLBLL_LL_CQ CLBLL_L_X2Y69/CLBLL_LOGIC_OUTS6 { INT_L_X2Y69/IMUX_L29 CLBLL_L_X2Y69/CLBLL_LL_C2 } INT_L_X2Y69/WR1BEG3 INT_R_X1Y69/WL1BEG1 INT_L_X0Y69/NL1BEG1 INT_L_X0Y70/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O0 }  [get_nets {q_OBUF[2]}]
set_property ROUTE { CLBLL_L_X2Y71/CLBLL_LL_CQ CLBLL_L_X2Y71/CLBLL_LOGIC_OUTS6 { INT_L_X2Y71/WW2BEG2 INT_L_X0Y71/NN6BEG3 INT_L_X0Y77/NL1BEG2 INT_L_X0Y78/NL1BEG1 INT_L_X0Y79/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI_O1 } INT_L_X2Y71/IMUX_L29 CLBLL_L_X2Y71/CLBLL_LL_C2 }  [get_nets {q_OBUF[10]}]
set_property ROUTE { INT_L_X2Y69/VCC_WIRE INT_L_X2Y69/IMUX_L4 CLBLL_L_X2Y69/CLBLL_LL_A6 }  [get_nets {RapidSmithGlobalVCCNet}]
set_property ROUTE { LIOB33_X0Y61/IOB_IBUF0 LIOI3_X0Y61/LIOI_I0 LIOI3_X0Y61/LIOI_ILOGIC0_D LIOI3_X0Y61/IOI_ILOGIC0_O LIOI3_X0Y61/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y62/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y62/NE6BEG0 INT_L_X2Y66/NN6BEG0 INT_L_X2Y72/NW2BEG0 INT_R_X1Y73/EL1BEG_N3 INT_L_X2Y72/IMUX_L7 CLBLL_L_X2Y72/CLBLL_LL_A1 }  [get_nets {din_IBUF[12]}]
set_property ROUTE { LIOB33_X0Y53/IOB_IBUF1 LIOI3_X0Y53/LIOI_I1 LIOI3_X0Y53/LIOI_ILOGIC1_D LIOI3_X0Y53/IOI_ILOGIC1_O LIOI3_X0Y53/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y53/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y53/NE6BEG0 INT_L_X2Y57/NN6BEG0 INT_L_X2Y63/NN6BEG0 INT_L_X2Y69/NL1BEG_N3 INT_L_X2Y69/IMUX_L45 CLBLL_L_X2Y69/CLBLL_LL_D2 }  [get_nets {din_IBUF[3]}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_BQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS5 { INT_L_X2Y72/NN6BEG1 INT_L_X2Y78/NW6BEG1 INT_L_X0Y82/WW2BEG0 INT_R_X1Y82/WR1BEG1 INT_L_X0Y82/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O0 } INT_L_X2Y72/IMUX_L18 CLBLL_L_X2Y72/CLBLL_LL_B2 }  [get_nets {q_OBUF[13]}]
set_property ROUTE { CLBLL_L_X2Y70/CLBLL_LL_BQ CLBLL_L_X2Y70/CLBLL_LOGIC_OUTS5 { INT_L_X2Y70/WW2BEG1 INT_L_X0Y70/NN2BEG2 INT_L_X0Y72/NL1BEG1 INT_L_X0Y73/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC1_D1 LIOI3_X0Y73/LIOI_OLOGIC1_OQ LIOI3_X0Y73/LIOI_O1 } INT_L_X2Y70/IMUX_L18 CLBLL_L_X2Y70/CLBLL_LL_B2 }  [get_nets {q_OBUF[5]}]
set_property ROUTE { LIOB33_X0Y77/IOB_IBUF0 LIOI3_X0Y77/LIOI_I0 LIOI3_X0Y77/LIOI_ILOGIC0_D LIOI3_X0Y77/IOI_ILOGIC0_O LIOI3_X0Y77/LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_I0 }  [get_nets {clk_IBUF}]
set_property ROUTE { LIOB33_X0Y53/IOB_IBUF0 LIOI3_X0Y53/LIOI_I0 LIOI3_X0Y53/LIOI_ILOGIC0_D LIOI3_X0Y53/IOI_ILOGIC0_O LIOI3_X0Y53/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y54/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y54/NE6BEG0 INT_L_X2Y58/NN6BEG0 INT_L_X2Y64/NN6BEG0 INT_L_X2Y70/NW2BEG0 INT_R_X1Y71/EL1BEG_N3 INT_L_X2Y70/IMUX_L7 CLBLL_L_X2Y70/CLBLL_LL_A1 }  [get_nets {din_IBUF[4]}]
set_property ROUTE { LIOB33_X0Y63/IOB_IBUF1 LIOI3_TBYTETERM_X0Y63/LIOI_I1 LIOI3_TBYTETERM_X0Y63/LIOI_ILOGIC1_D LIOI3_TBYTETERM_X0Y63/IOI_ILOGIC1_O LIOI3_TBYTETERM_X0Y63/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y63/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y63/NE6BEG0 INT_L_X2Y67/NN6BEG0 INT_L_X2Y72/SR1BEG_S0 INT_L_X2Y72/IMUX_L17 CLBLL_L_X2Y72/CLBLL_LL_B3 }  [get_nets {din_IBUF[13]}]
set_property ROUTE { CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_O CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_BUFHCLK_L8 HCLK_L_X11Y78/HCLK_LEAF_CLK_B_BOTL5 { INT_L_X2Y69/GCLK_L_B11_WEST INT_L_X2Y69/CLK_L1 CLBLL_L_X2Y69/CLBLL_LL_CLK } { INT_L_X2Y70/GCLK_L_B11_WEST INT_L_X2Y70/CLK_L1 CLBLL_L_X2Y70/CLBLL_LL_CLK } { INT_L_X2Y71/GCLK_L_B11_WEST INT_L_X2Y71/CLK_L1 CLBLL_L_X2Y71/CLBLL_LL_CLK } INT_L_X2Y72/GCLK_L_B11_WEST INT_L_X2Y72/CLK_L1 CLBLL_L_X2Y72/CLBLL_LL_CLK }  [get_nets {clk_IBUF_BUFG}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_AQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS4 { INT_L_X2Y72/NN6BEG0 INT_L_X2Y78/NW6BEG0 INT_L_X0Y81/SR1BEG_S0 INT_L_X0Y81/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O1 } INT_L_X2Y72/IMUX_L1 CLBLL_L_X2Y72/CLBLL_LL_A3 }  [get_nets {q_OBUF[12]}]
set_property ROUTE { CLBLL_L_X2Y70/CLBLL_LL_AQ CLBLL_L_X2Y70/CLBLL_LOGIC_OUTS4 { INT_L_X2Y70/WW2BEG0 INT_L_X0Y70/NN2BEG1 INT_L_X0Y72/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC0_D1 LIOI3_X0Y71/LIOI_OLOGIC0_OQ LIOI3_X0Y71/LIOI_O0 } INT_L_X2Y70/IMUX_L1 CLBLL_L_X2Y70/CLBLL_LL_A3 }  [get_nets {q_OBUF[4]}]
set_property ROUTE { CLBLL_L_X2Y70/CLBLL_LL_COUT CLBLL_L_X2Y70/CLBLL_LL_COUT_N }  [get_nets {q_reg[4]_i_1_n_0}]
set_property ROUTE { LIOB33_X0Y63/IOB_IBUF0 LIOI3_TBYTETERM_X0Y63/LIOI_I0 LIOI3_TBYTETERM_X0Y63/LIOI_ILOGIC0_D LIOI3_TBYTETERM_X0Y63/IOI_ILOGIC0_O LIOI3_TBYTETERM_X0Y63/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y64/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y64/NN6BEG0 INT_L_X0Y70/NN2BEG0 INT_L_X0Y72/EE2BEG0 INT_L_X2Y72/IMUX_L32 CLBLL_L_X2Y72/CLBLL_LL_C1 }  [get_nets {din_IBUF[14]}]
set_property ROUTE { LIOB33_X0Y55/IOB_IBUF1 LIOI3_X0Y55/LIOI_I1 LIOI3_X0Y55/LIOI_ILOGIC1_D LIOI3_X0Y55/IOI_ILOGIC1_O LIOI3_X0Y55/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y55/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y55/NE6BEG0 INT_L_X2Y59/NN6BEG0 INT_L_X2Y65/NN6BEG0 INT_L_X2Y70/SR1BEG_S0 INT_L_X2Y70/IMUX_L17 CLBLL_L_X2Y70/CLBLL_LL_B3 }  [get_nets {din_IBUF[5]}]
set_property ROUTE { LIOB33_X0Y59/IOB_IBUF0 LIOI3_X0Y59/LIOI_I0 LIOI3_X0Y59/LIOI_ILOGIC0_D LIOI3_X0Y59/IOI_ILOGIC0_O LIOI3_X0Y59/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y60/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y60/NN6BEG0 INT_L_X0Y66/NN6BEG0 INT_L_X0Y72/EL1BEG_N3 INT_R_X1Y71/EL1BEG2 INT_L_X2Y71/IMUX_L28 CLBLL_L_X2Y71/CLBLL_LL_C4 }  [get_nets {din_IBUF[10]}]
set_property ROUTE { INT_L_X2Y69/GND_WIRE { INT_L_X2Y69/GFAN0 INT_L_X2Y69/BYP_ALT4 INT_L_X2Y69/BYP_L4 CLBLL_L_X2Y69/CLBLL_LL_BX } INT_L_X2Y69/GFAN1 { INT_L_X2Y69/BYP_ALT3 INT_L_X2Y69/BYP_L3 CLBLL_L_X2Y69/CLBLL_LL_CX } INT_L_X2Y69/BYP_ALT6 INT_L_X2Y69/BYP_L6 CLBLL_L_X2Y69/CLBLL_LL_DX }  [get_nets {RapidSmithGlobalGNDNet}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_DQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS7 { INT_L_X2Y72/IMUX_L38 CLBLL_L_X2Y72/CLBLL_LL_D3 } INT_L_X2Y72/NN6BEG3 INT_L_X2Y78/NW6BEG3 INT_L_X0Y82/NL1BEG2 INT_L_X0Y83/NL1BEG1 INT_L_X0Y84/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI_O0 }  [get_nets {q_OBUF[15]}]
set_property ROUTE { CLBLL_L_X2Y70/CLBLL_LL_DQ CLBLL_L_X2Y70/CLBLL_LOGIC_OUTS7 { INT_L_X2Y70/IMUX_L38 CLBLL_L_X2Y70/CLBLL_LL_D3 } INT_L_X2Y70/NW6BEG3 INT_L_X0Y74/WL1BEG1 INT_L_X0Y74/NR1BEG1 INT_L_X0Y75/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC1_D1 LIOI3_X0Y75/LIOI_OLOGIC1_OQ LIOI3_X0Y75/LIOI_O1 }  [get_nets {q_OBUF[7]}]
set_property ROUTE { CLBLL_L_X2Y69/CLBLL_LL_COUT CLBLL_L_X2Y69/CLBLL_LL_COUT_N }  [get_nets {q_reg[0]_i_1_n_0}]
set_property ROUTE { LIOB33_X0Y55/IOB_IBUF0 LIOI3_X0Y55/LIOI_I0 LIOI3_X0Y55/LIOI_ILOGIC0_D LIOI3_X0Y55/IOI_ILOGIC0_O LIOI3_X0Y55/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y56/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y56/NE2BEG0 INT_R_X1Y57/NN6BEG0 INT_R_X1Y63/NN6BEG0 INT_R_X1Y69/NE2BEG0 INT_L_X2Y70/IMUX_L32 CLBLL_L_X2Y70/CLBLL_LL_C1 }  [get_nets {din_IBUF[6]}]
set_property ROUTE { LIOB33_X0Y61/IOB_IBUF1 LIOI3_X0Y61/LIOI_I1 LIOI3_X0Y61/LIOI_ILOGIC1_D LIOI3_X0Y61/IOI_ILOGIC1_O LIOI3_X0Y61/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y61/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y61/NN6BEG0 INT_L_X0Y67/NE6BEG0 INT_L_X2Y71/NL1BEG_N3 INT_L_X2Y71/IMUX_L45 CLBLL_L_X2Y71/CLBLL_LL_D2 }  [get_nets {din_IBUF[11]}]
set_property ROUTE { CLBLL_L_X2Y72/CLBLL_LL_CQ CLBLL_L_X2Y72/CLBLL_LOGIC_OUTS6 { INT_L_X2Y72/NN6BEG2 INT_L_X2Y78/NW6BEG2 INT_L_X0Y82/NL1BEG1 INT_L_X0Y83/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI_O1 } INT_L_X2Y72/IMUX_L29 CLBLL_L_X2Y72/CLBLL_LL_C2 }  [get_nets {q_OBUF[14]}]
set_property ROUTE { CLBLL_L_X2Y70/CLBLL_LL_CQ CLBLL_L_X2Y70/CLBLL_LOGIC_OUTS6 { INT_L_X2Y70/NW6BEG2 INT_L_X0Y74/SW2BEG1 INT_L_X0Y73/NR1BEG1 INT_L_X0Y74/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC0_D1 LIOI3_X0Y73/LIOI_OLOGIC0_OQ LIOI3_X0Y73/LIOI_O0 } INT_L_X2Y70/IMUX_L29 CLBLL_L_X2Y70/CLBLL_LL_C2 }  [get_nets {q_OBUF[6]}]
set_property ROUTE { LIOB33_X0Y57/IOB_IBUF1 LIOI3_TBYTESRC_X0Y57/LIOI_I1 LIOI3_TBYTESRC_X0Y57/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y57/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y57/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y57/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y57/NE6BEG0 INT_L_X2Y61/NN6BEG0 INT_L_X2Y67/NR1BEG0 INT_L_X2Y68/NN2BEG0 INT_L_X2Y70/IMUX_L40 CLBLL_L_X2Y70/CLBLL_LL_D1 }  [get_nets {din_IBUF[7]}]
set_property ROUTE { CLBLL_L_X2Y71/CLBLL_LL_COUT CLBLL_L_X2Y71/CLBLL_LL_COUT_N }  [get_nets {q_reg[8]_i_1_n_0}]
set_property ROUTE { CLBLL_L_X2Y69/CLBLL_LL_BQ CLBLL_L_X2Y69/CLBLL_LOGIC_OUTS5 { INT_L_X2Y69/WW2BEG1 INT_L_X0Y69/FAN_ALT7 INT_L_X0Y69/FAN_BOUNCE7 INT_L_X0Y69/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O1 } INT_L_X2Y69/IMUX_L18 CLBLL_L_X2Y69/CLBLL_LL_B2 }  [get_nets {q_OBUF[1]}]
set_property ROUTE { CLBLL_L_X2Y71/CLBLL_LL_BQ CLBLL_L_X2Y71/CLBLL_LOGIC_OUTS5 { INT_L_X2Y71/NN6BEG1 INT_L_X2Y77/WW2BEG0 INT_L_X0Y77/IMUX_L34 LIOI3_X0Y77/IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI_O1 } INT_L_X2Y71/IMUX_L18 CLBLL_L_X2Y71/CLBLL_LL_B2 }  [get_nets {q_OBUF[9]}]
set_property ROUTE { LIOB33_X0Y65/IOB_IBUF0 LIOI3_X0Y65/LIOI_I0 LIOI3_X0Y65/LIOI_ILOGIC0_D LIOI3_X0Y65/IOI_ILOGIC0_O LIOI3_X0Y65/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y66/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y66/NE6BEG0 INT_L_X2Y70/WR1BEG1 INT_R_X1Y70/SR1BEG1 INT_R_X1Y69/ER1BEG2 { INT_L_X2Y69/CTRL_L1 CLBLL_L_X2Y69/CLBLL_LL_SR } INT_L_X2Y69/NR1BEG2 { INT_L_X2Y70/CTRL_L1 CLBLL_L_X2Y70/CLBLL_LL_SR } INT_L_X2Y70/NR1BEG2 { INT_L_X2Y71/CTRL_L1 CLBLL_L_X2Y71/CLBLL_LL_SR } INT_L_X2Y71/NR1BEG2 INT_L_X2Y72/CTRL_L1 CLBLL_L_X2Y72/CLBLL_LL_SR }  [get_nets {clr_IBUF}]
set_property ROUTE { LIOB33_X0Y57/IOB_IBUF0 LIOI3_TBYTESRC_X0Y57/LIOI_I0 LIOI3_TBYTESRC_X0Y57/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y57/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y57/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y58/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y58/NW6BEG0 INT_R_X1Y62/NN2BEG0 INT_R_X1Y64/NN6BEG0 INT_R_X1Y70/NE2BEG0 INT_L_X2Y71/IMUX_L8 CLBLL_L_X2Y71/CLBLL_LL_A5 }  [get_nets {din_IBUF[8]}]
set_property ROUTE { CLBLL_L_X2Y69/CLBLL_LL_AQ CLBLL_L_X2Y69/CLBLL_LOGIC_OUTS4 { INT_L_X2Y69/SL1BEG0 INT_L_X2Y68/WW2BEG0 INT_L_X0Y68/IMUX_L34 LIOI3_X0Y67/IOI_OLOGIC0_D1 LIOI3_X0Y67/LIOI_OLOGIC0_OQ LIOI3_X0Y67/LIOI_O0 } INT_L_X2Y69/IMUX_L1 CLBLL_L_X2Y69/CLBLL_LL_A3 }  [get_nets {q_OBUF[0]}]
set_property ROUTE { LIOB33_SING_X0Y50/IOB_IBUF0 LIOI3_SING_X0Y50/LIOI_I0 LIOI3_SING_X0Y50/LIOI_ILOGIC0_D LIOI3_SING_X0Y50/IOI_ILOGIC0_O LIOI3_SING_X0Y50/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y50/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y50/EE2BEG0 INT_L_X2Y50/NN6BEG0 INT_L_X2Y56/NN6BEG0 INT_L_X2Y62/NN6BEG0 INT_L_X2Y68/NR1BEG0 INT_L_X2Y69/IMUX_L8 CLBLL_L_X2Y69/CLBLL_LL_A5 }  [get_nets {din_IBUF[0]}]
set_property ROUTE { CLBLL_L_X2Y71/CLBLL_LL_AQ CLBLL_L_X2Y71/CLBLL_LOGIC_OUTS4 { INT_L_X2Y71/NW6BEG0 INT_L_X0Y75/NE2BEG0 INT_R_X1Y76/WR1BEG1 INT_L_X0Y76/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI_O0 } INT_L_X2Y71/IMUX_L1 CLBLL_L_X2Y71/CLBLL_LL_A3 }  [get_nets {q_OBUF[8]}]
set_property ROUTE { LIOB33_X0Y67/IOB_IBUF1 LIOI3_X0Y67/LIOI_I1 LIOI3_X0Y67/LIOI_ILOGIC1_D LIOI3_X0Y67/IOI_ILOGIC1_O LIOI3_X0Y67/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y67/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y67/EE2BEG0 INT_L_X2Y67/NN2BEG0 { INT_L_X2Y69/IMUX_L40 CLBLL_L_X2Y69/CLBLL_LL_D1 } { INT_L_X2Y69/IMUX_L24 CLBLL_L_X2Y69/CLBLL_LL_B5 } { INT_L_X2Y69/NR1BEG0 { INT_L_X2Y70/NL1BEG_N3 { INT_L_X2Y70/IMUX_L45 CLBLL_L_X2Y70/CLBLL_LL_D2 } INT_L_X2Y70/IMUX_L22 CLBLL_L_X2Y70/CLBLL_LL_C3 } { INT_L_X2Y70/NN2BEG0 { INT_L_X2Y72/IMUX_L40 CLBLL_L_X2Y72/CLBLL_LL_D1 } { INT_L_X2Y72/NL1BEG_N3 INT_L_X2Y72/IMUX_L22 CLBLL_L_X2Y72/CLBLL_LL_C3 } { INT_L_X2Y72/IMUX_L8 CLBLL_L_X2Y72/CLBLL_LL_A5 } { INT_L_X2Y72/IMUX_L24 CLBLL_L_X2Y72/CLBLL_LL_B5 } INT_L_X2Y71/SR1BEG_S0 { INT_L_X2Y71/SS2BEG0 INT_L_X2Y69/IMUX_L2 CLBLL_L_X2Y69/CLBLL_LL_A2 } INT_L_X2Y71/IMUX_L2 CLBLL_L_X2Y71/CLBLL_LL_A2 } { INT_L_X2Y70/IMUX_L8 CLBLL_L_X2Y70/CLBLL_LL_A5 } { INT_L_X2Y70/IMUX_L24 CLBLL_L_X2Y70/CLBLL_LL_B5 } INT_L_X2Y70/NR1BEG0 { INT_L_X2Y71/IMUX_L40 CLBLL_L_X2Y71/CLBLL_LL_D1 } { INT_L_X2Y71/IMUX_L24 CLBLL_L_X2Y71/CLBLL_LL_B5 } INT_L_X2Y71/IMUX_L32 CLBLL_L_X2Y71/CLBLL_LL_C1 } INT_L_X2Y69/IMUX_L32 CLBLL_L_X2Y69/CLBLL_LL_C1 }  [get_nets {ld_IBUF}]
set_property ROUTE { LIOB33_X0Y59/IOB_IBUF1 LIOI3_X0Y59/LIOI_I1 LIOI3_X0Y59/LIOI_ILOGIC1_D LIOI3_X0Y59/IOI_ILOGIC1_O LIOI3_X0Y59/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y59/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y59/NN6BEG0 INT_L_X0Y65/NN6BEG0 INT_L_X0Y71/EE2BEG0 INT_L_X2Y71/IMUX_L17 CLBLL_L_X2Y71/CLBLL_LL_B3 }  [get_nets {din_IBUF[9]}]
