5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mbit_sel5.4.vcd -o mbit_sel5.4.cdd -v mbit_sel5.4.v
3 0 main main mbit_sel5.4.v 1 15
1 b 0 0 80000 32 0 0 0 0 0 0 0 0 0
1 b 0 0 80000 32 0 10 0 0 0 0 0 0 0
1 b 0 0 80000 32 0 40 0 0 0 0 0 0 0
1 b 0 0 80000 32 0 50 0 0 0 0 0 0 0
3 0 foo main.f0 mbit_sel5.4.v 18 27
2 1 25 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 25 f0011 0 1 400 0 0 bar
2 3 25 f0015 1 36 f006 1 2
1 incr 0 0 80000 32 0 10 0 0 0 0 0 0 0
1 b 0 0 80000 4 0 0
1 a 0 0 80000 16 0 1 4 10 40
1 c 0 0 80000 4 0 1
1 bar 0 25 3000f 1 0 2
4 3 3 3
3 0 foo main.f1 mbit_sel5.4.v 18 27
2 4 25 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 5 25 f0011 0 1 400 0 0 bar
2 6 25 f0015 1 36 f006 4 5
1 incr 0 0 80000 32 0 10 0 0 0 0 0 0 0
1 b 0 0 80000 4 0 10
1 a 0 0 80000 16 0 1 4 10 40
1 c 0 0 80000 4 0 4
1 bar 0 25 3000f 2 0 a
4 6 6 6
3 0 foo main.f2 mbit_sel5.4.v 18 27
2 7 25 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 8 25 f0011 0 1 400 0 0 bar
2 9 25 f0015 1 36 f006 7 8
1 incr 0 0 80000 32 0 10 0 0 0 0 0 0 0
1 b 0 0 80000 4 0 40
1 a 0 0 80000 16 0 1 4 10 40
1 c 0 0 80000 4 0 10
1 bar 0 25 3000f 4 0 aa
4 9 9 9
3 0 foo main.f3 mbit_sel5.4.v 18 27
2 10 25 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 11 25 f0011 0 1 400 0 0 bar
2 12 25 f0015 1 36 f006 10 11
1 incr 0 0 80000 32 0 10 0 0 0 0 0 0 0
1 b 0 0 80000 4 0 50
1 a 0 0 80000 16 0 1 4 10 40
1 c 0 0 80000 4 0 40
1 bar 0 25 3000f 8 0 aa aa
4 12 12 12
