
*** Running vivado
    with args -log Lab5_Waterfall.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5_Waterfall.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab5_Waterfall.tcl -notrace
Command: synth_design -top Lab5_Waterfall -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.855 ; gain = 100.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5_Waterfall' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:17]
	Parameter BITS_IN_TIME_BASE_CNTR bound to: 11 - type: integer 
	Parameter MOD_M bound to: 381 - type: integer 
	Parameter t_bits bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/mod_m_counter.sv:2]
	Parameter M bound to: 381 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (1#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/mod_m_counter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'univ_bin_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/univ_bin_counter.sv:2]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'univ_bin_counter' (2#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/univ_bin_counter.sv:2]
CRITICAL WARNING: [Synth 8-5972] variable 't' cannot be written by both continuous and procedural assignments [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:80]
WARNING: [Synth 8-689] width (17) of port connection 'max_tick' does not match port width (1) of module 'univ_bin_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:81]
CRITICAL WARNING: [Synth 8-5972] variable 'max_tick' cannot be written by both continuous and procedural assignments [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:81]
WARNING: [Synth 8-689] width (17) of port connection 'min_tick' does not match port width (1) of module 'univ_bin_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:82]
CRITICAL WARNING: [Synth 8-5972] variable 'max_tick' cannot be written by both continuous and procedural assignments [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'Lab5_Waterfall' (3#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.sv:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.898 ; gain = 157.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.898 ; gain = 157.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.898 ; gain = 157.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.xdc]
Finished Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab5_Waterfall.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_Waterfall_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_Waterfall_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.090 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.098 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 767.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/univ_bin_counter.sv:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab5_Waterfall 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module univ_bin_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-4]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-5]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-6]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-7]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-8]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-9]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-10]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-11]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-12]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-13]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-14]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-15]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-16]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-17]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-18]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-19]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-20]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-21]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-22]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-23]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-24]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-25]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-26]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-27]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-28]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-29]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-30]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-31]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-32]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-33]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-34]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-3]' (FD) to 'tSquared_reg[-1]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-1]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tSquared_reg[-2] )
INFO: [Synth 8-3886] merging instance 'd_reg[0]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-30]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-29]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-28]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-27]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-26]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-25]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-24]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-23]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-22]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-21]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-20]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-19]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-18]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-17]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-16]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-15]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-14]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-13]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-12]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-11]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-10]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-9]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-8]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-7]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-6]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-5]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-4]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-3]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-2]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[-1]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[1]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[3]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'd_reg[2]' (FD) to 'tSquared_reg[-2]'
INFO: [Synth 8-3886] merging instance 'tSquared_reg[-2]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[1]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[2]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[3]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[4]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[5]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[6]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[7]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[8]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[9]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[10]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[11]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[12]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[13]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[14] )
INFO: [Synth 8-3886] merging instance 'LED_reg[15]' (FD) to 'LED_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 767.098 ; gain = 157.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 506.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.336 ; gain = 523.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab5/Lab 5.runs/synth_1/Lab5_Waterfall.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_Waterfall_utilization_synth.rpt -pb Lab5_Waterfall_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 15:10:35 2019...
