<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6225795 - Discrete-time sampling of data for use in switching regulations - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Discrete-time sampling of data for use in switching regulations"><meta name="DC.contributor" content="Anthony J. Stratakos" scheme="inventor"><meta name="DC.contributor" content="David B. Lidsky" scheme="inventor"><meta name="DC.contributor" content="William A. Clark" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="2000-1-11" scheme="dateSubmitted"><meta name="DC.description" content="A voltage regulator with a switch to alternately couple and decouple an input terminal to an output terminal with a variable duty cycle and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. A sampling circuit makes measurements of an electrical characteristic of the voltage regulator at discrete moments of time, such as just before the opening and closing of the switch. A feedback circuit is coupled to the sampling circuit and the switch, and is configured to use the measurements to control the duty cycle to maintain the DC voltage substantially constant. The feedback circuit uses the switch as the resistive element in order to measure the current passing through the voltage regulator."><meta name="DC.date" content="2001-5-1" scheme="issued"><meta name="DC.relation" content="EP:0547916:A2" scheme="references"><meta name="DC.relation" content="US:4357572" scheme="references"><meta name="DC.relation" content="US:4580089" scheme="references"><meta name="DC.relation" content="US:5422562" scheme="references"><meta name="DC.relation" content="US:5514947" scheme="references"><meta name="DC.relation" content="US:5523676" scheme="references"><meta name="DC.relation" content="US:5552694" scheme="references"><meta name="DC.relation" content="US:5578916" scheme="references"><meta name="DC.relation" content="US:5646513" scheme="references"><meta name="DC.relation" content="US:5675240" scheme="references"><meta name="DC.relation" content="US:5677619" scheme="references"><meta name="DC.relation" content="US:5751140" scheme="references"><meta name="DC.relation" content="US:6020729" scheme="references"><meta name="DC.relation" content="WO:1995031033:A1" scheme="references"><meta name="citation_reference" content="Kassakian et al., &quot;DC/DC Converters&quot;, Principles of Power ELectronics, Addison-Wesley Publishing Co., Sec. 2.3, 20-23, 1991."><meta name="citation_reference" content="Kassakian et al., &quot;Discrete-Time or Sampled-Data Models, &quot; Principles of Power Electronics, Addison-Wesley Publishing Co., Sec. 12.5, 313-315, 1991."><meta name="citation_reference" content="Kassakian et al., &quot;Dynamics and Control: An Overview&quot;, Principles of Power Electronics, Addison-Wesley Publishing Co., Chapter 11, 253-298, 1991."><meta name="citation_reference" content="Kassakian et al., &quot;Feedback Control Design&quot;, Principles of Power Electronics, Addison-Wesley Publishing Co., Chapter 14. 365-402, 1991."><meta name="citation_reference" content="Kassakian et al., &quot;High-Frequency Switching dc/dc Converters&quot;, Principles of Power Electonics, Addison-Wesley Publishing Co., Chapter 6, 103-137, 1991."><meta name="citation_reference" content="Lloyd Dixon, &quot;Average Current Mode Control of Switching Power Supplies&quot;, Unitrode Switching Regulated Power Supply Design Seminar Manual, Unitrode Corporation. C1-1 to C1-14, 1991."><meta name="citation_reference" content="Llyod Dixon, &quot;Switching Power Supply Topology Review&quot;, Unitrode Switching Regulated Power supply Design Seminar Manual. Unitrode Corp. P1-1 to PP. 1-11, 1991."><meta name="citation_reference" content="Severns et al., Modern DC-to-DC Switchmode Power Converter Circuits, Van Nostrand Reinhold Co., NY 11-1977 (no date)."><meta name="citation_patent_number" content="US:6225795"><meta name="citation_patent_application_number" content="US:09/481,744"><link rel="canonical" href="http://www.google.com/patents/US6225795"/><meta property="og:url" content="http://www.google.com/patents/US6225795"/><meta name="title" content="Patent US6225795 - Discrete-time sampling of data for use in switching regulations"/><meta name="description" content="A voltage regulator with a switch to alternately couple and decouple an input terminal to an output terminal with a variable duty cycle and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. A sampling circuit makes measurements of an electrical characteristic of the voltage regulator at discrete moments of time, such as just before the opening and closing of the switch. A feedback circuit is coupled to the sampling circuit and the switch, and is configured to use the measurements to control the duty cycle to maintain the DC voltage substantially constant. The feedback circuit uses the switch as the resistive element in order to measure the current passing through the voltage regulator."/><meta property="og:title" content="Patent US6225795 - Discrete-time sampling of data for use in switching regulations"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("S4ztU-XkCo3EggTq0IKgBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("S4ztU-XkCo3EggTq0IKgBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6225795?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6225795"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=e5tUBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6225795&amp;usg=AFQjCNG0zDRUp2o06TK2JgLkFwpV6etk_w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6225795.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6225795.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6225795" style="display:none"><span itemprop="description">A voltage regulator with a switch to alternately couple and decouple an input terminal to an output terminal with a variable duty cycle and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. A sampling circuit makes measurements...</span><span itemprop="url">http://www.google.com/patents/US6225795?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6225795 - Discrete-time sampling of data for use in switching regulations</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6225795 - Discrete-time sampling of data for use in switching regulations" title="Patent US6225795 - Discrete-time sampling of data for use in switching regulations"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6225795 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/481,744</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 1, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 11, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 16, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP1040557A1">EP1040557A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6020729">US6020729</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1999031790A1">WO1999031790A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09481744, </span><span class="patent-bibdata-value">481744, </span><span class="patent-bibdata-value">US 6225795 B1, </span><span class="patent-bibdata-value">US 6225795B1, </span><span class="patent-bibdata-value">US-B1-6225795, </span><span class="patent-bibdata-value">US6225795 B1, </span><span class="patent-bibdata-value">US6225795B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Anthony+J.+Stratakos%22">Anthony J. Stratakos</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22David+B.+Lidsky%22">David B. Lidsky</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22William+A.+Clark%22">William A. Clark</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6225795.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6225795.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6225795.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (14),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (8),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (38),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (6),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6225795&usg=AFQjCNHLnbUwBV7fxjIWiuUiEiDEiPjdkw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6225795&usg=AFQjCNG0i0on_phY3VnxBF7M_Pc_OVgqGQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6225795B1%26KC%3DB1%26FT%3DD&usg=AFQjCNG5_2Wuq2UgVNhxnnkqK3YkJ-UByQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54758913" lang="EN" load-source="patent-office">Discrete-time sampling of data for use in switching regulations</invention-title></span><br><span class="patent-number">US 6225795 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72549450" lang="EN" load-source="patent-office"> <div class="abstract">A voltage regulator with a switch to alternately couple and decouple an input terminal to an output terminal with a variable duty cycle and a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal. A sampling circuit makes measurements of an electrical characteristic of the voltage regulator at discrete moments of time, such as just before the opening and closing of the switch. A feedback circuit is coupled to the sampling circuit and the switch, and is configured to use the measurements to control the duty cycle to maintain the DC voltage substantially constant. The feedback circuit uses the switch as the resistive element in order to measure the current passing through the voltage regulator.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(8)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6225795B1/US06225795-20010501-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(19)</span></span></div><div class="patent-text"><div mxw-id="PCLM28630844" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6225795-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:</div>
      <div class="claim-text">alternately coupling and decoupling the input terminal to the output terminal with a power switch; </div>
      <div class="claim-text">filtering a current between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal; </div>
      <div class="claim-text">capturing a measurement of an electrical characteristic of the voltage regulator at a discrete moment of time with a sampling circuit; </div>
      <div class="claim-text">receiving the captured measurement with a feedback circuit coupled to the sampling circuit and the power switch; and </div>
      <div class="claim-text">using the measurement to control the power switch to maintain the DC voltage substantially constant. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6225795-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The method of claim <b>1</b>, wherein the electrical characteristic is a voltage at the output terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6225795-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The method of claim <b>2</b>, wherein capturing the measurement includes closing a first sampling switch connecting a capacitor to the output terminal, storing a charge on the capacitor, opening the first sampling switch to capture the measurement, and closing second sampling switch connecting the capacitor to the feedback circuit to provide the measurement to the feedback circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6225795-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The method of claim <b>1</b>, wherein the electrical characteristic is a current passing through the filter.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6225795-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The method of claim <b>4</b>, wherein capturing the measurement includes closing a first sampling switch connecting a first plate of a capacitor to a first terminal of the power switch, closing a second sampling switch connecting a second plate of the capacitor to a second terminal of the power switch, storing a charge on the capacitor, opening the first sampling switch and the second sampling switch to capture the measurement, and closing a third sampling switch connecting the capacitor to the feedback circuit to provide the measurement to the feedback circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6225795-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The method of claim <b>1</b>, wherein the measurement is captured just prior to the power switch closing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6225795-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The method of claim <b>1</b>, wherein the measurement is captured just prior to the power switch opening.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6225795-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The method of claim <b>1</b>, wherein a first measurement of the electrical characteristic is captured when the power switch is closed and a second measurement of the electrical characteristic is captured when the power switch is open.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6225795-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The method of claim <b>8</b>, further comprising averaging the first and second measurements, and using the average to control the power switch.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6225795-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The method of claim <b>2</b>, wherein capturing the measurement includes closing a first sampling switch connecting a capacitor to an electrical path between the input terminal and the output terminal, storing a charge on the capacitor, opening the first sampling switch to capture the measurement, and closing second sampling switch connecting the capacitor to the feedback circuit to provide the measurement to the feedback circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6225795-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The method of claim <b>10</b>, further comprising driving the power switch with switching voltage waveform, driving the sampling switches with a sampling voltage waveform, and delaying the switching voltage waveform relative to the sampling voltage waveform.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6225795-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The method of claim <b>11</b>, wherein the switching voltage waveform is delayed relative to the sampling voltage waveform by approximately the time constant delay of the sampling circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6225795-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The method of claim <b>1</b>, further comprising generates a control signal with the feedback circuit, and setting the duty cycle in response to the control signal with a pulse modulator that receives the control signal from the feedback circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6225795-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The method of claim <b>13</b>, further comprising converting the measurement into a charge with one or more switched-capacitor circuits in the feedback circuit, and generating the control signal from the charge.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6225795-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The method of claim <b>13</b>, further comprising converting the measurement into a digital signal with an analog-to-digital converter (ADC) coupled to the sampling circuit, and generating the control signal from the digital signal with a processor coupled to the ADC.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6225795-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The method of claim <b>1</b>, wherein alternately coupling and decoupling the input terminal to the output terminal includes connecting the input terminal to an intermediate terminal with a first switch and connecting the intermediate terminal to ground with a rectifier.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6225795-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The method of claim <b>16</b>, wherein the rectifier is a second switch.</div>
    </div>
    </div> <div class="claim"> <div num="18" id="US-6225795-B1-CLM-00018" class="claim">
      <div class="claim-text">18. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:</div>
      <div class="claim-text">alternately coupling and decoupling the input terminal to the output terminal with a power switch; </div>
      <div class="claim-text">filtering a current between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal; </div>
      <div class="claim-text">closing a first sampling switch connecting a capacitor to the output terminal; </div>
      <div class="claim-text">storing a charge on the capacitor; </div>
      <div class="claim-text">opening the first sampling switch to capture a measurement of a voltage at the output terminal at a discrete moment of time; </div>
      <div class="claim-text">closing a second sampling switch connecting the capacitor to the feedback circuit to provide the measurement to the feedback circuit; and </div>
      <div class="claim-text">using the measurement to control the power switch to maintain the DC voltage substantially constant. </div>
    </div>
    </div> <div class="claim"> <div num="19" id="US-6225795-B1-CLM-00019" class="claim">
      <div class="claim-text">19. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:</div>
      <div class="claim-text">alternately coupling and decoupling the input terminal to the output terminal with a power switch; </div>
      <div class="claim-text">filtering a current between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal; </div>
      <div class="claim-text">closing a first sampling switch connecting a first plate of a capacitor to a first terminal of the power switch; </div>
      <div class="claim-text">closing a second sampling switch connecting a second plate of the capacitor to a second terminal of the power switch; </div>
      <div class="claim-text">storing a charge on the capacitor; </div>
      <div class="claim-text">opening the first sampling switch and the second sampling switch to capture a measurement of a voltage across the switch which represents a current flowing through the switch; and </div>
      <div class="claim-text">using the measurement to control the power switch to maintain the DC voltage substantially constant.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54537561" lang="EN" load-source="patent-office" class="description">
    <p>This is a continuation application of U.S. application Ser. No. 08/991,394, filed Dec. 16, 1997 now U.S. Pat. No. 6,020,729.</p>
    <heading>BACKGROUND</heading> <p>The present invention relates generally to voltage regulators, and more particularly to control systems for switching voltage regulators.</p>
    <p>Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply “switching regulators”) are known to be an efficient type of DC to DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency input voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an unregulated input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, is coupled between the input voltage source and the load to filter the output of the switch and thus provide the output DC voltage. The switch is typically controlled by a pulse modulator, such as a pulse width modulator or a pulse frequency modulator, which controls the switch. A feedback circuit generates a control signal which controls the duty cycle of the pulse modulator in order to maintain the output voltage at a substantially uniform level.</p>
    <p>In traditional switching regulators, the feedback controller continuously measures the output voltage and uses this measurement to continuously generate a control signal for the pulse modulator. Such a continuous feedback controller operates using analog circuits, such as resistors, capacitors and op-amps. Unfortunately, these analog circuits are expensive and/or difficult to fabricate as integrated circuits. Specifically, special techniques are needed to fabricate resistors in semiconductor devices. In addition, these analog circuits do not easily interface with any digital circuits that may be fabricated in the same semiconductor device.</p>
    <heading>SUMMARY</heading> <p>In one aspect, the invention is directed to a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load. The voltage regulator includes a power switch to alternately couple and decouple the input terminal to the output terminal with a variable duty cycle, a filter disposed between the input terminal and the output terminal to provide a substantially DC voltage at the output terminal, a sampling circuit to make measurements of an electrical characteristic of the voltage regulator at discrete moments of time, and a feedback circuit coupled to the sampling circuit and the power switch, the feedback circuit configured to use the measurements to control the duty cycle to maintain the DC voltage substantially constant.</p>
    <p>Implementations of the invention may include the following. The electrical characteristic may be a voltage at the output terminal or a current passing through the filter. The sampling circuit may include a capacitor, a first sampling switch connecting the capacitor to the output terminal, and a second sampling switch connecting the capacitor to the feedback circuit, so that the measurement is made when the first sampling switch opens, is stored as a charge in the capacitor, and is provided to the feedback circuit when the second sampling switch closes. Alternately, the sampling circuit may include a capacitor, a first sampling switch connecting a first plate of the capacitor to a first terminal of the power switch, a second sampling switch connecting a second plate of the capacitor to a second terminal of the power switch, and a third sampling switch connecting the capacitor to the feedback circuit, so that the measurement is made when the first and second sampling switches open, is stored as a charge in the capacitor, and is provided to the feedback circuit when the third sampling switch closes. The sampling circuit may make the measurement just prior to the power switch opening and/or closing. The sampling circuit may make a first measurement of the electrical characteristic when the power switch is closed and make a second measurement of the electrical characteristic when the power switch is open. The feedback circuit may use an average of the first and second measurements to control the duty cycle. The sampling circuitry may include a capacitor, a first sampling switch connecting the capacitor to an electrical path between the input terminal and the output terminal, and a second sampling switch connecting the capacitor to the feedback circuit. The second sampling switch may be configured to close when the first sampling switch open, and the first sampling switch may be configured to open just before the power switch opens and/or closes. The power switch may be driven by a switching voltage waveform and the sampling switches may be driven by a sampling voltage waveform, and the voltage regulator may further include a timing circuit to delay the switching voltage waveform relative to the sampling voltage waveform, e.g., by approximately the time constant delay of the sampling circuit. The feedback circuit may generate a control signal, and the voltage regulator may further include a pulse modulator connected to the feedback circuit and the power switch to set the duty cycle in response to the control signal. The feedback circuit may include one or more switched-capacitor circuits coupled to the sampling circuit to convert the measurement into a charge and to generate the control signal from the charge. The sampling circuit may include an analog-to-digital converter (ADC) coupled to the sampling circuit to convert the measurement into a digital signal, and a processor coupled to the ADC to generate the control signal from the digital signal. The power switch may include a first switch connecting the input terminal to an intermediate terminal and a rectifier, such as a second switch, connecting the intermediate terminal to ground, and the output filter may be connected between the intermediate terminal and the output terminal.</p>
    <p>In another aspect, the invention is directed to a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load. The voltage regulator includes a power switch to alternately couple and decouple the input terminal to the output terminal with a variable duty cycle, a filter disposed between the switch and the output terminal to provide a substantially DC voltage at the output terminal, a sampling circuit to make a measurement of a current passing through the output filter, and a feedback circuit connected to the sampling terminal and the power switch configured to use the measurement to control the duty cycle to maintain the DC voltage at a substantially constant level. The sampling circuit includes a capacitor, a first sampling switch connecting a first plate of the capacitor to a first terminal of the power switch, a second sampling switch connecting a second plate of the capacitor to a second terminal of the power switch, and a third sampling switch connecting the capacitor to a sampling terminal.</p>
    <p>Advantages of the invention may include the following. The feedback controller of the voltage regulator uses a discrete-time data sampling system to control the pulse modulator. Such a feedback controller may be implemented using digital and/or switched-capacitor based circuitry, and may be fabricated using known processes suitable for complimentary metal oxide semiconductor (CMOS) fabrication techniques. This reduces the number of discrete (off-chip) components in the controller. The invention permits the feedback controller to be implemented using an analog-to-digital converter and a micro-processor so that the duty cycle of the switch may be controlled by a software-implemented algorithm. In addition, the use of digital designs and traditional CMOS fabrication techniques permit the voltage regulator to be constructed more cheaply. Furthermore, the discrete times at which the voltage and current are sampled may be selected to provide a high accuracy and a minimum amount of switching noise.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram of a switching regulator in accordance with the present invention.</p>
    <p>FIG. 2 is a schematic circuit diagram of one embodiment of the switching regulator of FIG. <b>1</b>.</p>
    <p>FIG. 3 is a timing diagram showing the switching voltage from the pulse modulator of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 4 is a timing diagram showing the intermediate voltage at the intermediate terminal of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 5 is a timing diagram showing the output voltage at the output terminal of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 6 is a timing diagram showing the current through the output filter of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 7 is a timing diagram showing the sampling voltage to drive the sampling circuits of the switching regulator of FIG. 2</p>
    <p>FIG. 8 is a schematic circuit diagram showing a discrete-time current-sampler from the feedback controller of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 9 is a schematic diagram showing a feedback control signal generator from the feedback controller of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIG. 10 is a timing diagram of the ramp voltage and control voltage input to the pulse modulator of the switching regulator of FIG. <b>2</b>.</p>
    <p>FIGS. 11A and 11B are schematic circuit diagrams showing alternate embodiments of the discrete-time voltage sampler.</p>
    <p>FIG. 12 is a schematic diagram of an alternate embodiment of a feedback controller.</p>
    <p>FIG. 13 is a schematic diagram of an another alternate embodiment of a feedback controller.</p>
    <p>FIG. 14 is a schematic diagram of another embodiment of the switching regulator of FIG. <b>1</b>.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>Referring to FIG. 1, a switching regulator <b>10</b> is coupled to an unregulated DC input voltage source <b>12</b>, such as a battery, by an input terminal <b>20</b>. The switching regulator <b>10</b> is also coupled to a load <b>14</b>, such as an integrated circuit, by an output terminal <b>24</b>. The switching regulator <b>10</b> serves as a DC-to-DC converter between the input terminal <b>20</b> and the output terminal <b>24</b>. The switching regulator <b>10</b> includes a switching circuit <b>16</b> which serves as a power switch for alternately coupling and decoupling the input terminal <b>20</b> to an intermediate terminal <b>22</b>. The switching circuit <b>16</b> includes a rectifier, such as a switch or diode, coupling the intermediate terminal <b>22</b> to ground. The switching regulator also includes a pulse modulator <b>18</b> for controlling the operation of the switching circuit <b>16</b>. The pulse modulator <b>18</b> causes the switching circuit <b>16</b> to generate an intermediate voltage having a rectangular waveform at the intermediate terminal <b>22</b>. Although the pulse modulator <b>18</b> and the switching circuit <b>16</b> will be illustrated and described below as a pulse width modulator, the invention is also applicable to various pulse frequency modulation schemes.</p>
    <p>The intermediate terminal <b>22</b> is coupled to the output terminal <b>24</b> by an output filter <b>26</b>. The output filter <b>26</b> converts the rectangular waveform of the intermediate voltage at the intermediate terminal <b>22</b> into a substantially DC output voltage at the output terminal <b>24</b>. Although the switching circuit <b>16</b> and the output filter <b>26</b> will be illustrated and described below for a buck converter topology, the invention is also applicable to other voltage regulator topologies, such as a boost converter or a buck-boost converter topology.</p>
    <p>The output voltage is regulated, or maintained at a substantially constant level, by a feedback circuit <b>28</b>. The feedback circuit <b>28</b> includes sampling circuitry <b>30</b> which measures the output voltage and the current passing through the output terminal <b>24</b> at discrete times during each cycle of the switching circuit <b>16</b>. The measured voltage and current are input to a feedback control signal generator <b>32</b>. The feedback control signal generator <b>32</b>, in turn, generates a control voltage on a duty cycle control line <b>34</b> to control the pulse modulator <b>18</b>. The sampling circuitry <b>30</b> and the feedback control signal generator <b>32</b> may be constructed utilizing entirely digital and switched-capacitor based components. Thus, most of the switching regulator <b>10</b>, including the switching circuit <b>16</b>, the pulse modulator <b>18</b>, and the feedback circuit <b>28</b>, may be implemented or fabricated on a single chip utilizing conventional CMOS techniques. Each of the elements in the switching regulator <b>10</b>, i.e., the switching circuit <b>16</b>, the pulse modulator <b>18</b>, the output filter <b>26</b>, the sampling circuitry <b>30</b>, and the feedback control signal generator <b>32</b>, will be discussed in greater detail below.</p>
    <p>Referring to FIG. 2, the switching circuit <b>16</b> and the output filter <b>26</b> are configured in a buck converter topology. Specifically, the switching circuit <b>16</b> includes a switch, such as a first transistor <b>40</b> having a source connected to the input terminal <b>20</b> and a drain connected to the intermediate terminal <b>22</b>, and a rectifier, such as a second transistor <b>42</b> having a source connected to ground and a drain connected to the intermediate terminal <b>22</b>. The first transistor <b>40</b> may be a P-type MOS (PMOS) device, whereas the second transistor <b>42</b> may be an N-type MOS (NMOS) device. Alternately, the second transistor <b>42</b> may be replaced or supplemented by a diode to provide rectification. Also, both transistors may be NMOS devices. The first and second transistors <b>40</b> and <b>42</b> may be driven by a switching voltage V<sub>s </sub>on switching lines <b>48</b> <i>a </i>and <b>48</b> <i>b. </i> </p>
    <p>Referring to FIG. 3, the pulse modulator generates a switching voltage V<sub>s, </sub>having a rectangular waveform. The switching voltage V<sub>s </sub>has a frequency, F<sub>s</sub>, of 1/T<sub>s </sub>and a variable duty cycle, d, which is controlled by the feedback control signal generator. The duty cycle d is percentage of each period T<sub>s </sub>that the switching voltage is on, i.e., low. The frequency F<sub>s </sub>of the switching voltage may be in the range of about ten kilohertz to several megahertz. When the switching voltage V<sub>s </sub>is low, the first transistor is closed and the second transistor is open (PMOS conduction period <b>50</b>), whereas if the switching voltage V<sub>s </sub>is high, the first transistor is open and the second transistor is closed (NMOS conduction period <b>52</b>). Thus, during the PMOS conduction period <b>50</b>, the intermediate terminal is connected to the input terminal, whereas during the NMOS conduction period <b>52</b>, the intermediate terminal is connected to ground. Although not illustrated, the switching voltages on the switching lines <b>48</b> <i>a </i>and <b>48</b> <i>b </i>may be triggered by conventional techniques so that the PMOS and NMOS conduction periods <b>50</b> and <b>52</b> are separated by a dead time to ensure that both switches are not open simultaneously.</p>
    <p>Referring to FIG. 4, the resulting intermediate voltage V<sub>x </sub>at the intermediate terminal is a rectangular waveform having a variable duty cycle d (the percentage of the cycle in which the intermediate terminal is connected to the input terminal) and a constant frequency F<sub>s</sub>.</p>
    <p>Returning to FIG. 2, the intermediate voltage V<sub>x </sub>is filtered by the output filter <b>26</b> to generate an output voltage V<sub>out </sub>at the output terminal <b>24</b>. The output filter <b>26</b> includes an inductor <b>44</b> connected between the intermediate terminal <b>22</b> and the output terminal <b>24</b> and a capacitor <b>46</b> connected in parallel with the load <b>14</b>. During the PMOS conduction period, the voltage source <b>12</b> supplies energy to the load <b>14</b> and the inductor <b>44</b> via the first transistor <b>40</b>. On the other hand, during the NMOS conduction period, the energy is supplied by the inductor <b>44</b>. The resulting output voltage V<sub>out </sub>is a substantially DC voltage. The average voltage V<sub>O </sub>of the output voltage V<sub>out </sub>is given by the product of the input voltage V<sub>in </sub>and the duty cycle d, i.e., V<sub>o </sub>=d×V<sub>in</sub>. The average output current I<sub>o </sub>passing through the output terminal <b>24</b> is given by the average voltage V<sub>o </sub>divided by the effective resistance R<sub>o </sub>of the load, i.e., I<sub>o</sub>=V<sub>o</sub>/R<sub>o</sub>.</p>
    <p>Unfortunately, the actual output voltage V<sub>out </sub>is not exactly equal to the average voltage V<sub>o</sub>. Referring to FIG. 6, the output voltage V<sub>out </sub>will include a ripple ΔV which is given by the following equation: <maths> <math overflow="scroll"> <mrow> <mrow> <mi>Δ</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>V</mi> </mrow> <mo>≈</mo> <mfrac> <mrow> <msub> <mi>V</mi> <mn>0</mn> </msub> <mo>·</mo> <mrow> <mo>(</mo> <mrow> <mn>1</mn> <mo>-</mo> <mi>d</mi> </mrow> <mo>)</mo> </mrow> </mrow> <mrow> <mn>8</mn> <mo>·</mo> <msub> <mi>L</mi> <mi>f</mi> </msub> <mo>·</mo> <msub> <mi>C</mi> <mi>f</mi> </msub> <mo>·</mo> <msubsup> <mi>f</mi> <mi>s</mi> <mn>2</mn> </msubsup> </mrow> </mfrac> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00001.png"> <img id="EMI-M00001" file="US06225795-20010501-M00001.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00001.png" class="patent-full-image" alt="Figure US06225795-20010501-M00001"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00001" attachment-type="nb" file="US06225795-20010501-M00001.NB"> </attachment> </attachments> </maths> </p>
    <p>where d is the duty ratio, L<sub>f </sub>is the inductance of the inductor <b>44</b>, C<sub>f </sub>is the capacitance of the capacitor <b>46</b>, and f<sub>s </sub>is the switching frequency.</p>
    <p>Similarly, the actual output current I<sub>out </sub>is not exactly equal to the average current I<sub>o</sub>. Referring to FIG. 6, the output current I<sub>out </sub>will be a triangular waveform with a period T<sub>s </sub>and a peak-to-peak ripple ΔI which has its maximum and minimum peaks equidistant from the average load current I<sub>O</sub>. The peak-to-peak ripple ΔI is given by the following equation: <maths> <math overflow="scroll"> <mrow> <mrow> <mi>Δ</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>I</mi> </mrow> <mo>=</mo> <mfrac> <mrow> <msub> <mi>V</mi> <mn>0</mn> </msub> <mo>·</mo> <mrow> <mo>(</mo> <mrow> <mn>1</mn> <mo>-</mo> <mi>d</mi> </mrow> <mo>)</mo> </mrow> </mrow> <mrow> <msub> <mi>L</mi> <mi>f</mi> </msub> <mo>·</mo> <msub> <mi>f</mi> <mi>s</mi> </msub> </mrow> </mfrac> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00002.png"> <img id="EMI-M00002" file="US06225795-20010501-M00002.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00002.png" class="patent-full-image" alt="Figure US06225795-20010501-M00002"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00002" attachment-type="nb" file="US06225795-20010501-M00002.NB"> </attachment> </attachments> </maths> </p>
    <p>where d is the duty cycle, L<sub>f </sub>is the inductance of the inductor <b>44</b>, and f<sub>s </sub>is the switching frequency.</p>
    <p>As previously discussed, the switching regulator includes sampling circuitry to measure the output voltage V<sub>out </sub>and the output current I<sub>out</sub>. The sampling circuitry measures the output voltage at one or more discrete times during each cycle of the switching circuit. The sampling circuitry also measures the output current at one or more discrete times during each cycle of the switching circuit. However, since the output current cannot be measured directly, the sampling circuitry may actually measure a voltage difference which is representative of output current. Nevertheless, some of the description which follows is phrased as if the current were measured directly.</p>
    <p>The feedback control signal generator uses the measured voltages and currents to determine the average output voltage V<sub>o </sub>and average output current I<sub>o</sub>. The average output voltage V<sub>O </sub>and average output current I<sub>o </sub>are used to control the duty cycle of the power switch. It should be noted that the feedback circuit may use the voltage and current measurements to control the power switch without the intermediate step of determining the average values. Some of the description which follows is phrased as if the average values are calculated and provided as separate signals, although, as noted, this is not necessarily the case.</p>
    <p>Referring to FIGS. 4, <b>5</b> and <b>6</b>, the maximum output current I<sub>out </sub>is reached at the end of the PMOS conduction period <b>50</b> and the minimum output current I<sub>out </sub>is reached at the end of the NMOS conduction period <b>52</b>. In addition, the output voltage V<sub>out </sub>passes through its average value at the end of the PMOS and NMOS conduction periods <b>50</b> and <b>52</b>. Therefore, in order to estimate the average output voltage V<sub>o</sub>, a firt voltage measurement V<sub>1 </sub>is made at the end of the PMOS conduction prriod <b>50</b>, a second voltage measurement V<sub>2 </sub>of the output voltage is made at the end of the NMOS conduction period <b>52</b>, and the two measurements are averaged. Similarly, to estimate the average output current I<sub>o</sub>, a first representative measurement V<sub>11 </sub>of the current I<sub>1 </sub>is made at the end of the PMOS conduction period <b>50</b>, a second current measurement V,<sub>12 </sub>representative of the current I<sub>2 </sub>is made at the end of the NMOS conduction period <b>52</b>, and the two measurements are averaged. Because switching noise occurs when the transistors are switched on or off, if the measurements are made just before the switching voltage V<sub>s </sub>changes, there is a minimum amount of switching noise in the average current and voltage.</p>
    <p>Returning to FIG. 2, a significantly simplified voltage sampler is shown. Current sampling is not shown explicitly in FIG. 2; it will be explained with reference to FIG. <b>8</b>. The sampling circuitry <b>30</b> includes two voltage sampling capacitors <b>60</b> <i>a </i>and <b>60</b> <i>b </i>that are connected to the output terminal <b>24</b> by two voltage sampling switches <b>62</b> <i>a </i>and <b>62</b> <i>b, </i>respectively. The voltage sampling capacitors <b>60</b> <i>a </i>and <b>60</b> <i>b </i>may be connected by additional sampling switches <b>64</b> <i>a </i>and <b>64</b> <i>b </i>to the feedback control signal generator <b>32</b> via voltage sampling terminals <b>58</b> <i>a </i>and <b>58</b> <i>b. </i>The sampling switches may be configured so that switches <b>64</b> <i>a </i>and <b>62</b> <i>b </i>are closed when switches <b>62</b> <i>a </i>and <b>62</b> <i>b </i>are open, and vice-versa While switch <b>62</b> <i>a </i>is closed and switch <b>64</b> <i>a </i>is open, current flows from the output terminal <b>24</b> into voltage sampling capacitor <b>60</b> <i>a. </i>However, when switch <b>62</b> <i>a </i>is opened and switch <b>64</b> <i>b </i>is closed, the output voltage stored in voltage sampling capacitor <b>60</b> <i>a </i>in the form of a charge is transferred onto voltage sampling terminal <b>58</b> <i>a </i>to provide the first voltage measurement V<sub>1</sub>. Similarly, while switch <b>62</b> <i>b </i>is closed and switch <b>64</b> <i>b </i>is open, current flows into voltage sampling capacitor <b>60</b> <i>b, </i>but when switch <b>62</b> <i>b </i>is opened and switch <b>64</b> <i>b </i>is closed, the output voltage stored in voltage sampling capacitor <b>60</b> <i>b </i>is transferred onto voltage sampling terminal <b>58</b> <i>b </i>to provide the second voltage measurement V<sub>2</sub>. Sampling switches <b>62</b> <i>a, </i> <b>62</b> <i>b, </i> <b>64</b> <i>a </i>and <b>64</b> <i>b </i>are driven by a sampling voltage V<sub>sample </sub>on sampling control lines <b>66</b> <i>a </i>and <b>66</b> <i>b. </i> </p>
    <p>Referring to FIG. 7, the sampling voltage waveform V<sub>sample </sub>switches between high and low states just before the end of the PMOS conduction cycle and the NMOS conduction cycle. Although not shown explicitly, the sampling voltage on control lines <b>66</b> <i>a </i>and <b>66</b> <i>b </i>may be offset so that switches <b>62</b> <i>a, </i> <b>62</b> <i>b </i>and <b>64</b> <i>a, </i> <b>64</b> <i>b </i>are not open simultaneously.</p>
    <p>Returning to FIG. 2, the switching lines <b>48</b> <i>a </i>and <b>48</b> <i>b </i>and the sampling control lines <b>66</b> <i>a </i>and <b>66</b> <i>b </i>may be connected to a timing circuit <b>68</b>. The timing circuit <b>68</b> delays the switching voltage waveform V<sub>s </sub>relative to the sampling voltage waveform V<sub>sample </sub>to ensure that sampling occurs just before the transistors <b>40</b> and <b>42</b> flip in order to minimize noise. Thus, voltage sampling terminal <b>58</b> <i>a </i>provides the first voltage V<sub>1 </sub>measured at the end of the PMOS conduction period, and voltage sampling terminal <b>58</b> <i>b </i>provides the second voltage V<sub>2 </sub>measured at the end of the NMOS conduction period. The sampling voltage waveform V<sub>sample </sub>may be offset from the switching voltage waveform V<sub>s </sub>by a delay T<sub>D </sub>which is approximately equal to the time constant delay of the sampling circuit, i.e., about the time required by the sampling circuitry <b>30</b> to take the voltage and current measurements. The delay T<sub>D </sub>may be on the order of several nanoseconds. Preferably, the delay T<sub>D </sub>is larger than the time required to sample voltage and current.</p>
    <p>As previously mentioned, sampling circuitry <b>30</b> also measures the output current I<sub>out </sub>at the end of the PMOS conduction period and the end of the NMOS conduction period. The current passing through the output terminal <b>24</b> is equal to the inductor current I<sub>LF </sub>passing through the inductor <b>44</b>. However, the inductor current I<sub>LF </sub>cannot be measured directly; it must be inferred from a voltage measurement taken across a resistive element through which the current passes.</p>
    <p>The sampling circuitry <b>30</b> includes a current sampler, one implementation of which is shown in FIG. <b>8</b>. In this implementation, the current sampler uses the first and second transistors <b>40</b> and <b>42</b> as the resistive elements for the measurement of the inductor or output current. For each transistor <b>40</b> and <b>42</b>, the sampling circuitry includes four current sampling switches <b>70</b>, <b>72</b>, <b>74</b> and <b>76</b>, and a current sampling capacitor <b>78</b>. The top plate of the current sampling capacitor <b>78</b> is connected to the source of the transistor (i.e., the input terminal <b>24</b> for the first transistor <b>40</b> and ground for the second transistor <b>42</b>) by the first current sampling switch <b>70</b>. Similarly, the bottom plate of the current sampling capacitor <b>78</b> is connected to the drain of the transistor (i.e., the intermediate terminal <b>22</b> for both the first and second transistors <b>40</b> and <b>42</b>) by the second current sampling switch <b>72</b>. The top plate of the current sampling capacitor <b>78</b> is coupled to a current sampling terminal <b>80</b> by the third current sampling switch <b>74</b>, and the bottom plate of the current sampling capacitor <b>78</b> is connected to a reference voltage V<sub>REF </sub>by the fourth current sampling switch <b>76</b>. The first and second switches <b>70</b> and <b>72</b> open simultaneously at the end of the conductive period of the transistor to which they are attached or connected, whereas the third and fourth switches <b>74</b> and <b>76</b> close when the first and second switches <b>70</b> and <b>72</b> open. The control signals to activate the switches <b>70</b>, <b>72</b>, <b>74</b> and <b>76</b> may be generated on timing lines <b>82</b> <i>a </i>and <b>82</b> <i>b </i>by the timing circuit <b>68</b> in a manner similar to the control signals for the sampling switches. Thus, at the end of the conduction period to which the current sampler is connected, a voltage representing the inductor current is supplied to the current sampling terminal <b>80</b>. Two current sampling circuits provide the voltage measurements V<sub>11 </sub>and V<sub>12 </sub>which are representative of the currents I<sub>1 </sub>and I<sub>2 </sub>respectively.</p>
    <p>The voltage and current measurements may be made at a variety of discrete times. For example, a single current measurement could be made at the middle of the NMOS conduction period. However, by sampling the voltage and current just prior to the end of the conduction periods of the first transistor <b>40</b> and the second transistor <b>42</b>, the sampled signals provide the best estimate for the average values of the inductor current and capacitor voltage and are taken when the switching noise is at a minimum.</p>
    <p>Referring to FIG. 9, the sampled data V<sub>1</sub>, V<sub>2</sub>, V<sub>11</sub>, and V<sub>12 </sub>on sampling terminals <b>58</b> <i>a, </i> <b>58</b> <i>b, </i> <b>80</b> <i>a, </i>and <b>80</b> <i>b </i>are supplied to the feedback control signal generator <b>32</b>. The feedback control signal generator uses these signals to generate a control voltage V<sub>control </sub>on the duty cycle control line <b>34</b>. This control voltage is used by the pulse generator <b>18</b> to modulate the duty cycle of the switching circuit <b>16</b> to maintain the average voltage V<sub>o </sub>at the output terminal at a substantially constant level. V<sub>o </sub>andand <b>172</b> <i>a. </i> </p>
    <p>The feedback control signal generator can determine V<sub>control </sub>according to various algorithms. For example, sampling terminals <b>58</b> <i>a, </i> <b>58</b> <i>b </i>and <b>80</b> <i>a, </i> <b>80</b> <i>b </i>may be connected to switch capacitor circuits <b>170</b> <i>a </i>and <b>170</b> <i>b, </i>respectively, to effectively combine and average the sampled voltages V<sub>1</sub>, V<sub>2 </sub>and V<sub>11</sub>, V<sub>12 </sub>to generate the average values V<sub>o </sub>and V<sub>10</sub>, respectively. The averaged value V<sub>10 </sub>is scaled by a constant K<sub>1 </sub>by amplifier <b>172</b> <i>b </i>respectively. The averaged voltage V<sub>o </sub>is compared to a reference voltage V<sub>ref </sub>by a first summing circuit <b>174</b>. The difference between the averaged voltage V<sub>o </sub>and the reference voltage V<sub>ref </sub>is is scaled by a constant K<sub>v </sub>by amplifier <b>172</b> <i>a. </i>In addition, the difference between the averaged voltage V<sub>o </sub>and the reference voltage V<sub>ref </sub>is integrated by an integrator <b>176</b> to generate an integrated voltage V<sub>int</sub>. Finally, the three inputs K<sub>v</sub>V<sub>o</sub>, K<sub>I</sub>I<sub>O </sub>and V<sub>int </sub>are combined by a second summing circuit <b>178</b> to generate the control signal V<sub>control</sub>.</p>
    <p>Returning to FIG. 2, a significantly simplified pulse modulator <b>18</b> is shown. The pulse modulator <b>18</b> converts the control voltage V<sub>control </sub>on the duty cycle control line <b>34</b> into a timing voltage waveform on a timing line <b>104</b>. The pulse modulator <b>18</b> includes a ramp generator <b>100</b> and a comparator <b>102</b>. Referring to FIG. 10, the output of the ramp generator is a saw tooth wave having a frequency of 1/T<sub>s</sub>, a minimal voltage of V<sub>m </sub>and a maximum voltage of V<sub>max</sub>. The comparator compares the control voltage V<sub>control </sub>to the ramp voltage V<sub>ramp </sub>and outputs a high voltage on the timing line if V<sub>control </sub>is greater than V<sub>ramp</sub>, and a low voltage on the timing line if V<sub>control </sub>is less than V<sub>ramp</sub>. Returning to FIG. 2, the timing voltage waveform on the timing line <b>104</b> is sent to the timing circuit <b>68</b>. The timing circuit <b>68</b> may output the timing voltage waveform sampling voltage V<sub>sample </sub>on the sampling control lines <b>66</b> <i>a </i>and <b>66</b> <i>b. </i>The timing circuit <b>68</b> may generate a switching voltage V<sub>s </sub>on the switching lines <b>48</b> <i>a </i>and <b>48</b> <i>b </i>which is offset from the sampling voltage waveform V<sub>sample </sub>by a small delay T<sub>D. </sub>Thus, the sampling switches (e.g., switches <b>62</b> <i>a, </i> <b>62</b> <i>b, </i> <b>64</b> <i>a </i>and <b>64</b> <i>b</i>) are triggered slightly before the transistors <b>40</b> and <b>42</b> in the switching circuit <b>16</b>.</p>
    <p>If V<sub>control </sub>increases, the duty cycle D of switching voltage V<sub>s </sub>decreases. On the other hand, if control voltage V<sub>control </sub>decreases, duty cycle D increases. Therefore, the feedback circuit <b>28</b> is able to measure the output voltage V<sub>out </sub>and inductor current I<sub>LF </sub>at discrete times, use this data to calculate the average voltage V<sub>O </sub>and the average current I<sub>O</sub>, and use the average current and voltage to modulate the duty cycle of switching voltage V<sub>s </sub>to ensure that the output voltage remains substantially constant. Since all of the components of the feedback controller may be designed using switches and capacitors, most of the switching regulator may be fabricated utilizing conventional CMOS techniques. In addition, because the voltage and current are sampled at discrete times, the system is more compatible with conventional digital designs such as digital timing circuits.</p>
    <p>Referring to FIG. 11A, in another embodiment, a voltage sampling capacitor <b>60</b>′ is connected to a reference voltage V<sub>REF </sub>rather than to ground. This reduces the amount of charge stored on the capacitor.</p>
    <p>Referring to FIG. 11B, in another embodiment, sampling circuitry <b>30</b>″ is constructed with a bottom plate sampling topology. The bottom plate of a voltage sampling capacitor 60″ is connected to the output terminal <b>24</b> by a first sampling switch <b>112</b> and to a reference voltage V<sub>ref </sub>by a second sampling switch <b>114</b>. The top plate of the voltage sampling capacitor <b>60</b>″ is connected to the same reference voltage V<sub>ref </sub>by a third sampling switch <b>116</b> and to a voltage sampling terminal <b>58</b>″ by a fourth sampling switch <b>118</b>. The first switch <b>112</b> and the third switch <b>116</b> are closed during the conduction period before the voltage measurement, whereas the second switch <b>114</b> and the fourth switch <b>118</b> are open during the conduction period before the voltage measurement. Bottom plate sampling reduces the sampling error caused by parasitic capacitance and charge injection from the switches.</p>
    <p>One possible implementation of the feedback circuitry <b>28</b>′, including sampling circuitry and a feedback control signal generator, is shown in FIG. <b>12</b>. The feedback circuitry <b>28</b>′ includes voltage sampling cells <b>130</b> to measure the output voltages V<sub>out</sub>, current sampling cells <b>132</b> to measure a voltage V<sub>Ds </sub>which represents the current passing through the inductor, and an integrator <b>134</b> which is associated with voltage sampling cells <b>136</b> to generate an integral of the difference between the difference between the measured and desired output voltage. The voltages from the voltage sampling cells <b>130</b>, the current sampling cells <b>132</b>, the integrator <b>134</b>, and a ramp generator <b>138</b>, are combined by a main summing amplifier <b>140</b>. The output of the main summing amplifier <b>140</b> is sent to a comparator <b>142</b> which generates the sampling voltage. The elements in the feedback circuitry are driven by a timing signal generator <b>144</b> which generators the following signals: nmos_on/phi_nmos is high when the NMOS transistor is on; pmos_on/phi_pmos is high when the PMOS transistor is on; not_pmos_on is high when the PMOS transistor is off; nmos_even is high every other time the NMOS transistor is on; and nmos_odd is high every other time the NMOS transistor is on, but is in quadrature with the nmos_even signal. All of these signals switch low just before the gate drive buffers for their respective transistors begin switching. The voltage sampling cells include two sample cells for measuring the voltage at the end of the NMOS conduction period. One sampling cell is connected to the main summing amplifier while the other sampling cell is sampling. Thus, the main summing amplifier can use the NMOS sample take in the previous period to calculate the duty cycle to be used in the current period. Although the switchs are illustrated as JFET transisitors, they may be implemented as NMOS and PMOS transistors.</p>
    <p>In brief, the feedback circuitry <b>28</b>′ calculates the duty cycle according to the following equation: <maths> <math overflow="scroll"> <mrow> <mi>DutyCycle</mi> <mo>=</mo> <mrow> <mfrac> <mi>f</mi> <mrow> <mn>2</mn> <mo></mo> <msub> <mi>I</mi> <mi>PWM</mi> </msub> </mrow> </mfrac> <mo></mo> <mrow> <mo>(</mo> <mrow> <mrow> <msub> <mi>C</mi> <mi>V</mi> </msub> <mo></mo> <mrow> <mo>(</mo> <mrow> <msubsup> <mi>V</mi> <mi>ERROR</mi> <mi>PMOS</mi> </msubsup> <mo>+</mo> <msubsup> <mi>V</mi> <mi>ERROR</mi> <mi>NMOS</mi> </msubsup> </mrow> <mo>)</mo> </mrow> </mrow> <mo>+</mo> <mrow> <mo>(</mo> <mrow> <mrow> <msub> <mi>C</mi> <mi>PMOS</mi> </msub> <mo></mo> <msubsup> <mi>V</mi> <mi>DS</mi> <mi>PMOS</mi> </msubsup> </mrow> <mo>+</mo> <mrow> <msub> <mi>C</mi> <mi>NMOS</mi> </msub> <mo></mo> <msubsup> <mi>V</mi> <mi>DS</mi> <mi>NMOS</mi> </msubsup> </mrow> </mrow> <mo>)</mo> </mrow> <mo>+</mo> <mrow> <msub> <mi>C</mi> <mi>I</mi> </msub> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mfrac> <msub> <mi>C</mi> <mi>S</mi> </msub> <msub> <mi>C</mi> <mi>F</mi> </msub> </mfrac> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <munderover> <mrow> <mo>∑</mo> <mstyle> <mtext> </mtext> </mstyle> </mrow> <mn>0</mn> <mi>N</mi> </munderover> <mo></mo> <mrow> <mo>(</mo> <mrow> <msubsup> <mi>V</mi> <mi>ERROR</mi> <mi>PMOS</mi> </msubsup> <mo>+</mo> <msubsup> <mi>V</mi> <mi>ERROR</mi> <mi>NMOS</mi> </msubsup> </mrow> <mo>)</mo> </mrow> </mrow> </mrow> <mo>)</mo> </mrow> </mrow> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00003.png"> <img id="EMI-M00003" file="US06225795-20010501-M00003.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6225795B1/US06225795-20010501-M00003.png" class="patent-full-image" alt="Figure US06225795-20010501-M00003"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00003" attachment-type="nb" file="US06225795-20010501-M00003.NB"> </attachment> </attachments> </maths> </p>
    <p>where f is the sampling frequency, I<sub>PWM </sub>is the current from each side of the ramp generator, CV is the capacitance of the voltage sampling capacitor (e.g., 2.8 pF), C<sub>PMOS </sub>is the capacitance of the current sampling capacitor for the PMOS transistor (e.g., 4 pF), C<sub>NMOS </sub>is the capacitance of the current sampling capacitor for the NMOS transistor (e.g., 8 pF), C<sub>I </sub>is the capacitance of the output sampling capacitor in the integrator (e.g., 0.8 pF), C<sub>s </sub>is the capacitance of the sampling capacitor (e.g., 1 pF), C<sub>F </sub>is the capacitance of the integrating capacitor (e.g., 3.5 pF), V<sub>DS</sub> <sup>PMOS </sup>is the voltage measurement which is representative of the output current during the PMOS conduction period, V<sub>ERROR</sub> <sup>PMOS </sup>is the output voltage measurement during the PMOS conduction period, V<sub>ERROR</sub> <sup>NMOS </sup>is the output voltage measurement during the NMOS conduction period, and V<sub>DS</sub> <sup>NMOS </sup>is the voltage measurement which is representative of the output current during the NMOS conduction period.</p>
    <p>Referring to FIG. 13, in another embodiment, the analog components of the feedback control signal generator <b>32</b> are replaced with a microprocessor <b>120</b>. Specifically, sampling terminals <b>58</b> <i>a, </i> <b>58</b> <i>b, </i> <b>80</b> <i>a </i>and <b>80</b> <i>b </i>are each connected to an analog-to-digital converter (ADC) <b>122</b> to convert the sampled voltage or current into a digital signal which is sent to the microprocessor <b>120</b>. The microprocessor <b>120</b> may be a combination of hardware, software, and firmware. The microprocessor <b>120</b> calculates a duty cycle signal which is converted by a digital-to-analog converter (DAC) <b>124</b> into a control voltage V<sub>control. </sub>The microprocessor <b>120</b> may be programmed to calculate the average voltage V<sub>0 </sub>and the average current V<sub>10 </sub>from the sampled measurements V<sub>1</sub>, V<sub>2</sub>, V<sub>11 </sub>and V<sub>12</sub>. Then, the microprocessor <b>120</b> may calculate a new control voltage from the average voltage V<sub>0 </sub>and average current V<sub>10</sub>. For example, the microprocessor may store a control voltage used from the previous cycle, V<sub>old</sub>, and calculate a new control voltage V<sub>new </sub>according to a preset equation.</p>
    <p>Referring to FIG. 14, in another embodiment, the signal control generator and pulse modulator functions are combined and implemented directly by the microprocessor <b>120</b>′. The microprocessor <b>120</b>′ is connected directly to switching line <b>48</b>. The microprocessor may be configured to calculate a duty cycle from the average voltage V<sub>O </sub>and average current I<sub>O</sub>.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4357572">US4357572</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 1981</td><td class="patent-data-table-td patent-date-value">Nov 2, 1982</td><td class="patent-data-table-td ">Bell Telephone Laboratories, Incorporated</td><td class="patent-data-table-td ">Current flare out limit control for PWM converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4580089">US4580089</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 1984</td><td class="patent-data-table-td patent-date-value">Apr 1, 1986</td><td class="patent-data-table-td ">Ant Nachrichtentechnik Gmbh</td><td class="patent-data-table-td ">Switching voltage regulator including a device for detecting the average value of the output voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422562">US5422562</a></td><td class="patent-data-table-td patent-date-value">Jan 19, 1994</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Unitrode Corporation</td><td class="patent-data-table-td ">Switching regulator with improved Dynamic response</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5514947">US5514947</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Phase lead compensation circuit for an integrated switching regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523676">US5523676</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">Delco Electronics Corp.</td><td class="patent-data-table-td ">Sample and hold method and apparatus for sensing inductive load current</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5552694">US5552694</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 1, 1995</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Power supply with improved efficiency, transmitter comprising such a power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5578916">US5578916</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 1994</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Thomson Consumer Electronics, Inc.</td><td class="patent-data-table-td ">Dual voltage voltage regulator with foldback current limiting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5646513">US5646513</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 1995</td><td class="patent-data-table-td patent-date-value">Jul 8, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dynamic loop compensator for continuous mode power converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5675240">US5675240</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1995</td><td class="patent-data-table-td patent-date-value">Oct 7, 1997</td><td class="patent-data-table-td ">Mitsubishi Electric Semiconductor Software Corporation</td><td class="patent-data-table-td ">All digital switching regulator for use in power supplies, battery chargers, and DC motor control circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5677619">US5677619</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1996</td><td class="patent-data-table-td patent-date-value">Oct 14, 1997</td><td class="patent-data-table-td ">Maxim Integrated Products, Inc.</td><td class="patent-data-table-td ">Method and apparatus for multiple output regulation in a step-down switching regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5751140">US5751140</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 1997</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Space Systems/Loreal, Inc.</td><td class="patent-data-table-td ">Voltage converter with battery discharge protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6020729">US6020729</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td patent-date-value">Feb 1, 2000</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Discrete-time sampling of data for use in switching regulators</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0547916A2?cl=en">EP0547916A2</a></td><td class="patent-data-table-td patent-date-value">Dec 18, 1992</td><td class="patent-data-table-td patent-date-value">Jun 23, 1993</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">A voltage regulator control circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1995031033A1?cl=en">WO1995031033A1</a></td><td class="patent-data-table-td patent-date-value">May 4, 1995</td><td class="patent-data-table-td patent-date-value">Nov 16, 1995</td><td class="patent-data-table-td ">Fabrizio Montauti</td><td class="patent-data-table-td ">Dc/dc converter comprising a high-insulation charge-transfer feedback network</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kassakian et al., "<a href='http://scholar.google.com/scholar?q="DC%2FDC+Converters"'>DC/DC Converters</a>", Principles of Power ELectronics, Addison-Wesley Publishing Co., Sec. 2.3, 20-23, 1991.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kassakian et al., "<a href='http://scholar.google.com/scholar?q="Discrete-Time+or+Sampled-Data+Models%2C+"'>Discrete-Time or Sampled-Data Models, </a>" Principles of Power Electronics, Addison-Wesley Publishing Co., Sec. 12.5, 313-315, 1991.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kassakian et al., "<a href='http://scholar.google.com/scholar?q="Dynamics+and+Control%3A+An+Overview"'>Dynamics and Control: An Overview</a>", Principles of Power Electronics, Addison-Wesley Publishing Co., Chapter 11, 253-298, 1991.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kassakian et al., "<a href='http://scholar.google.com/scholar?q="Feedback+Control+Design"'>Feedback Control Design</a>", Principles of Power Electronics, Addison-Wesley Publishing Co., Chapter 14. 365-402, 1991.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kassakian et al., "<a href='http://scholar.google.com/scholar?q="High-Frequency+Switching+dc%2Fdc+Converters"'>High-Frequency Switching dc/dc Converters</a>", Principles of Power Electonics, Addison-Wesley Publishing Co., Chapter 6, 103-137, 1991.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lloyd Dixon, "<a href='http://scholar.google.com/scholar?q="Average+Current+Mode+Control+of+Switching+Power+Supplies"'>Average Current Mode Control of Switching Power Supplies</a>", Unitrode Switching Regulated Power Supply Design Seminar Manual, Unitrode Corporation. C1-1 to C1-14, 1991.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Llyod Dixon, "<a href='http://scholar.google.com/scholar?q="Switching+Power+Supply+Topology+Review"'>Switching Power Supply Topology Review</a>", Unitrode Switching Regulated Power supply Design Seminar Manual. Unitrode Corp. P1-1 to PP. 1-11, 1991.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Severns et al., Modern DC-to-DC Switchmode Power Converter Circuits, Van Nostrand Reinhold Co., NY 11-1977 (no date).</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6445169">US6445169</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 11, 2001</td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lag compensating controller having an improved transient response</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6559684">US6559684</a></td><td class="patent-data-table-td patent-date-value">May 8, 2002</td><td class="patent-data-table-td patent-date-value">May 6, 2003</td><td class="patent-data-table-td ">Primarion, Inc.</td><td class="patent-data-table-td ">System and method for current sensing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6563294">US6563294</a></td><td class="patent-data-table-td patent-date-value">Apr 1, 2002</td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td ">Primarion, Inc.</td><td class="patent-data-table-td ">System and method for highly phased power regulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710441">US6710441</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2001</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Isothermal Research Systems, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6737301">US6737301</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2001</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Isothermal Systems Research, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6867571">US6867571</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2003</td><td class="patent-data-table-td patent-date-value">Mar 15, 2005</td><td class="patent-data-table-td ">Stmicroelectronics S.A.</td><td class="patent-data-table-td ">Device and method for controlling a switching power supply and corresponding switching power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6922041">US6922041</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 28, 2003</td><td class="patent-data-table-td patent-date-value">Jul 26, 2005</td><td class="patent-data-table-td ">Sipex Corporation</td><td class="patent-data-table-td ">Apparatus for and method of adjusting a switching regulator output for a circuit having a pre-charge voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7007176">US7007176</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2002</td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td ">Primarion, Inc.</td><td class="patent-data-table-td ">System and method for highly phased power regulation using adaptive compensation control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7015682">US7015682</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 2003</td><td class="patent-data-table-td patent-date-value">Mar 21, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Control of a power factor corrected switching power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7019337">US7019337</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2003</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">Isothermal Systems Research, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7271623">US7271623</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2004</td><td class="patent-data-table-td patent-date-value">Sep 18, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Low-power receiver equalization in a clocked sense amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7274242">US7274242</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td patent-date-value">Sep 25, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Pass transistors with minimized capacitive loading</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7449869">US7449869</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2004</td><td class="patent-data-table-td patent-date-value">Nov 11, 2008</td><td class="patent-data-table-td ">Artesyn Technologies, Inc.</td><td class="patent-data-table-td ">Digital current mode controller with low frequency current sampling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7456618">US7456618</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Chil Semiconductor, Inc.</td><td class="patent-data-table-td ">Digital controller for a voltage regulator module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7489117">US7489117</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">Feb 10, 2009</td><td class="patent-data-table-td ">Chil Semiconductor Corporation</td><td class="patent-data-table-td ">Dynamic conversion circuit for a voltage regulator module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7535209">US7535209</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2005</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">St-Ericsson Sa</td><td class="patent-data-table-td ">Management of regulator-induced switching noise for sampled systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7592789">US7592789</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2006</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Chil Semiconductor Corporation</td><td class="patent-data-table-td ">Power supply and related circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7595686">US7595686</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 9, 2002</td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">The Regents Of The University Of Colorado</td><td class="patent-data-table-td ">Digital controller for high-frequency switching power supplies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7609040">US7609040</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 2007</td><td class="patent-data-table-td patent-date-value">Oct 27, 2009</td><td class="patent-data-table-td ">Chil Semiconductor Corporation</td><td class="patent-data-table-td ">Power supply and related circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7639736">US7639736</a></td><td class="patent-data-table-td patent-date-value">Sep 10, 2004</td><td class="patent-data-table-td patent-date-value">Dec 29, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Adaptive receive-side equalization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7728568">US7728568</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2006</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Chil Semiconductor Inc.</td><td class="patent-data-table-td ">Power supply circuit and switch drivers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7812583">US7812583</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 8, 2009</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">St-Ericsson Sa</td><td class="patent-data-table-td ">Management of regulator-induced switching noise for sampled systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8085024">US8085024</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Exar Corporation</td><td class="patent-data-table-td ">Self-tuning digital current estimator for low-power switching converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8106516">US8106516</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8145175">US8145175</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 2008</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Sampling filter apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8228051">US8228051</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 2, 2007</td><td class="patent-data-table-td patent-date-value">Jul 24, 2012</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Switched mode power supply with frequency modulation control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8344709">US8344709</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2009</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Intelligent switching controller and power conversion circuits and methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8629669">US8629669</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8665940">US8665940</a></td><td class="patent-data-table-td patent-date-value">May 30, 2012</td><td class="patent-data-table-td patent-date-value">Mar 4, 2014</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Adaptive equalization using correlation of edge samples with data patterns</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8705606">US8705606</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Methods and circuits for adaptive equalization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710664">US8710664</a></td><td class="patent-data-table-td patent-date-value">Jan 30, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8749208">US8749208</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2012</td><td class="patent-data-table-td patent-date-value">Jun 10, 2014</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Intelligent switching controller and power conversion circuits and methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8779744">US8779744</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback with enhanced stability in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100090671">US20100090671</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2009</td><td class="patent-data-table-td patent-date-value">Apr 15, 2010</td><td class="patent-data-table-td ">Wanfeng Zhang</td><td class="patent-data-table-td ">Intelligent Switching Controller and Power Conversion Circuits and Methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100201424">US20100201424</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 2008</td><td class="patent-data-table-td patent-date-value">Aug 12, 2010</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Sampling filter apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120081089">US20120081089</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td patent-date-value">Apr 5, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Power supply circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120146611">US20120146611</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 2010</td><td class="patent-data-table-td patent-date-value">Jun 14, 2012</td><td class="patent-data-table-td ">Dialog Semiconductor Gmbh</td><td class="patent-data-table-td ">Circuit to improve stability of boost-mode converters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1372252A1?cl=en">EP1372252A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 2003</td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td ">STMicroelectronics</td><td class="patent-data-table-td ">Device and method for controlling a switching power source and switching power source provided with said device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S283000">323/283</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S284000">323/284</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003156000">H02M3/156</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003155000">H02M3/155</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=e5tUBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/156">H02M3/156</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H02M3/156</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 1, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120820</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 7, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1, 2, 4, 13 AND 15-17 IS CONFIRMED. NEW CLAIMS 20-164 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 3, 5-12, 14 AND 18-19 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 3, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td ">DC</td><td class="patent-data-table-td ">Disclaimer filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040729</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 1, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0c3Jd1p3LjAiwwzxNC2ZpUWnvM7g\u0026id=e5tUBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3XNvDHLGlqoQQrRZnqhpvq-CAlaQ\u0026id=e5tUBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1viFTz0OEm8fqg9wfBdA3JX-PvWQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Discrete_time_sampling_of_data_for_use_i.pdf?id=e5tUBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2lZ33SzHL2iN60jvciktJIQK7J9Q"},"sample_url":"http://www.google.com/patents/reader?id=e5tUBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>