Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 16 21:39:31 2021
| Host         : DESKTOP-0BA32RO running 64-bit major release  (build 9200)
| Command      : report_methodology -file audio_bd_wrapper_methodology_drc_routed.rpt -pb audio_bd_wrapper_methodology_drc_routed.pb -rpx audio_bd_wrapper_methodology_drc_routed.rpx
| Design       : audio_bd_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 4          |
| TIMING-10 | Warning          | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                  | 2          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_out2_audio_bd_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) audio_bd_i/debouncer_0/U0/debounced_int_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) audio_bd_i/debouncer_0/U0/debounced_int_reg_C/CLR
audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) audio_bd_i/debouncer_1/U0/debounced_int_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) audio_bd_i/debouncer_1/U0/debounced_int_reg_C/CLR
audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC cannot be properly analyzed as its control pin audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC cannot be properly analyzed as its control pin audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC/G is not reached by a timing clock
Related violations: <none>


