{
  "design": {
    "design_info": {
      "boundary_crc": "0xCA7A453861346DBD",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../new_7_vivado.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_3": "",
      "blk_mem_gen_4": "",
      "axi_bram_ctrl_3": "",
      "axi_bram_ctrl_4": "",
      "axi_smc": "",
      "rst_ps8_0_96M": "",
      "util_vector_logic_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "zero_pad_8_to_32_0": "",
      "zero_pad_8_to_32_1": "",
      "axi_gpio_0": "",
      "new_7_0": ""
    },
    "ports": {
      "clk_enable": {
        "direction": "I"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\design_1_zynq_ultra_ps_e_0_0\\design_1_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0_1\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0_1\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_2",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_2\\design_1_axi_bram_ctrl_0_2.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "xci_path": "ip\\design_1_blk_mem_gen_0_1\\design_1_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_3",
        "xci_path": "ip\\design_1_blk_mem_gen_0_3\\design_1_blk_mem_gen_0_3.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_0",
        "xci_path": "ip\\design_1_blk_mem_gen_3_0_1\\design_1_blk_mem_gen_3_0.xci",
        "inst_hier_path": "blk_mem_gen_4",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_bram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_3",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_3\\design_1_axi_bram_ctrl_0_3.xci",
        "inst_hier_path": "axi_bram_ctrl_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_4": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_3_1",
        "xci_path": "ip\\design_1_axi_bram_ctrl_3_1\\design_1_axi_bram_ctrl_3_1.xci",
        "inst_hier_path": "axi_bram_ctrl_4",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "xci_path": "ip\\design_1_axi_smc_0_1\\design_1_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_ps8_0_96M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps8_0_96M_0",
        "xci_path": "ip\\design_1_rst_ps8_0_96M_0_1\\design_1_rst_ps8_0_96M_0.xci",
        "inst_hier_path": "rst_ps8_0_96M"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "4"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          }
        }
      },
      "zero_pad_8_to_32_0": {
        "vlnv": "xilinx.com:module_ref:zero_pad_8_to_32:1.0",
        "xci_name": "design_1_zero_pad_8_to_32_0_0",
        "xci_path": "ip\\design_1_zero_pad_8_to_32_0_0\\design_1_zero_pad_8_to_32_0_0.xci",
        "inst_hier_path": "zero_pad_8_to_32_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "zero_pad_8_to_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "zero_pad_8_to_32_1": {
        "vlnv": "xilinx.com:module_ref:zero_pad_8_to_32:1.0",
        "xci_name": "design_1_zero_pad_8_to_32_0_1",
        "xci_path": "ip\\design_1_zero_pad_8_to_32_0_1\\design_1_zero_pad_8_to_32_0_1.xci",
        "inst_hier_path": "zero_pad_8_to_32_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "zero_pad_8_to_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip\\design_1_axi_gpio_0_0\\design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0"
      },
      "new_7_0": {
        "vlnv": "xilinx.com:module_ref:new_7:1.0",
        "xci_name": "design_1_new_7_0_1",
        "xci_path": "ip\\design_1_new_7_0_1\\design_1_new_7_0_1.xci",
        "inst_hier_path": "new_7_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "new_7",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_x": {
            "type": "rst",
            "direction": "I"
          },
          "clk_enable": {
            "direction": "I"
          },
          "input_re": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "input_im": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "enable_1": {
            "direction": "I"
          },
          "ce_out": {
            "direction": "O"
          },
          "output_re": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "output_im": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_3/BRAM_PORTA",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_4_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_4/BRAM_PORTA",
          "blk_mem_gen_4/BRAM_PORTB"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_4/S_AXI",
          "axi_smc/M02_AXI"
        ]
      },
      "axi_smc_M03_AXI": {
        "interface_ports": [
          "axi_smc/M03_AXI",
          "axi_bram_ctrl_3/S_AXI"
        ]
      },
      "axi_smc_M04_AXI": {
        "interface_ports": [
          "axi_smc/M04_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "axi_smc/S00_AXI"
        ]
      }
    },
    "nets": {
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "xlslice_0/Din"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "xlslice_1/Din"
        ]
      },
      "clk_enable_1": {
        "ports": [
          "clk_enable",
          "blk_mem_gen_0/enb",
          "blk_mem_gen_1/enb",
          "util_vector_logic_0/Op1",
          "blk_mem_gen_3/ena",
          "blk_mem_gen_4/ena",
          "axi_gpio_0/gpio_io_i",
          "new_7_0/clk_enable"
        ]
      },
      "new_7_0_addr_im": {
        "ports": [
          "blk_mem_gen_1/addrb"
        ]
      },
      "new_7_0_addr_im_op": {
        "ports": [
          "blk_mem_gen_4/addra"
        ]
      },
      "new_7_0_addr_re": {
        "ports": [
          "blk_mem_gen_0/addrb"
        ]
      },
      "new_7_0_addr_re_op": {
        "ports": [
          "blk_mem_gen_3/addra"
        ]
      },
      "new_7_0_output_im": {
        "ports": [
          "new_7_0/output_im",
          "zero_pad_8_to_32_1/in_data"
        ]
      },
      "new_7_0_output_re": {
        "ports": [
          "new_7_0/output_re",
          "zero_pad_8_to_32_0/in_data"
        ]
      },
      "new_7_0_ready": {
        "ports": [
          "blk_mem_gen_4/wea",
          "blk_mem_gen_3/wea"
        ]
      },
      "rst_ps8_0_96M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_96M/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_smc/aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_bram_ctrl_3/s_axi_aresetn",
          "axi_bram_ctrl_4/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "new_7_0/reset_x"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "blk_mem_gen_1/web",
          "blk_mem_gen_0/web"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "new_7_0/input_re"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "new_7_0/input_im"
        ]
      },
      "zero_pad_8_to_32_0_out_data": {
        "ports": [
          "zero_pad_8_to_32_0/out_data",
          "blk_mem_gen_3/dina"
        ]
      },
      "zero_pad_8_to_32_1_out_data": {
        "ports": [
          "zero_pad_8_to_32_1/out_data",
          "blk_mem_gen_4/dina"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "axi_smc/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "rst_ps8_0_96M/slowest_sync_clk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_3/s_axi_aclk",
          "axi_bram_ctrl_4/s_axi_aclk",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_1/clkb",
          "blk_mem_gen_4/clka",
          "blk_mem_gen_3/clka",
          "axi_gpio_0/s_axi_aclk",
          "new_7_0/clk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_96M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0080000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0082000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x0086000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_4_Mem0": {
                "address_block": "/axi_bram_ctrl_4/S_AXI/Mem0",
                "offset": "0x0088000000",
                "range": "4K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}