{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478022090499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478022090506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 18:41:30 2016 " "Processing started: Tue Nov 01 18:41:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478022090506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022090506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_rtc -c fpga_rtc " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_rtc -c fpga_rtc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022090506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478022091236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478022091237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/fpga_seg/hw/modelsim/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/fpga_seg/hw/modelsim/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rtc_tb-bench " "Found design unit 1: rtc_tb-bench" {  } { { "../modelsim/testbench.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/modelsim/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478022108137 ""} { "Info" "ISGN_ENTITY_NAME" "1 rtc_tb " "Found entity 1: rtc_tb" {  } { { "../modelsim/testbench.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/modelsim/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478022108137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108137 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \";\" rtcmodule.vhd(74) " "VHDL syntax error at rtcmodule.vhd(74) near text \"<=\";  expecting \";\"" {  } { { "rtcmodule.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/rtcmodule.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108140 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" rtcmodule.vhd(77) " "VHDL syntax error at rtcmodule.vhd(77) near text \"process\";  expecting \"if\"" {  } { { "rtcmodule.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/rtcmodule.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108140 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"if\" rtcmodule.vhd(155) " "VHDL syntax error at rtcmodule.vhd(155) near text \"architecture\";  expecting \"if\"" {  } { { "rtcmodule.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/rtcmodule.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtcmodule.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rtcmodule.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/fpga_seg/hw/hdl/de0_nano_soc_7_segment_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/fpga_seg/hw/hdl/de0_nano_soc_7_segment_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_Soc_7_segment_extension-rtl " "Found design unit 1: DE0_Nano_Soc_7_segment_extension-rtl" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478022108144 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_Soc_7_segment_extension " "Found entity 1: DE0_Nano_Soc_7_segment_extension" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478022108144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108144 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478022108359 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 01 18:41:48 2016 " "Processing ended: Tue Nov 01 18:41:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478022108359 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478022108359 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478022108359 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478022108359 ""}
