Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 27 08:43:07 2020
| Host         : jht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_IO_timing_summary_routed.rpt -pb SOC_IO_timing_summary_routed.pb -rpx SOC_IO_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_IO
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5614)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (746)
5. checking no_input_delay (25)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5614)
---------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (746)
--------------------------------------------------
 There are 746 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.610        0.000                      0                   96        0.263        0.000                      0                   96        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
u_CPU_only/u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk                 {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_CPU_only/u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk                      33.610        0.000                      0                   96        0.263        0.000                      0                   96       23.750        0.000                       0                   130  
  clkfbout_cpu_clk                                                                                                                                                                   7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_CPU_only/u_cpu_clk/inst/clk_in1
  To Clock:  u_CPU_only/u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_CPU_only/u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_CPU_only/u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.359ns  (logic 2.774ns (16.957%)  route 13.585ns (83.043%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 51.585 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.602    17.858    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X72Y83         LUT6 (Prop_lut6_I4_O)        0.124    17.982 r  u_CPU_only/u_reg_files_1/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    17.982    u_CPU_only/u_pc_1/pc_reg[31]_2[7]
    SLICE_X72Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.585    51.585    u_CPU_only/u_pc_1/clk_out1
    SLICE_X72Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[7]/C
                         clock pessimism              0.080    51.665    
                         clock uncertainty           -0.103    51.563    
    SLICE_X72Y83         FDRE (Setup_fdre_C_D)        0.029    51.592    u_CPU_only/u_pc_1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         51.592    
                         arrival time                         -17.982    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             33.621ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.265ns  (logic 2.774ns (17.055%)  route 13.491ns (82.945%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.508    17.764    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.124    17.888 r  u_CPU_only/u_reg_files_1/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    17.888    u_CPU_only/u_pc_1/pc_reg[31]_2[4]
    SLICE_X71Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.502    51.502    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[4]/C
                         clock pessimism              0.080    51.582    
                         clock uncertainty           -0.103    51.480    
    SLICE_X71Y83         FDRE (Setup_fdre_C_D)        0.029    51.509    u_CPU_only/u_pc_1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         51.509    
                         arrival time                         -17.888    
  -------------------------------------------------------------------
                         slack                                 33.621    

Slack (MET) :             33.656ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.317ns  (logic 2.774ns (17.001%)  route 13.543ns (82.999%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 51.587 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          1.775    17.024    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.148 f  u_CPU_only/u_reg_files_1/pc[14]_i_3/O
                         net (fo=1, routed)           0.667    17.815    u_CPU_only/u_reg_files_1/pc[14]_i_3_n_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.939 r  u_CPU_only/u_reg_files_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    17.939    u_CPU_only/u_pc_1/pc_reg[31]_2[14]
    SLICE_X72Y86         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.587    51.587    u_CPU_only/u_pc_1/clk_out1
    SLICE_X72Y86         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[14]/C
                         clock pessimism              0.080    51.667    
                         clock uncertainty           -0.103    51.565    
    SLICE_X72Y86         FDRE (Setup_fdre_C_D)        0.031    51.596    u_CPU_only/u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         51.596    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                                 33.656    

Slack (MET) :             33.797ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.095ns  (logic 2.774ns (17.235%)  route 13.321ns (82.765%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 51.508 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.338    17.593    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X68Y92         LUT6 (Prop_lut6_I4_O)        0.124    17.717 r  u_CPU_only/u_reg_files_1/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    17.717    u_CPU_only/u_pc_1/pc_reg[31]_2[27]
    SLICE_X68Y92         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.508    51.508    u_CPU_only/u_pc_1/clk_out1
    SLICE_X68Y92         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[27]/C
                         clock pessimism              0.080    51.588    
                         clock uncertainty           -0.103    51.486    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)        0.029    51.515    u_CPU_only/u_pc_1/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         51.515    
                         arrival time                         -17.717    
  -------------------------------------------------------------------
                         slack                                 33.797    

Slack (MET) :             33.867ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 2.774ns (17.315%)  route 13.247ns (82.685%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.263    17.519    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X68Y83         LUT6 (Prop_lut6_I4_O)        0.124    17.643 r  u_CPU_only/u_reg_files_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    17.643    u_CPU_only/u_pc_1/pc_reg[31]_2[6]
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.502    51.502    u_CPU_only/u_pc_1/clk_out1
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[6]/C
                         clock pessimism              0.080    51.582    
                         clock uncertainty           -0.103    51.480    
    SLICE_X68Y83         FDRE (Setup_fdre_C_D)        0.031    51.511    u_CPU_only/u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         51.511    
                         arrival time                         -17.643    
  -------------------------------------------------------------------
                         slack                                 33.867    

Slack (MET) :             33.877ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.097ns  (logic 2.774ns (17.233%)  route 13.323ns (82.767%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 51.590 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.340    17.596    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X72Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.720 r  u_CPU_only/u_reg_files_1/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    17.720    u_CPU_only/u_pc_1/pc_reg[31]_2[29]
    SLICE_X72Y90         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.590    51.590    u_CPU_only/u_pc_1/clk_out1
    SLICE_X72Y90         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[29]/C
                         clock pessimism              0.080    51.670    
                         clock uncertainty           -0.103    51.568    
    SLICE_X72Y90         FDRE (Setup_fdre_C_D)        0.029    51.597    u_CPU_only/u_pc_1/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         51.597    
                         arrival time                         -17.720    
  -------------------------------------------------------------------
                         slack                                 33.877    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        16.082ns  (logic 2.774ns (17.249%)  route 13.308ns (82.751%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 51.587 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          1.533    16.782    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  u_CPU_only/u_reg_files_1/pc[8]_i_2/O
                         net (fo=1, routed)           0.674    17.580    u_CPU_only/u_reg_files_1/pc[8]_i_2_n_1
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.124    17.704 r  u_CPU_only/u_reg_files_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    17.704    u_CPU_only/u_pc_1/pc_reg[31]_2[8]
    SLICE_X72Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.587    51.587    u_CPU_only/u_pc_1/clk_out1
    SLICE_X72Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[8]/C
                         clock pessimism              0.080    51.667    
                         clock uncertainty           -0.103    51.565    
    SLICE_X72Y85         FDRE (Setup_fdre_C_D)        0.029    51.594    u_CPU_only/u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         51.594    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 2.774ns (17.375%)  route 13.191ns (82.625%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 51.504 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.208    17.464    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X71Y85         LUT6 (Prop_lut6_I4_O)        0.124    17.588 r  u_CPU_only/u_reg_files_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    17.588    u_CPU_only/u_pc_1/pc_reg[31]_2[9]
    SLICE_X71Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.504    51.504    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[9]/C
                         clock pessimism              0.080    51.584    
                         clock uncertainty           -0.103    51.482    
    SLICE_X71Y85         FDRE (Setup_fdre_C_D)        0.029    51.511    u_CPU_only/u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         51.511    
                         arrival time                         -17.588    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             33.945ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 2.650ns (16.827%)  route 13.099ns (83.173%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 r  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 r  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 r  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.574    10.756    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X53Y87         LUT5 (Prop_lut5_I1_O)        0.348    11.104 r  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_3/O
                         net (fo=1, routed)           0.910    12.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_3_n_1
    SLICE_X57Y84         LUT5 (Prop_lut5_I1_O)        0.124    12.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_1/O
                         net (fo=4, routed)           1.135    13.274    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_5
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124    13.398 r  u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_2/O
                         net (fo=11, routed)          1.194    14.592    u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_2_n_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.716 f  u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_1/O
                         net (fo=36, routed)          1.910    16.626    u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_7_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I1_O)        0.124    16.750 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.621    17.371    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/DIB0
    SLICE_X66Y89         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.507    51.507    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/WCLK
    SLICE_X66Y89         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.097    51.604    
                         clock uncertainty           -0.103    51.502    
    SLICE_X66Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    51.317    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -17.371    
  -------------------------------------------------------------------
                         slack                                 33.945    

Slack (MET) :             33.994ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.976ns  (logic 2.774ns (17.364%)  route 13.202ns (82.636%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 51.586 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.807     1.807    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     1.622    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y82         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.175     4.115    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.239 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29/O
                         net (fo=66, routed)          2.578     6.817    u_CPU_only/u_reg_files_1/mem_addr_o_reg[15]_i_29_n_1
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.941 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9/O
                         net (fo=50, routed)          2.074     9.015    u_CPU_only/u_reg_files_1/mem_addr_o_reg[9]_i_9_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.139 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12/O
                         net (fo=2, routed)           0.926    10.065    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_12_n_1
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.117    10.182 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6/O
                         net (fo=2, routed)           0.950    11.132    u_CPU_only/u_reg_files_1/mem_addr_o_reg[11]_i_6_n_1
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.348    11.480 f  u_CPU_only/u_reg_files_1/mem_addr_o_reg[10]_i_3/O
                         net (fo=1, routed)           0.986    12.467    u_CPU_only/u_ALU_1/mem_addr_o_reg[10]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.591 r  u_CPU_only/u_ALU_1/mem_addr_o_reg[10]_i_1/O
                         net (fo=6, routed)           1.202    13.793    u_CPU_only/u_reg_files_1/switch_data_o[15]_i_4_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.917 r  u_CPU_only/u_reg_files_1/pc[31]_i_16/O
                         net (fo=2, routed)           1.208    15.125    u_CPU_only/u_reg_files_1/pc[31]_i_16_n_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.249 r  u_CPU_only/u_reg_files_1/pc[31]_i_10/O
                         net (fo=30, routed)          0.883    16.132    u_CPU_only/u_reg_files_1/pc[31]_i_10_n_1
    SLICE_X71Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  u_CPU_only/u_reg_files_1/pc[31]_i_4/O
                         net (fo=29, routed)          1.218    17.474    u_CPU_only/u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X72Y84         LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  u_CPU_only/u_reg_files_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    17.598    u_CPU_only/u_pc_1/pc_reg[31]_2[5]
    SLICE_X72Y84         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.680    51.680    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.586    51.586    u_CPU_only/u_pc_1/clk_out1
    SLICE_X72Y84         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[5]/C
                         clock pessimism              0.080    51.666    
                         clock uncertainty           -0.103    51.564    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.029    51.593    u_CPU_only/u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         51.593    
                         arrival time                         -17.598    
  -------------------------------------------------------------------
                         slack                                 33.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.561    u_CPU_only/u_pc_1/clk_out1
    SLICE_X69Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_CPU_only/u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.870    u_CPU_only/u_reg_files_1/pc_reg[1]_0[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.915 r  u_CPU_only/u_reg_files_1/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.915    u_CPU_only/u_pc_1/pc_reg[31]_2[0]
    SLICE_X69Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.831     0.831    u_CPU_only/u_pc_1/clk_out1
    SLICE_X69Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.091     0.652    u_CPU_only/u_pc_1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.561    u_CPU_only/u_pc_1/clk_out1
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_CPU_only/u_pc_1/pc_reg[1]/Q
                         net (fo=3, routed)           0.197     0.898    u_CPU_only/u_reg_files_1/pc_reg[1]_0[1]
    SLICE_X68Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.943 r  u_CPU_only/u_reg_files_1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.943    u_CPU_only/u_pc_1/pc_reg[31]_2[1]
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.831     0.831    u_CPU_only/u_pc_1/clk_out1
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X68Y83         FDRE (Hold_fdre_C_D)         0.091     0.652    u_CPU_only/u_pc_1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.382ns (51.614%)  route 0.358ns (48.386%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.565     0.565    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y90         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u_CPU_only/u_pc_1/pc_reg[28]/Q
                         net (fo=2, routed)           0.114     0.843    u_CPU_only/u_pc_1/virtual_addr[28]
    SLICE_X68Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.951 r  u_CPU_only/u_pc_1/pc_plus_4_reg[28]_i_1/O[3]
                         net (fo=4, routed)           0.244     1.195    u_CPU_only/u_reg_files_1/pc_reg[28][3]
    SLICE_X70Y90         LUT6 (Prop_lut6_I3_O)        0.110     1.305 r  u_CPU_only/u_reg_files_1/pc[28]_i_1/O
                         net (fo=1, routed)           0.000     1.305    u_CPU_only/u_pc_1/pc_reg[31]_2[28]
    SLICE_X70Y90         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.837     0.837    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y90         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[28]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.121     0.686    u_CPU_only/u_pc_1/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.382ns (49.441%)  route 0.391ns (50.559%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.563     0.563    u_CPU_only/u_pc_1/clk_out1
    SLICE_X66Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  u_CPU_only/u_pc_1/pc_reg[16]/Q
                         net (fo=2, routed)           0.133     0.859    u_CPU_only/u_pc_1/virtual_addr[16]
    SLICE_X68Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.967 r  u_CPU_only/u_pc_1/pcSelect0_carry__1_i_1/O[3]
                         net (fo=3, routed)           0.258     1.225    u_CPU_only/u_reg_files_1/pc_reg[16][3]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.110     1.335 r  u_CPU_only/u_reg_files_1/pc[16]_i_1/O
                         net (fo=1, routed)           0.000     1.335    u_CPU_only/u_pc_1/pc_reg[31]_2[16]
    SLICE_X66Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.834     0.834    u_CPU_only/u_pc_1/clk_out1
    SLICE_X66Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[16]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.120     0.683    u_CPU_only/u_pc_1/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.383ns (49.460%)  route 0.391ns (50.540%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.562     0.562    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y86         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_CPU_only/u_pc_1/pc_reg[11]/Q
                         net (fo=3, routed)           0.172     0.898    u_CPU_only/u_pc_1/Q[11]
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.009 r  u_CPU_only/u_pc_1/pcSelect0_carry__0_i_1/O[2]
                         net (fo=3, routed)           0.219     1.228    u_CPU_only/u_reg_files_1/pc_reg[12][2]
    SLICE_X70Y86         LUT6 (Prop_lut6_I3_O)        0.108     1.336 r  u_CPU_only/u_reg_files_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.336    u_CPU_only/u_pc_1/pc_reg[31]_2[11]
    SLICE_X70Y86         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.833     0.833    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y86         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[11]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.120     0.682    u_CPU_only/u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.363ns (48.571%)  route 0.384ns (51.429%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.562     0.562    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_CPU_only/u_pc_1/pc_reg[9]/Q
                         net (fo=17, routed)          0.254     0.956    u_CPU_only/u_pc_1/Q[9]
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.071 r  u_CPU_only/u_pc_1/pcSelect0_carry__0_i_1/O[0]
                         net (fo=3, routed)           0.131     1.202    u_CPU_only/u_reg_files_1/pc_reg[12][0]
    SLICE_X71Y85         LUT6 (Prop_lut6_I3_O)        0.107     1.309 r  u_CPU_only/u_reg_files_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.309    u_CPU_only/u_pc_1/pc_reg[31]_2[9]
    SLICE_X71Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.833     0.833    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y85         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[9]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X71Y85         FDRE (Hold_fdre_C_D)         0.091     0.653    u_CPU_only/u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.382ns (47.820%)  route 0.417ns (52.180%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.564     0.564    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y88         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_CPU_only/u_pc_1/pc_reg[20]/Q
                         net (fo=2, routed)           0.173     0.901    u_CPU_only/u_pc_1/virtual_addr[20]
    SLICE_X68Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.009 r  u_CPU_only/u_pc_1/pcSelect0_carry__2_i_1/O[3]
                         net (fo=3, routed)           0.244     1.252    u_CPU_only/u_reg_files_1/pc_reg[20][3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I3_O)        0.110     1.362 r  u_CPU_only/u_reg_files_1/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     1.362    u_CPU_only/u_pc_1/pc_reg[31]_2[20]
    SLICE_X70Y88         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.836     0.836    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y88         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[20]/C
                         clock pessimism             -0.272     0.564    
    SLICE_X70Y88         FDRE (Hold_fdre_C_D)         0.120     0.684    u_CPU_only/u_pc_1/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.399ns (47.578%)  route 0.440ns (52.422%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.561    u_CPU_only/u_pc_1/clk_out1
    SLICE_X68Y83         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_CPU_only/u_pc_1/pc_reg[1]/Q
                         net (fo=3, routed)           0.193     0.895    u_CPU_only/u_pc_1/Q[1]
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.046 r  u_CPU_only/u_pc_1/pcSelect0_carry_i_2/O[1]
                         net (fo=3, routed)           0.246     1.292    u_CPU_only/u_reg_files_1/pc_reg[4][0]
    SLICE_X66Y84         LUT6 (Prop_lut6_I2_O)        0.107     1.399 r  u_CPU_only/u_reg_files_1/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.399    u_CPU_only/u_pc_1/pc_reg[31]_2[2]
    SLICE_X66Y84         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.832     0.832    u_CPU_only/u_pc_1/clk_out1
    SLICE_X66Y84         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[2]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.120     0.718    u_CPU_only/u_pc_1/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.358ns (45.590%)  route 0.427ns (54.410%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.565     0.565    u_CPU_only/u_pc_1/clk_out1
    SLICE_X69Y92         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_CPU_only/u_pc_1/pc_reg[30]/Q
                         net (fo=2, routed)           0.130     0.835    u_CPU_only/u_pc_1/virtual_addr[30]
    SLICE_X68Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.945 r  u_CPU_only/u_pc_1/pc_plus_4_reg[31]_i_1/O[1]
                         net (fo=4, routed)           0.297     1.243    u_CPU_only/u_reg_files_1/D[1]
    SLICE_X69Y92         LUT6 (Prop_lut6_I3_O)        0.107     1.350 r  u_CPU_only/u_reg_files_1/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     1.350    u_CPU_only/u_pc_1/pc_reg[31]_2[30]
    SLICE_X69Y92         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.837     0.837    u_CPU_only/u_pc_1/clk_out1
    SLICE_X69Y92         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[30]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X69Y92         FDRE (Hold_fdre_C_D)         0.091     0.656    u_CPU_only/u_pc_1/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.381ns (45.996%)  route 0.447ns (54.004%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.622     0.622    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.563     0.563    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  u_CPU_only/u_pc_1/pc_reg[18]/Q
                         net (fo=2, routed)           0.231     0.957    u_CPU_only/u_pc_1/virtual_addr[18]
    SLICE_X68Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.067 r  u_CPU_only/u_pc_1/pcSelect0_carry__2_i_1/O[1]
                         net (fo=3, routed)           0.216     1.284    u_CPU_only/u_reg_files_1/pc_reg[20][1]
    SLICE_X70Y87         LUT6 (Prop_lut6_I3_O)        0.107     1.391 r  u_CPU_only/u_reg_files_1/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.391    u_CPU_only/u_pc_1/pc_reg[31]_2[18]
    SLICE_X70Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.896     0.896    u_CPU_only/u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_CPU_only/u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_CPU_only/u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.834     0.834    u_CPU_only/u_pc_1/clk_out1
    SLICE_X70Y87         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[18]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121     0.684    u_CPU_only/u_pc_1/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.707    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_CPU_only/u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X69Y83     u_CPU_only/u_pc_1/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X72Y86     u_CPU_only/u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X70Y86     u_CPU_only/u_pc_1/pc_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X70Y85     u_CPU_only/u_pc_1/pc_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X70Y86     u_CPU_only/u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X72Y86     u_CPU_only/u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X71Y87     u_CPU_only/u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X66Y87     u_CPU_only/u_pc_1/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y85     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y85     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y82     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y85     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X62Y85     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_CPU_only/u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_CPU_only/u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



