DIR 008797a81000b1f2a9ec99a1d6e38be3
--- pr20527-1.c.{atmega128}.{s}.{vanilla}.s	2020-08-06 12:04:56.310304849 +0000
+++ pr20527-1.c.{atmega128}.{s}.{lra}.s	2020-08-06 12:04:57.146310699 +0000
@@ -9,6 +9,8 @@
 .global	f
 	.type	f, @function
 f:
+	push r2
+	push r3
 	push r4
 	push r5
 	push r6
@@ -23,14 +25,12 @@
 	push r15
 	push r16
 	push r17
-	push r28
-	push r29
 /* prologue: function */
 /* frame size = 0 */
 /* stack size = 16 */
 .L__stack_usage = 16
-	movw r30,r24
-	movw r28,r22
+	movw r2,r24
+	movw r12,r22
 	movw r24,r18
 	movw r26,r20
 	movw r20,r14
@@ -39,8 +39,8 @@
 	rol r19
 	lsl r18
 	rol r19
-	add r18,r28
-	adc r19,r29
+	add r18,r12
+	adc r19,r13
 	mov r12,__zero_reg__
 	mov r13,__zero_reg__
 	movw r14,r12
@@ -51,8 +51,6 @@
 	cpc r23,r27
 	brge .L3
 /* epilogue start */
-	pop r29
-	pop r28
 	pop r17
 	pop r16
 	pop r15
@@ -67,19 +65,22 @@
 	pop r6
 	pop r5
 	pop r4
+	pop r3
+	pop r2
 	ret
 .L3:
-	movw r28,r18
-	ldd r8,Y+4
-	ldd r9,Y+5
-	ldd r10,Y+6
-	ldd r11,Y+7
+	movw r16,r18
 	subi r18,-4
 	sbci r19,-1
-	ld r4,Y
-	ldd r5,Y+1
-	ldd r6,Y+2
-	ldd r7,Y+3
+	movw r30,r16
+	ldd r8,Z+4
+	ldd r9,Z+5
+	ldd r10,Z+6
+	ldd r11,Z+7
+	ld r4,Z
+	ldd r5,Z+1
+	ldd r6,Z+2
+	ldd r7,Z+3
 	sub r8,r4
 	sbc r9,r5
 	sbc r10,r6
@@ -88,24 +89,25 @@
 	adc r13,r9
 	adc r14,r10
 	adc r15,r11
-	movw r28,r24
-	lsl r28
-	rol r29
-	lsl r28
-	rol r29
-	add r28,r30
-	adc r29,r31
+	movw r16,r24
+	lsl r16
+	rol r17
+	lsl r16
+	rol r17
+	add r16,r2
+	adc r17,r3
 	movw r8,r12
 	movw r10,r14
-	ldi r17,1
-	sub r8,r17
+	ldi r30,1
+	sub r8,r30
 	sbc r9,__zero_reg__
 	sbc r10,__zero_reg__
 	sbc r11,__zero_reg__
-	st Y,r8
-	std Y+1,r9
-	std Y+2,r10
-	std Y+3,r11
+	movw r30,r16
+	st Z,r8
+	std Z+1,r9
+	std Z+2,r10
+	std Z+3,r11
 	adiw r24,1
 	adc r26,__zero_reg__
 	adc r27,__zero_reg__
