{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/amostafa/CMP/VLSI/runs/RUN_2024-12-02_11-51-31/tmp/50a77b234829426c909d844b33c0db7b.lib ",
   "modules": {
      "\\generic_ripple_carry_adder": {
         "num_wires":         60,
         "num_wire_bits":     81,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 34,
         "num_ports":         5,
         "num_port_bits":     26,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         56,
         "num_cells_by_type": {
            "$_ANDNOT_": 28,
            "$_AND_": 3,
            "$_NAND_": 7,
            "$_OR_": 2,
            "$_XNOR_": 7,
            "$_XOR_": 9
         }
      }
   },
      "design": {
         "num_wires":         60,
         "num_wire_bits":     81,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 34,
         "num_ports":         5,
         "num_port_bits":     26,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         56,
         "num_cells_by_type": {
            "$_ANDNOT_": 28,
            "$_AND_": 3,
            "$_NAND_": 7,
            "$_OR_": 2,
            "$_XNOR_": 7,
            "$_XOR_": 9
         }
      }
}

