# do do.tcl
# /CMC/tools/siemens/questasim_2022.1_2/questasim
# QuestaSim-64 vlog 2022.1_2 Compiler 2022.04 Apr  2 2022
# Start time: 19:16:27 on Sep 05,2024
# vlog design.sv testbench.sv 
# -- Compiling interface dut_if
# ** Note: (vlog-2286) design.sv(10): Using implicit +incdir+/CMC/tools/siemens/questasim_2022.1_2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module dut
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package testbench_sv_unit
# -- Compiling package my_testbench_pkg
# -- Compiling module top
# -- Importing package my_testbench_pkg
# 
# Top level modules:
# 	top
# End time: 19:16:27 on Sep 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.top 
# Start time: 19:16:27 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dut_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.my_testbench_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.dut_if(fast__2)
# Loading work.dut(fast)
# Loading /CMC/tools/siemens/questasim_2022.1_2/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# UVM_WARNING my_testbench_pkg.svh(80) @ 10: uvm_test_top [] Hello World!
# UVM_INFO design.sv(20) @ 15: reporter [DUT] Received cmd=0, addr=0x3c, data=0x91
# UVM_INFO design.sv(20) @ 25: reporter [DUT] Received cmd=0, addr=0xed, data=0xea
# UVM_INFO design.sv(20) @ 35: reporter [DUT] Received cmd=0, addr=0x57, data=0xac
# UVM_INFO design.sv(20) @ 45: reporter [DUT] Received cmd=0, addr=0x31, data=0x67
# UVM_INFO design.sv(20) @ 55: reporter [DUT] Received cmd=0, addr=0xf4, data=0x64
# UVM_INFO design.sv(20) @ 65: reporter [DUT] Received cmd=1, addr=0x03, data=0xe6
# UVM_INFO design.sv(20) @ 75: reporter [DUT] Received cmd=0, addr=0xd8, data=0xa4
# UVM_INFO design.sv(20) @ 85: reporter [DUT] Received cmd=0, addr=0x26, data=0xa3
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 85: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   12
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []     1
# [DUT]     8
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /CMC/tools/siemens/questasim_2022.1_2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 85 ns  Iteration: 63  Instance: /top
# End time: 19:16:30 on Sep 05,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
