 l1cache.prefetches_issued : Accumulator : Sum.u64 = 10707; SumSQ.u64 = 10707; Count.u64 = 10707; 
 l1cache.miss_events_processed : Accumulator : Sum.u64 = 10707; SumSQ.u64 = 10707; Count.u64 = 10707; 
 l1cache.hit_events_processed : Accumulator : Sum.u64 = 100000; SumSQ.u64 = 100000; Count.u64 = 100000; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 90817; SumSQ.u64 = 90817; Count.u64 = 90817; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 25841; SumSQ.u64 = 25841; Count.u64 = 25841; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 62043; SumSQ.u64 = 62043; Count.u64 = 62043; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 2858; SumSQ.u64 = 2858; Count.u64 = 2858; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 19311; SumSQ.u64 = 19311; Count.u64 = 19311; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 12128; SumSQ.u64 = 12128; Count.u64 = 12128; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 3084; SumSQ.u64 = 3084; Count.u64 = 3084; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 4099; SumSQ.u64 = 4099; Count.u64 = 4099; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 100591; SumSQ.u64 = 100591; Count.u64 = 100591; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 10116; SumSQ.u64 = 10116; Count.u64 = 10116; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 12128; SumSQ.u64 = 12128; Count.u64 = 12128; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 7183; SumSQ.u64 = 7183; Count.u64 = 7183; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 12128; SumSQ.u64 = 12128; Count.u64 = 12128; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 373; SumSQ.u64 = 373; Count.u64 = 373; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 6810; SumSQ.u64 = 6810; Count.u64 = 6810; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           110128
     GetS:                                       100012
     GetX:                                       10116
     GetSEx:                                     0
- Total misses:                                  19311
     GetS, miss on arrival:                      12128
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      3084
     GetX, miss after being blocked:             4099
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    90817
     GetS, hit on arrival:                       25841
     GetS, hit after being blocked:              62043
     GetX, hit on arrival:                       75
     GetX, hit after being blocked:              2858
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     82.465%
- Miss ratio:                                    17.535%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   12128
- GetX   I->M:                                   373
- GetX   S->M:                                   6810
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 5263]
- PUTE sent due to [inv, evictions]:             [0, 7110]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    130018
- Requests handled by MSHR (MSHR hits):          88311
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2005
- Latency GetS   I->S                            2005
- Latency GetX   I->M                            2005
- Latency GetX   S->M                            2628
streamCPU Finished after 100000 issued reads, 100000 returned
Completed @ 11638618 ns
Simulation is complete, simulated time: 11.6386 ms
