// Seed: 2913084080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd67
) (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5
    , _id_10,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8
);
  assign id_4 = id_5;
  parameter [id_10 : 1 'b0] id_11 = 1;
  assign id_10 = id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
