Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\RegFile.vhd" into library work
Parsing entity <RegFile>.
Parsing architecture <arch_RegFile> of entity <regfile>.
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <arch_PC> of entity <pc>.
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <arch_ControlUnit> of entity <controlunit>.
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <arch_ALU> of entity <alu>.
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" into library work
Parsing entity <MIPS>.
Parsing architecture <arch_MIPS> of entity <mips>.
Parsing VHDL file "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <arch_TOP> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <arch_TOP>) from library <work>.

Elaborating entity <MIPS> (architecture <arch_MIPS>) from library <work>.

Elaborating entity <PC> (architecture <arch_PC>) from library <work>.

Elaborating entity <ALU> (architecture <arch_ALU>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\ALU.vhd" Line 75. Case statement is complete. others clause is never selected

Elaborating entity <ControlUnit> (architecture <arch_ControlUnit>) from library <work>.

Elaborating entity <RegFile> (architecture <arch_RegFile>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 100: Net <PC_in[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 106: Net <ALU_InA[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 107: Net <ALU_InB[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 109: Net <ALU_Control[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 115: Net <opcode[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 129: Net <ReadAddr1_Reg[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 130: Net <ReadAddr2_Reg[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 133: Net <WriteAddr_Reg[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" Line 134: Net <WriteData_Reg[31]> does not have a driver.
WARNING:Xst:2972 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 163. All outputs of instance <ALU1> of block <ALU> are unconnected in block <MIPS>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\TOP.vhd".
    Found 256x32-bit single-port RAM <Mram_DATA_MEM> for signal <DATA_MEM>.
    Found 1-bit register for signal <LED<6>>.
    Found 1-bit register for signal <LED<5>>.
    Found 1-bit register for signal <LED<4>>.
    Found 1-bit register for signal <LED<3>>.
    Found 1-bit register for signal <LED<2>>.
    Found 1-bit register for signal <LED<1>>.
    Found 1-bit register for signal <LED<0>>.
    Found 26-bit register for signal <CLK_DIV_PROCESS.clk_counter>.
    Found 1-bit register for signal <CLK>.
    Found 1-bit register for signal <LED<7>>.
    Found 26-bit adder for signal <CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT> created at line 211.
    Found 256x32-bit Read Only RAM for signal <Addr_Instr[9]_GND_5_o_wide_mux_8_OUT>
    Found 32-bit comparator lessequal for signal <n0000> created at line 156
    Found 32-bit comparator lessequal for signal <n0002> created at line 156
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <MIPS>.
    Related source file is "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd".
WARNING:Xst:647 - Input <Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 152: Output port <PC_out> of the instance <PC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 163: Output port <ALU_Out> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 163: Output port <ALU_zero> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <ALUOp> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <Branch> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <Jump> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <MemtoReg> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <InstrtoReg> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <ALUSrc> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <SignExtend> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 175: Output port <RegDst> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 194: Output port <ReadData1_Reg> of the instance <RegFile1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Suranjana\Downloads\Lab 3 v1\Lab 3 v1\MIPS.vhd" line 194: Output port <ReadData2_Reg> of the instance <RegFile1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Addr_Instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Addr_Data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Data_Out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <PC_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ALU_InA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ALU_InB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ALU_Control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <opcode> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ReadAddr1_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ReadAddr2_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WriteAddr_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WriteData_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <MIPS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x32-bit single-port RAM                            : 1
 256x32-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 9
 26-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <LED_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <CLK_DIV_PROCESS.clk_counter>: 1 register on signal <CLK_DIV_PROCESS.clk_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DATA_MEM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <LED<15>>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Addr_Data<9:2>> |          |
    |     diA            | connected to signal <Data_Out>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Addr_Instr[9]_GND_5_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Addr_Instr<9:8>,LED<13:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x32-bit single-port distributed RAM                : 1
 256x32-bit single-port distributed Read Only RAM      : 1
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LED_6> in Unit <TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <LED_5> <LED_4> <LED_1> <LED_3> <LED_2> <LED_0> <LED_7> 
WARNING:Xst:1710 - FF/Latch <LED_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TOP> ...
INFO:Xst:2261 - The FF/Latch <CLK> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <CLK_DIV_PROCESS.clk_counter_25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 128
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 49
#      MUXCY                       : 49
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 26
#      FD                          : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
# Others                           : 3
#      ControlUnit                 : 1
#      PC                          : 1
#      RegFile                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  126800     0%  
 Number of Slice LUTs:                   51  out of  63400     0%  
    Number used as Logic:                51  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      25  out of     51    49%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    26  out of     51    50%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_undiv                          | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.743ns (Maximum Frequency: 364.564MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.883ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_undiv'
  Clock period: 2.743ns (frequency: 364.564MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               2.743ns (Levels of Logic = 27)
  Source:            CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:       CLK (FF)
  Source Clock:      CLK_undiv rising
  Destination Clock: CLK_undiv rising

  Data Path: CLK_DIV_PROCESS.clk_counter_0 to CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.405  CLK_DIV_PROCESS.clk_counter_0 (CLK_DIV_PROCESS.clk_counter_0)
     INV:I->O              1   0.146   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_lut<0>_INV_0 (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<0> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<1> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<2> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<3> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<4> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<5> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<6> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<7> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<8> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<9> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<10> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<11> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<12> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<13> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<14> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<15> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<16> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<17> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<18> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<19> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<20> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<21> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<22> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<23> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<23>)
     MUXCY:CI->O           0   0.029   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<24> (Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_cy<24>)
     XORCY:CI->O           1   0.510   0.000  Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_xor<25> (CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT<25>)
     FD:D                      0.030          CLK
    ----------------------------------------
    Total                      2.743ns (2.338ns logic, 0.405ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_undiv'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            CLK (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      CLK_undiv rising

  Data Path: CLK to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.405  CLK (CLK)
    RegFile:CLK                0.000          MIPS1/RegFile1
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       MIPS1/PC1:RESET (PAD)

  Data Path: RESET to MIPS1/PC1:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   0.001   0.000  RESET_IBUF (RESET_IBUF)
    PC:RESET                   0.000          MIPS1/PC1
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_undiv
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_undiv      |    2.743|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.65 secs
 
--> 

Total memory usage is 434384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :   17 (   0 filtered)

