INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/params.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/barr_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barr_reduce
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/barr_reduce.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/mont_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mont_reduce
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/mont_reduce.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sources_1/new/mont_reduce.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12217/Documents/GitHub/PtNTT_IPcore/PtNTT/PtNTT.srcs/sim_1/new/tb_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reduce
