
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402940 <.init>:
  402940:	stp	x29, x30, [sp, #-16]!
  402944:	mov	x29, sp
  402948:	bl	40386c <__fxstatat@plt+0x6bc>
  40294c:	ldp	x29, x30, [sp], #16
  402950:	ret

Disassembly of section .plt:

0000000000402960 <mbrtowc@plt-0x20>:
  402960:	stp	x16, x30, [sp, #-16]!
  402964:	adrp	x16, 427000 <__fxstatat@plt+0x23e50>
  402968:	ldr	x17, [x16, #4088]
  40296c:	add	x16, x16, #0xff8
  402970:	br	x17
  402974:	nop
  402978:	nop
  40297c:	nop

0000000000402980 <mbrtowc@plt>:
  402980:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402984:	ldr	x17, [x16]
  402988:	add	x16, x16, #0x0
  40298c:	br	x17

0000000000402990 <memcpy@plt>:
  402990:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402994:	ldr	x17, [x16, #8]
  402998:	add	x16, x16, #0x8
  40299c:	br	x17

00000000004029a0 <memmove@plt>:
  4029a0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029a4:	ldr	x17, [x16, #16]
  4029a8:	add	x16, x16, #0x10
  4029ac:	br	x17

00000000004029b0 <_exit@plt>:
  4029b0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029b4:	ldr	x17, [x16, #24]
  4029b8:	add	x16, x16, #0x18
  4029bc:	br	x17

00000000004029c0 <strlen@plt>:
  4029c0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029c4:	ldr	x17, [x16, #32]
  4029c8:	add	x16, x16, #0x20
  4029cc:	br	x17

00000000004029d0 <fputs@plt>:
  4029d0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029d4:	ldr	x17, [x16, #40]
  4029d8:	add	x16, x16, #0x28
  4029dc:	br	x17

00000000004029e0 <acl_set_fd@plt>:
  4029e0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029e4:	ldr	x17, [x16, #48]
  4029e8:	add	x16, x16, #0x30
  4029ec:	br	x17

00000000004029f0 <exit@plt>:
  4029f0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4029f4:	ldr	x17, [x16, #56]
  4029f8:	add	x16, x16, #0x38
  4029fc:	br	x17

0000000000402a00 <error@plt>:
  402a00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a04:	ldr	x17, [x16, #64]
  402a08:	add	x16, x16, #0x40
  402a0c:	br	x17

0000000000402a10 <fchdir@plt>:
  402a10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a14:	ldr	x17, [x16, #72]
  402a18:	add	x16, x16, #0x48
  402a1c:	br	x17

0000000000402a20 <rpmatch@plt>:
  402a20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a24:	ldr	x17, [x16, #80]
  402a28:	add	x16, x16, #0x50
  402a2c:	br	x17

0000000000402a30 <acl_entries@plt>:
  402a30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a34:	ldr	x17, [x16, #88]
  402a38:	add	x16, x16, #0x58
  402a3c:	br	x17

0000000000402a40 <geteuid@plt>:
  402a40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a44:	ldr	x17, [x16, #96]
  402a48:	add	x16, x16, #0x60
  402a4c:	br	x17

0000000000402a50 <__xmknod@plt>:
  402a50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a54:	ldr	x17, [x16, #104]
  402a58:	add	x16, x16, #0x68
  402a5c:	br	x17

0000000000402a60 <linkat@plt>:
  402a60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a64:	ldr	x17, [x16, #112]
  402a68:	add	x16, x16, #0x70
  402a6c:	br	x17

0000000000402a70 <readlink@plt>:
  402a70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a74:	ldr	x17, [x16, #120]
  402a78:	add	x16, x16, #0x78
  402a7c:	br	x17

0000000000402a80 <ferror_unlocked@plt>:
  402a80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a84:	ldr	x17, [x16, #128]
  402a88:	add	x16, x16, #0x80
  402a8c:	br	x17

0000000000402a90 <getuid@plt>:
  402a90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402a94:	ldr	x17, [x16, #136]
  402a98:	add	x16, x16, #0x88
  402a9c:	br	x17

0000000000402aa0 <opendir@plt>:
  402aa0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402aa4:	ldr	x17, [x16, #144]
  402aa8:	add	x16, x16, #0x90
  402aac:	br	x17

0000000000402ab0 <__cxa_atexit@plt>:
  402ab0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ab4:	ldr	x17, [x16, #152]
  402ab8:	add	x16, x16, #0x98
  402abc:	br	x17

0000000000402ac0 <unlinkat@plt>:
  402ac0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ac4:	ldr	x17, [x16, #160]
  402ac8:	add	x16, x16, #0xa0
  402acc:	br	x17

0000000000402ad0 <clock_gettime@plt>:
  402ad0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ad4:	ldr	x17, [x16, #168]
  402ad8:	add	x16, x16, #0xa8
  402adc:	br	x17

0000000000402ae0 <qsort@plt>:
  402ae0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ae4:	ldr	x17, [x16, #176]
  402ae8:	add	x16, x16, #0xb0
  402aec:	br	x17

0000000000402af0 <setvbuf@plt>:
  402af0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402af4:	ldr	x17, [x16, #184]
  402af8:	add	x16, x16, #0xb8
  402afc:	br	x17

0000000000402b00 <pathconf@plt>:
  402b00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b04:	ldr	x17, [x16, #192]
  402b08:	add	x16, x16, #0xc0
  402b0c:	br	x17

0000000000402b10 <euidaccess@plt>:
  402b10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b14:	ldr	x17, [x16, #200]
  402b18:	add	x16, x16, #0xc8
  402b1c:	br	x17

0000000000402b20 <lseek@plt>:
  402b20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b24:	ldr	x17, [x16, #208]
  402b28:	add	x16, x16, #0xd0
  402b2c:	br	x17

0000000000402b30 <mkfifo@plt>:
  402b30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b34:	ldr	x17, [x16, #216]
  402b38:	add	x16, x16, #0xd8
  402b3c:	br	x17

0000000000402b40 <__fpending@plt>:
  402b40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b44:	ldr	x17, [x16, #224]
  402b48:	add	x16, x16, #0xe0
  402b4c:	br	x17

0000000000402b50 <stpcpy@plt>:
  402b50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b54:	ldr	x17, [x16, #232]
  402b58:	add	x16, x16, #0xe8
  402b5c:	br	x17

0000000000402b60 <fileno@plt>:
  402b60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b64:	ldr	x17, [x16, #240]
  402b68:	add	x16, x16, #0xf0
  402b6c:	br	x17

0000000000402b70 <putc_unlocked@plt>:
  402b70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b74:	ldr	x17, [x16, #248]
  402b78:	add	x16, x16, #0xf8
  402b7c:	br	x17

0000000000402b80 <acl_delete_def_file@plt>:
  402b80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b84:	ldr	x17, [x16, #256]
  402b88:	add	x16, x16, #0x100
  402b8c:	br	x17

0000000000402b90 <fclose@plt>:
  402b90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402b94:	ldr	x17, [x16, #264]
  402b98:	add	x16, x16, #0x108
  402b9c:	br	x17

0000000000402ba0 <getpid@plt>:
  402ba0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ba4:	ldr	x17, [x16, #272]
  402ba8:	add	x16, x16, #0x110
  402bac:	br	x17

0000000000402bb0 <nl_langinfo@plt>:
  402bb0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402bb4:	ldr	x17, [x16, #280]
  402bb8:	add	x16, x16, #0x118
  402bbc:	br	x17

0000000000402bc0 <fopen@plt>:
  402bc0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402bc4:	ldr	x17, [x16, #288]
  402bc8:	add	x16, x16, #0x120
  402bcc:	br	x17

0000000000402bd0 <malloc@plt>:
  402bd0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402bd4:	ldr	x17, [x16, #296]
  402bd8:	add	x16, x16, #0x128
  402bdc:	br	x17

0000000000402be0 <futimesat@plt>:
  402be0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402be4:	ldr	x17, [x16, #304]
  402be8:	add	x16, x16, #0x130
  402bec:	br	x17

0000000000402bf0 <chmod@plt>:
  402bf0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402bf4:	ldr	x17, [x16, #312]
  402bf8:	add	x16, x16, #0x138
  402bfc:	br	x17

0000000000402c00 <open@plt>:
  402c00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c04:	ldr	x17, [x16, #320]
  402c08:	add	x16, x16, #0x140
  402c0c:	br	x17

0000000000402c10 <__vasprintf_chk@plt>:
  402c10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c14:	ldr	x17, [x16, #328]
  402c18:	add	x16, x16, #0x148
  402c1c:	br	x17

0000000000402c20 <getppid@plt>:
  402c20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c24:	ldr	x17, [x16, #336]
  402c28:	add	x16, x16, #0x150
  402c2c:	br	x17

0000000000402c30 <futimens@plt>:
  402c30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c34:	ldr	x17, [x16, #344]
  402c38:	add	x16, x16, #0x158
  402c3c:	br	x17

0000000000402c40 <strncmp@plt>:
  402c40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c44:	ldr	x17, [x16, #352]
  402c48:	add	x16, x16, #0x160
  402c4c:	br	x17

0000000000402c50 <bindtextdomain@plt>:
  402c50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c54:	ldr	x17, [x16, #360]
  402c58:	add	x16, x16, #0x168
  402c5c:	br	x17

0000000000402c60 <__libc_start_main@plt>:
  402c60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c64:	ldr	x17, [x16, #368]
  402c68:	add	x16, x16, #0x170
  402c6c:	br	x17

0000000000402c70 <__printf_chk@plt>:
  402c70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c74:	ldr	x17, [x16, #376]
  402c78:	add	x16, x16, #0x178
  402c7c:	br	x17

0000000000402c80 <acl_get_tag_type@plt>:
  402c80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c84:	ldr	x17, [x16, #384]
  402c88:	add	x16, x16, #0x180
  402c8c:	br	x17

0000000000402c90 <fstatfs@plt>:
  402c90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402c94:	ldr	x17, [x16, #392]
  402c98:	add	x16, x16, #0x188
  402c9c:	br	x17

0000000000402ca0 <memset@plt>:
  402ca0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ca4:	ldr	x17, [x16, #400]
  402ca8:	add	x16, x16, #0x190
  402cac:	br	x17

0000000000402cb0 <fdopen@plt>:
  402cb0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402cb4:	ldr	x17, [x16, #408]
  402cb8:	add	x16, x16, #0x198
  402cbc:	br	x17

0000000000402cc0 <gettimeofday@plt>:
  402cc0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402cc4:	ldr	x17, [x16, #416]
  402cc8:	add	x16, x16, #0x1a0
  402ccc:	br	x17

0000000000402cd0 <fchmod@plt>:
  402cd0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402cd4:	ldr	x17, [x16, #424]
  402cd8:	add	x16, x16, #0x1a8
  402cdc:	br	x17

0000000000402ce0 <putchar_unlocked@plt>:
  402ce0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ce4:	ldr	x17, [x16, #432]
  402ce8:	add	x16, x16, #0x1b0
  402cec:	br	x17

0000000000402cf0 <calloc@plt>:
  402cf0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402cf4:	ldr	x17, [x16, #440]
  402cf8:	add	x16, x16, #0x1b8
  402cfc:	br	x17

0000000000402d00 <readdir@plt>:
  402d00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d04:	ldr	x17, [x16, #448]
  402d08:	add	x16, x16, #0x1c0
  402d0c:	br	x17

0000000000402d10 <realloc@plt>:
  402d10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d14:	ldr	x17, [x16, #456]
  402d18:	add	x16, x16, #0x1c8
  402d1c:	br	x17

0000000000402d20 <acl_set_file@plt>:
  402d20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d24:	ldr	x17, [x16, #464]
  402d28:	add	x16, x16, #0x1d0
  402d2c:	br	x17

0000000000402d30 <getpagesize@plt>:
  402d30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d34:	ldr	x17, [x16, #472]
  402d38:	add	x16, x16, #0x1d8
  402d3c:	br	x17

0000000000402d40 <acl_from_mode@plt>:
  402d40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d44:	ldr	x17, [x16, #480]
  402d48:	add	x16, x16, #0x1e0
  402d4c:	br	x17

0000000000402d50 <acl_get_fd@plt>:
  402d50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d54:	ldr	x17, [x16, #488]
  402d58:	add	x16, x16, #0x1e8
  402d5c:	br	x17

0000000000402d60 <closedir@plt>:
  402d60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d64:	ldr	x17, [x16, #496]
  402d68:	add	x16, x16, #0x1f0
  402d6c:	br	x17

0000000000402d70 <close@plt>:
  402d70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d74:	ldr	x17, [x16, #504]
  402d78:	add	x16, x16, #0x1f8
  402d7c:	br	x17

0000000000402d80 <strrchr@plt>:
  402d80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d84:	ldr	x17, [x16, #512]
  402d88:	add	x16, x16, #0x200
  402d8c:	br	x17

0000000000402d90 <__gmon_start__@plt>:
  402d90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402d94:	ldr	x17, [x16, #520]
  402d98:	add	x16, x16, #0x208
  402d9c:	br	x17

0000000000402da0 <fdopendir@plt>:
  402da0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402da4:	ldr	x17, [x16, #528]
  402da8:	add	x16, x16, #0x210
  402dac:	br	x17

0000000000402db0 <write@plt>:
  402db0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402db4:	ldr	x17, [x16, #536]
  402db8:	add	x16, x16, #0x218
  402dbc:	br	x17

0000000000402dc0 <abort@plt>:
  402dc0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402dc4:	ldr	x17, [x16, #544]
  402dc8:	add	x16, x16, #0x220
  402dcc:	br	x17

0000000000402dd0 <posix_fadvise@plt>:
  402dd0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402dd4:	ldr	x17, [x16, #552]
  402dd8:	add	x16, x16, #0x228
  402ddc:	br	x17

0000000000402de0 <mbsinit@plt>:
  402de0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402de4:	ldr	x17, [x16, #560]
  402de8:	add	x16, x16, #0x230
  402dec:	br	x17

0000000000402df0 <fpathconf@plt>:
  402df0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402df4:	ldr	x17, [x16, #568]
  402df8:	add	x16, x16, #0x238
  402dfc:	br	x17

0000000000402e00 <fread_unlocked@plt>:
  402e00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e04:	ldr	x17, [x16, #576]
  402e08:	add	x16, x16, #0x240
  402e0c:	br	x17

0000000000402e10 <canonicalize_file_name@plt>:
  402e10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e14:	ldr	x17, [x16, #584]
  402e18:	add	x16, x16, #0x248
  402e1c:	br	x17

0000000000402e20 <memcmp@plt>:
  402e20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e24:	ldr	x17, [x16, #592]
  402e28:	add	x16, x16, #0x250
  402e2c:	br	x17

0000000000402e30 <textdomain@plt>:
  402e30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e34:	ldr	x17, [x16, #600]
  402e38:	add	x16, x16, #0x258
  402e3c:	br	x17

0000000000402e40 <getopt_long@plt>:
  402e40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e44:	ldr	x17, [x16, #608]
  402e48:	add	x16, x16, #0x260
  402e4c:	br	x17

0000000000402e50 <__fprintf_chk@plt>:
  402e50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e54:	ldr	x17, [x16, #616]
  402e58:	add	x16, x16, #0x268
  402e5c:	br	x17

0000000000402e60 <strcmp@plt>:
  402e60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e64:	ldr	x17, [x16, #624]
  402e68:	add	x16, x16, #0x270
  402e6c:	br	x17

0000000000402e70 <__ctype_b_loc@plt>:
  402e70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e74:	ldr	x17, [x16, #632]
  402e78:	add	x16, x16, #0x278
  402e7c:	br	x17

0000000000402e80 <rewinddir@plt>:
  402e80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e84:	ldr	x17, [x16, #640]
  402e88:	add	x16, x16, #0x280
  402e8c:	br	x17

0000000000402e90 <rmdir@plt>:
  402e90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402e94:	ldr	x17, [x16, #648]
  402e98:	add	x16, x16, #0x288
  402e9c:	br	x17

0000000000402ea0 <lchown@plt>:
  402ea0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ea4:	ldr	x17, [x16, #656]
  402ea8:	add	x16, x16, #0x290
  402eac:	br	x17

0000000000402eb0 <acl_get_file@plt>:
  402eb0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402eb4:	ldr	x17, [x16, #664]
  402eb8:	add	x16, x16, #0x298
  402ebc:	br	x17

0000000000402ec0 <fseeko@plt>:
  402ec0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ec4:	ldr	x17, [x16, #672]
  402ec8:	add	x16, x16, #0x2a0
  402ecc:	br	x17

0000000000402ed0 <getline@plt>:
  402ed0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ed4:	ldr	x17, [x16, #680]
  402ed8:	add	x16, x16, #0x2a8
  402edc:	br	x17

0000000000402ee0 <free@plt>:
  402ee0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ee4:	ldr	x17, [x16, #688]
  402ee8:	add	x16, x16, #0x2b0
  402eec:	br	x17

0000000000402ef0 <renameat2@plt>:
  402ef0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ef4:	ldr	x17, [x16, #696]
  402ef8:	add	x16, x16, #0x2b8
  402efc:	br	x17

0000000000402f00 <__ctype_get_mb_cur_max@plt>:
  402f00:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f04:	ldr	x17, [x16, #704]
  402f08:	add	x16, x16, #0x2c0
  402f0c:	br	x17

0000000000402f10 <getgid@plt>:
  402f10:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f14:	ldr	x17, [x16, #712]
  402f18:	add	x16, x16, #0x2c8
  402f1c:	br	x17

0000000000402f20 <attr_copy_fd@plt>:
  402f20:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f24:	ldr	x17, [x16, #720]
  402f28:	add	x16, x16, #0x2d0
  402f2c:	br	x17

0000000000402f30 <renameat@plt>:
  402f30:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f34:	ldr	x17, [x16, #728]
  402f38:	add	x16, x16, #0x2d8
  402f3c:	br	x17

0000000000402f40 <mempcpy@plt>:
  402f40:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f44:	ldr	x17, [x16, #736]
  402f48:	add	x16, x16, #0x2e0
  402f4c:	br	x17

0000000000402f50 <acl_get_entry@plt>:
  402f50:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f54:	ldr	x17, [x16, #744]
  402f58:	add	x16, x16, #0x2e8
  402f5c:	br	x17

0000000000402f60 <strspn@plt>:
  402f60:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f64:	ldr	x17, [x16, #752]
  402f68:	add	x16, x16, #0x2f0
  402f6c:	br	x17

0000000000402f70 <utimensat@plt>:
  402f70:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f74:	ldr	x17, [x16, #760]
  402f78:	add	x16, x16, #0x2f8
  402f7c:	br	x17

0000000000402f80 <rename@plt>:
  402f80:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f84:	ldr	x17, [x16, #768]
  402f88:	add	x16, x16, #0x300
  402f8c:	br	x17

0000000000402f90 <__read_chk@plt>:
  402f90:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402f94:	ldr	x17, [x16, #776]
  402f98:	add	x16, x16, #0x308
  402f9c:	br	x17

0000000000402fa0 <fcntl@plt>:
  402fa0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402fa4:	ldr	x17, [x16, #784]
  402fa8:	add	x16, x16, #0x310
  402fac:	br	x17

0000000000402fb0 <attr_copy_file@plt>:
  402fb0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402fb4:	ldr	x17, [x16, #792]
  402fb8:	add	x16, x16, #0x318
  402fbc:	br	x17

0000000000402fc0 <fflush@plt>:
  402fc0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402fc4:	ldr	x17, [x16, #800]
  402fc8:	add	x16, x16, #0x320
  402fcc:	br	x17

0000000000402fd0 <attr_copy_check_permissions@plt>:
  402fd0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402fd4:	ldr	x17, [x16, #808]
  402fd8:	add	x16, x16, #0x328
  402fdc:	br	x17

0000000000402fe0 <strcpy@plt>:
  402fe0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402fe4:	ldr	x17, [x16, #816]
  402fe8:	add	x16, x16, #0x330
  402fec:	br	x17

0000000000402ff0 <dirfd@plt>:
  402ff0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  402ff4:	ldr	x17, [x16, #824]
  402ff8:	add	x16, x16, #0x338
  402ffc:	br	x17

0000000000403000 <__explicit_bzero_chk@plt>:
  403000:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403004:	ldr	x17, [x16, #832]
  403008:	add	x16, x16, #0x340
  40300c:	br	x17

0000000000403010 <__lxstat@plt>:
  403010:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403014:	ldr	x17, [x16, #840]
  403018:	add	x16, x16, #0x348
  40301c:	br	x17

0000000000403020 <read@plt>:
  403020:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403024:	ldr	x17, [x16, #848]
  403028:	add	x16, x16, #0x350
  40302c:	br	x17

0000000000403030 <isatty@plt>:
  403030:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403034:	ldr	x17, [x16, #856]
  403038:	add	x16, x16, #0x358
  40303c:	br	x17

0000000000403040 <utimes@plt>:
  403040:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403044:	ldr	x17, [x16, #864]
  403048:	add	x16, x16, #0x360
  40304c:	br	x17

0000000000403050 <__fxstat@plt>:
  403050:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403054:	ldr	x17, [x16, #872]
  403058:	add	x16, x16, #0x368
  40305c:	br	x17

0000000000403060 <dcgettext@plt>:
  403060:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403064:	ldr	x17, [x16, #880]
  403068:	add	x16, x16, #0x370
  40306c:	br	x17

0000000000403070 <fputs_unlocked@plt>:
  403070:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403074:	ldr	x17, [x16, #888]
  403078:	add	x16, x16, #0x378
  40307c:	br	x17

0000000000403080 <__freading@plt>:
  403080:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403084:	ldr	x17, [x16, #896]
  403088:	add	x16, x16, #0x380
  40308c:	br	x17

0000000000403090 <ftruncate@plt>:
  403090:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403094:	ldr	x17, [x16, #904]
  403098:	add	x16, x16, #0x388
  40309c:	br	x17

00000000004030a0 <symlinkat@plt>:
  4030a0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030a4:	ldr	x17, [x16, #912]
  4030a8:	add	x16, x16, #0x390
  4030ac:	br	x17

00000000004030b0 <fallocate@plt>:
  4030b0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030b4:	ldr	x17, [x16, #920]
  4030b8:	add	x16, x16, #0x398
  4030bc:	br	x17

00000000004030c0 <iswprint@plt>:
  4030c0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030c4:	ldr	x17, [x16, #928]
  4030c8:	add	x16, x16, #0x3a0
  4030cc:	br	x17

00000000004030d0 <umask@plt>:
  4030d0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030d4:	ldr	x17, [x16, #936]
  4030d8:	add	x16, x16, #0x3a8
  4030dc:	br	x17

00000000004030e0 <faccessat@plt>:
  4030e0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030e4:	ldr	x17, [x16, #944]
  4030e8:	add	x16, x16, #0x3b0
  4030ec:	br	x17

00000000004030f0 <openat@plt>:
  4030f0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4030f4:	ldr	x17, [x16, #952]
  4030f8:	add	x16, x16, #0x3b8
  4030fc:	br	x17

0000000000403100 <__assert_fail@plt>:
  403100:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403104:	ldr	x17, [x16, #960]
  403108:	add	x16, x16, #0x3c0
  40310c:	br	x17

0000000000403110 <__errno_location@plt>:
  403110:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403114:	ldr	x17, [x16, #968]
  403118:	add	x16, x16, #0x3c8
  40311c:	br	x17

0000000000403120 <getenv@plt>:
  403120:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403124:	ldr	x17, [x16, #976]
  403128:	add	x16, x16, #0x3d0
  40312c:	br	x17

0000000000403130 <__xstat@plt>:
  403130:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403134:	ldr	x17, [x16, #984]
  403138:	add	x16, x16, #0x3d8
  40313c:	br	x17

0000000000403140 <unlink@plt>:
  403140:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403144:	ldr	x17, [x16, #992]
  403148:	add	x16, x16, #0x3e0
  40314c:	br	x17

0000000000403150 <fchown@plt>:
  403150:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403154:	ldr	x17, [x16, #1000]
  403158:	add	x16, x16, #0x3e8
  40315c:	br	x17

0000000000403160 <mkdir@plt>:
  403160:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403164:	ldr	x17, [x16, #1008]
  403168:	add	x16, x16, #0x3f0
  40316c:	br	x17

0000000000403170 <error_at_line@plt>:
  403170:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403174:	ldr	x17, [x16, #1016]
  403178:	add	x16, x16, #0x3f8
  40317c:	br	x17

0000000000403180 <ioctl@plt>:
  403180:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403184:	ldr	x17, [x16, #1024]
  403188:	add	x16, x16, #0x400
  40318c:	br	x17

0000000000403190 <setlocale@plt>:
  403190:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  403194:	ldr	x17, [x16, #1032]
  403198:	add	x16, x16, #0x408
  40319c:	br	x17

00000000004031a0 <acl_free@plt>:
  4031a0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4031a4:	ldr	x17, [x16, #1040]
  4031a8:	add	x16, x16, #0x410
  4031ac:	br	x17

00000000004031b0 <__fxstatat@plt>:
  4031b0:	adrp	x16, 428000 <__fxstatat@plt+0x24e50>
  4031b4:	ldr	x17, [x16, #1048]
  4031b8:	add	x16, x16, #0x418
  4031bc:	br	x17

Disassembly of section .text:

00000000004031c0 <.text>:
  4031c0:	stp	x29, x30, [sp, #-320]!
  4031c4:	mov	x29, sp
  4031c8:	stp	x19, x20, [sp, #16]
  4031cc:	mov	w19, w0
  4031d0:	mov	x20, x1
  4031d4:	ldr	x0, [x1]
  4031d8:	stp	x21, x22, [sp, #32]
  4031dc:	adrp	x21, 412000 <__fxstatat@plt+0xee50>
  4031e0:	stp	x23, x24, [sp, #48]
  4031e4:	add	x21, x21, #0x13b
  4031e8:	adrp	x23, 412000 <__fxstatat@plt+0xee50>
  4031ec:	stp	x25, x26, [sp, #64]
  4031f0:	add	x23, x23, #0x3f0
  4031f4:	adrp	x25, 412000 <__fxstatat@plt+0xee50>
  4031f8:	stp	x27, x28, [sp, #80]
  4031fc:	bl	40abdc <__fxstatat@plt+0x7a2c>
  403200:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403204:	mov	w0, #0x6                   	// #6
  403208:	add	x1, x1, #0x8c3
  40320c:	bl	403190 <setlocale@plt>
  403210:	add	x28, x23, #0x78
  403214:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403218:	add	x1, x1, #0x1de
  40321c:	mov	x0, x21
  403220:	bl	402c50 <bindtextdomain@plt>
  403224:	mov	x0, x21
  403228:	add	x25, x25, #0x270
  40322c:	bl	402e30 <textdomain@plt>
  403230:	mov	w27, #0x0                   	// #0
  403234:	adrp	x0, 409000 <__fxstatat@plt+0x5e50>
  403238:	add	x0, x0, #0x4d0
  40323c:	bl	4117f0 <__fxstatat@plt+0xe640>
  403240:	mov	x24, #0x0                   	// #0
  403244:	add	x0, sp, #0x70
  403248:	bl	405690 <__fxstatat@plt+0x24e0>
  40324c:	mov	x1, #0x100                 	// #256
  403250:	mov	w0, #0x1                   	// #1
  403254:	movk	x1, #0x101, lsl #16
  403258:	str	xzr, [sp, #128]
  40325c:	movk	x1, #0x101, lsl #48
  403260:	stur	x1, [sp, #140]
  403264:	mov	x1, #0x1000000             	// #16777216
  403268:	strh	w0, [sp, #136]
  40326c:	movk	x1, #0x1, lsl #48
  403270:	stur	x1, [sp, #148]
  403274:	mov	w1, #0x2                   	// #2
  403278:	str	w1, [sp, #116]
  40327c:	mov	x1, #0x4                   	// #4
  403280:	strb	wzr, [sp, #156]
  403284:	movk	x1, #0x2, lsl #32
  403288:	str	x1, [sp, #120]
  40328c:	str	w0, [sp, #168]
  403290:	mov	w0, #0x0                   	// #0
  403294:	bl	403030 <isatty@plt>
  403298:	cmp	w0, #0x0
  40329c:	cset	w0, ne  // ne = any
  4032a0:	mov	x26, #0x0                   	// #0
  4032a4:	mov	w22, #0x0                   	// #0
  4032a8:	mov	x21, #0x0                   	// #0
  4032ac:	sturh	wzr, [sp, #157]
  4032b0:	strb	w0, [sp, #159]
  4032b4:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4032b8:	add	x0, x0, #0x4f0
  4032bc:	str	x0, [sp, #104]
  4032c0:	strb	wzr, [sp, #160]
  4032c4:	stp	xzr, xzr, [sp, #176]
  4032c8:	mov	x3, x28
  4032cc:	mov	x2, x25
  4032d0:	mov	x1, x20
  4032d4:	mov	w0, w19
  4032d8:	mov	x4, #0x0                   	// #0
  4032dc:	bl	402e40 <getopt_long@plt>
  4032e0:	cmn	w0, #0x1
  4032e4:	b.ne	40333c <__fxstatat@plt+0x18c>  // b.any
  4032e8:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4032ec:	cmp	x21, #0x0
  4032f0:	ldr	w25, [x0, #1224]
  4032f4:	cset	w0, eq  // eq = none
  4032f8:	sub	w19, w19, w25
  4032fc:	sbfiz	x28, x25, #3, #32
  403300:	cmp	w0, w19
  403304:	add	x25, x20, w25, sxtw #3
  403308:	b.lt	403578 <__fxstatat@plt+0x3c8>  // b.tstop
  40330c:	cmp	w19, #0x1
  403310:	mov	w2, #0x5                   	// #5
  403314:	b.eq	403540 <__fxstatat@plt+0x390>  // b.none
  403318:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40331c:	add	x1, x1, #0x27d
  403320:	mov	x0, #0x0                   	// #0
  403324:	bl	403060 <dcgettext@plt>
  403328:	mov	w1, #0x0                   	// #0
  40332c:	mov	x2, x0
  403330:	mov	w0, #0x0                   	// #0
  403334:	bl	402a00 <error@plt>
  403338:	b	403368 <__fxstatat@plt+0x1b8>
  40333c:	cmp	w0, #0x76
  403340:	b.gt	4033a8 <__fxstatat@plt+0x1f8>
  403344:	cmp	w0, #0x61
  403348:	b.gt	403370 <__fxstatat@plt+0x1c0>
  40334c:	cmp	w0, #0x53
  403350:	b.eq	4034dc <__fxstatat@plt+0x32c>  // b.none
  403354:	b.gt	403394 <__fxstatat@plt+0x1e4>
  403358:	cmn	w0, #0x3
  40335c:	b.eq	4034f0 <__fxstatat@plt+0x340>  // b.none
  403360:	cmn	w0, #0x2
  403364:	b.eq	4034e8 <__fxstatat@plt+0x338>  // b.none
  403368:	mov	w0, #0x1                   	// #1
  40336c:	b	4034ec <__fxstatat@plt+0x33c>
  403370:	sub	w0, w0, #0x62
  403374:	cmp	w0, #0x14
  403378:	b.hi	403368 <__fxstatat@plt+0x1b8>  // b.pmore
  40337c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403380:	add	x1, x1, #0x3d8
  403384:	ldrb	w0, [x1, w0, uxtw]
  403388:	adr	x1, 403394 <__fxstatat@plt+0x1e4>
  40338c:	add	x0, x1, w0, sxtb #2
  403390:	br	x0
  403394:	cmp	w0, #0x54
  403398:	b.eq	403538 <__fxstatat@plt+0x388>  // b.none
  40339c:	cmp	w0, #0x5a
  4033a0:	b.eq	4032c8 <__fxstatat@plt+0x118>  // b.none
  4033a4:	b	403368 <__fxstatat@plt+0x1b8>
  4033a8:	cmp	w0, #0x100
  4033ac:	b.ne	403368 <__fxstatat@plt+0x1b8>  // b.any
  4033b0:	ldr	x1, [sp, #104]
  4033b4:	mov	w0, #0x1                   	// #1
  4033b8:	strb	w0, [x1, #16]
  4033bc:	b	4032c8 <__fxstatat@plt+0x118>
  4033c0:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4033c4:	ldr	x0, [x0, #1216]
  4033c8:	cmp	x0, #0x0
  4033cc:	csel	x24, x24, x0, eq  // eq = none
  4033d0:	mov	w22, #0x1                   	// #1
  4033d4:	b	4032c8 <__fxstatat@plt+0x118>
  4033d8:	mov	w0, #0x1                   	// #1
  4033dc:	str	w0, [sp, #120]
  4033e0:	b	4032c8 <__fxstatat@plt+0x118>
  4033e4:	mov	w0, #0x3                   	// #3
  4033e8:	b	4033dc <__fxstatat@plt+0x22c>
  4033ec:	mov	w0, #0x2                   	// #2
  4033f0:	b	4033dc <__fxstatat@plt+0x22c>
  4033f4:	cbz	x21, 40341c <__fxstatat@plt+0x26c>
  4033f8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4033fc:	add	x1, x1, #0x1f0
  403400:	mov	w2, #0x5                   	// #5
  403404:	mov	x0, #0x0                   	// #0
  403408:	bl	403060 <dcgettext@plt>
  40340c:	mov	w1, #0x0                   	// #0
  403410:	mov	x2, x0
  403414:	mov	w0, #0x1                   	// #1
  403418:	bl	402a00 <error@plt>
  40341c:	adrp	x2, 428000 <__fxstatat@plt+0x24e50>
  403420:	add	x1, sp, #0xc0
  403424:	add	x21, x2, #0x4c0
  403428:	ldr	x0, [x2, #1216]
  40342c:	bl	411800 <__fxstatat@plt+0xe650>
  403430:	adrp	x2, 428000 <__fxstatat@plt+0x24e50>
  403434:	cbz	w0, 403478 <__fxstatat@plt+0x2c8>
  403438:	bl	403110 <__errno_location@plt>
  40343c:	ldr	w20, [x0]
  403440:	mov	w2, #0x5                   	// #5
  403444:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403448:	mov	x0, #0x0                   	// #0
  40344c:	add	x1, x1, #0x216
  403450:	bl	403060 <dcgettext@plt>
  403454:	mov	x19, x0
  403458:	ldr	x1, [x21]
  40345c:	mov	w0, #0x4                   	// #4
  403460:	bl	40bffc <__fxstatat@plt+0x8e4c>
  403464:	mov	x3, x0
  403468:	mov	x2, x19
  40346c:	mov	w1, w20
  403470:	mov	w0, #0x1                   	// #1
  403474:	bl	402a00 <error@plt>
  403478:	ldr	w0, [sp, #208]
  40347c:	and	w0, w0, #0xf000
  403480:	cmp	w0, #0x4, lsl #12
  403484:	b.eq	4034bc <__fxstatat@plt+0x30c>  // b.none
  403488:	mov	w2, #0x5                   	// #5
  40348c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403490:	mov	x0, #0x0                   	// #0
  403494:	add	x1, x1, #0x22a
  403498:	bl	403060 <dcgettext@plt>
  40349c:	mov	x19, x0
  4034a0:	ldr	x1, [x21]
  4034a4:	mov	w0, #0x4                   	// #4
  4034a8:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4034ac:	mov	x3, x0
  4034b0:	mov	x2, x19
  4034b4:	mov	w1, #0x0                   	// #0
  4034b8:	b	403470 <__fxstatat@plt+0x2c0>
  4034bc:	ldr	x21, [x2, #1216]
  4034c0:	b	4032c8 <__fxstatat@plt+0x118>
  4034c4:	mov	w0, #0x1                   	// #1
  4034c8:	strb	w0, [sp, #157]
  4034cc:	b	4032c8 <__fxstatat@plt+0x118>
  4034d0:	mov	w0, #0x1                   	// #1
  4034d4:	strb	w0, [sp, #158]
  4034d8:	b	4032c8 <__fxstatat@plt+0x118>
  4034dc:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4034e0:	ldr	x26, [x0, #1216]
  4034e4:	b	4033d0 <__fxstatat@plt+0x220>
  4034e8:	mov	w0, #0x0                   	// #0
  4034ec:	bl	403a7c <__fxstatat@plt+0x8cc>
  4034f0:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4034f4:	adrp	x6, 412000 <__fxstatat@plt+0xee50>
  4034f8:	adrp	x5, 412000 <__fxstatat@plt+0xee50>
  4034fc:	add	x6, x6, #0x247
  403500:	ldr	x3, [x0, #1088]
  403504:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  403508:	add	x5, x5, #0x254
  40350c:	adrp	x4, 412000 <__fxstatat@plt+0xee50>
  403510:	ldr	x0, [x0, #1232]
  403514:	add	x4, x4, #0x264
  403518:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40351c:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403520:	add	x2, x2, #0x137
  403524:	add	x1, x1, #0x945
  403528:	mov	x7, #0x0                   	// #0
  40352c:	bl	40da10 <__fxstatat@plt+0xa860>
  403530:	mov	w0, #0x0                   	// #0
  403534:	bl	4029f0 <exit@plt>
  403538:	mov	w27, #0x1                   	// #1
  40353c:	b	4032c8 <__fxstatat@plt+0x118>
  403540:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403544:	mov	x0, #0x0                   	// #0
  403548:	add	x1, x1, #0x292
  40354c:	bl	403060 <dcgettext@plt>
  403550:	ldr	x1, [x20, x28]
  403554:	mov	x19, x0
  403558:	mov	w0, #0x4                   	// #4
  40355c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  403560:	mov	x2, x19
  403564:	mov	x3, x0
  403568:	mov	w1, #0x0                   	// #0
  40356c:	mov	w0, #0x0                   	// #0
  403570:	bl	402a00 <error@plt>
  403574:	b	403368 <__fxstatat@plt+0x1b8>
  403578:	cbz	w27, 4035b8 <__fxstatat@plt+0x408>
  40357c:	cbz	x21, 403590 <__fxstatat@plt+0x3e0>
  403580:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403584:	mov	w2, #0x5                   	// #5
  403588:	add	x1, x1, #0x2bc
  40358c:	b	403404 <__fxstatat@plt+0x254>
  403590:	cmp	w19, #0x2
  403594:	b.le	4036d4 <__fxstatat@plt+0x524>
  403598:	mov	w2, #0x5                   	// #5
  40359c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	add	x1, x1, #0x302
  4035a8:	bl	403060 <dcgettext@plt>
  4035ac:	mov	x19, x0
  4035b0:	ldr	x1, [x25, #16]
  4035b4:	b	403558 <__fxstatat@plt+0x3a8>
  4035b8:	cbnz	x21, 4036d4 <__fxstatat@plt+0x524>
  4035bc:	cmp	w19, #0x1
  4035c0:	b.ne	4035e0 <__fxstatat@plt+0x430>  // b.any
  4035c4:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  4035c8:	adrp	x0, 412000 <__fxstatat@plt+0xee50>
  4035cc:	add	x3, x23, #0x238
  4035d0:	add	x1, x1, #0x926
  4035d4:	add	x0, x0, #0x313
  4035d8:	mov	w2, #0x1c9                 	// #457
  4035dc:	bl	403100 <__assert_fail@plt>
  4035e0:	cmp	w19, #0x2
  4035e4:	b.ne	403610 <__fxstatat@plt+0x460>  // b.any
  4035e8:	ldr	x1, [x20, x28]
  4035ec:	mov	w2, #0xffffff9c            	// #-100
  4035f0:	ldr	x3, [x25, #8]
  4035f4:	mov	w0, w2
  4035f8:	mov	w4, #0x1                   	// #1
  4035fc:	bl	40c1e4 <__fxstatat@plt+0x9034>
  403600:	cbz	w0, 40360c <__fxstatat@plt+0x45c>
  403604:	bl	403110 <__errno_location@plt>
  403608:	ldr	w0, [x0]
  40360c:	str	w0, [sp, #164]
  403610:	ldr	w0, [sp, #164]
  403614:	cbz	w0, 40364c <__fxstatat@plt+0x49c>
  403618:	add	x0, x25, w19, sxtw #3
  40361c:	add	x1, sp, #0xc0
  403620:	ldur	x27, [x0, #-8]
  403624:	mov	x0, x27
  403628:	bl	411800 <__fxstatat@plt+0xe650>
  40362c:	cbz	w0, 40363c <__fxstatat@plt+0x48c>
  403630:	bl	403110 <__errno_location@plt>
  403634:	ldr	w23, [x0]
  403638:	cbnz	w23, 403688 <__fxstatat@plt+0x4d8>
  40363c:	ldr	w0, [sp, #208]
  403640:	and	w0, w0, #0xf000
  403644:	cmp	w0, #0x4, lsl #12
  403648:	b.eq	4036c4 <__fxstatat@plt+0x514>  // b.none
  40364c:	cmp	w19, #0x2
  403650:	b.eq	4036d4 <__fxstatat@plt+0x524>  // b.none
  403654:	add	x19, x25, w19, sxtw #3
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403660:	mov	x0, #0x0                   	// #0
  403664:	add	x1, x1, #0x22a
  403668:	bl	403060 <dcgettext@plt>
  40366c:	ldur	x1, [x19, #-8]
  403670:	mov	x20, x0
  403674:	mov	w0, #0x4                   	// #4
  403678:	bl	40bffc <__fxstatat@plt+0x8e4c>
  40367c:	mov	x3, x0
  403680:	mov	x2, x20
  403684:	b	4034b4 <__fxstatat@plt+0x304>
  403688:	tst	w23, #0xfffffffd
  40368c:	b.eq	40364c <__fxstatat@plt+0x49c>  // b.none
  403690:	mov	w2, #0x5                   	// #5
  403694:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403698:	mov	x0, #0x0                   	// #0
  40369c:	add	x1, x1, #0x216
  4036a0:	bl	403060 <dcgettext@plt>
  4036a4:	mov	x19, x0
  4036a8:	mov	x1, x27
  4036ac:	mov	w0, #0x4                   	// #4
  4036b0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4036b4:	mov	x3, x0
  4036b8:	mov	x2, x19
  4036bc:	mov	w1, w23
  4036c0:	b	403470 <__fxstatat@plt+0x2c0>
  4036c4:	mov	w0, #0xffffffff            	// #-1
  4036c8:	add	w19, w19, w0
  4036cc:	str	w0, [sp, #164]
  4036d0:	ldr	x21, [x25, w19, sxtw #3]
  4036d4:	ldr	w0, [sp, #120]
  4036d8:	cmp	w0, #0x2
  4036dc:	b.ne	4037b0 <__fxstatat@plt+0x600>  // b.any
  4036e0:	strb	wzr, [sp, #157]
  4036e4:	cbnz	w22, 4037d4 <__fxstatat@plt+0x624>
  4036e8:	mov	w0, #0x0                   	// #0
  4036ec:	str	w0, [sp, #112]
  4036f0:	mov	x0, x26
  4036f4:	adrp	x23, 428000 <__fxstatat@plt+0x24e50>
  4036f8:	add	x23, x23, #0x4f0
  4036fc:	bl	408e54 <__fxstatat@plt+0x5ca4>
  403700:	bl	4086f0 <__fxstatat@plt+0x5540>
  403704:	cbz	x21, 4037e4 <__fxstatat@plt+0x634>
  403708:	cmp	w19, #0x1
  40370c:	b.eq	403718 <__fxstatat@plt+0x568>  // b.none
  403710:	add	x0, sp, #0x70
  403714:	bl	405608 <__fxstatat@plt+0x2458>
  403718:	mov	x22, #0x0                   	// #0
  40371c:	mov	w20, #0x1                   	// #1
  403720:	add	w0, w22, #0x1
  403724:	cmp	w0, w19
  403728:	cset	w0, eq  // eq = none
  40372c:	strb	w0, [sp, #161]
  403730:	ldrb	w0, [x23, #16]
  403734:	ldr	x26, [x25, x22, lsl #3]
  403738:	cbz	w0, 403744 <__fxstatat@plt+0x594>
  40373c:	mov	x0, x26
  403740:	bl	409808 <__fxstatat@plt+0x6658>
  403744:	mov	x0, x26
  403748:	bl	409778 <__fxstatat@plt+0x65c8>
  40374c:	mov	x1, x0
  403750:	mov	x2, #0x0                   	// #0
  403754:	mov	x0, x21
  403758:	bl	409bc8 <__fxstatat@plt+0x6a18>
  40375c:	mov	x24, x0
  403760:	add	x22, x22, #0x1
  403764:	bl	409808 <__fxstatat@plt+0x6658>
  403768:	add	x2, sp, #0x70
  40376c:	mov	x1, x24
  403770:	mov	x0, x26
  403774:	bl	403948 <__fxstatat@plt+0x798>
  403778:	and	w26, w0, #0xff
  40377c:	mov	x0, x24
  403780:	bl	402ee0 <free@plt>
  403784:	and	w20, w26, w20
  403788:	cmp	w19, w22
  40378c:	b.gt	403720 <__fxstatat@plt+0x570>
  403790:	eor	w0, w20, #0x1
  403794:	ldp	x19, x20, [sp, #16]
  403798:	ldp	x21, x22, [sp, #32]
  40379c:	ldp	x23, x24, [sp, #48]
  4037a0:	ldp	x25, x26, [sp, #64]
  4037a4:	ldp	x27, x28, [sp, #80]
  4037a8:	ldp	x29, x30, [sp], #320
  4037ac:	ret
  4037b0:	cbz	w22, 4036e8 <__fxstatat@plt+0x538>
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4037bc:	mov	x0, #0x0                   	// #0
  4037c0:	add	x1, x1, #0x359
  4037c4:	bl	403060 <dcgettext@plt>
  4037c8:	mov	x1, x24
  4037cc:	bl	409430 <__fxstatat@plt+0x6280>
  4037d0:	b	4036ec <__fxstatat@plt+0x53c>
  4037d4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	add	x1, x1, #0x320
  4037e0:	b	403320 <__fxstatat@plt+0x170>
  4037e4:	mov	w0, #0x1                   	// #1
  4037e8:	strb	w0, [sp, #161]
  4037ec:	ldrb	w0, [x23, #16]
  4037f0:	ldr	x19, [x20, x28]
  4037f4:	ldr	x20, [x25, #8]
  4037f8:	cbz	w0, 403804 <__fxstatat@plt+0x654>
  4037fc:	mov	x0, x19
  403800:	bl	409808 <__fxstatat@plt+0x6658>
  403804:	mov	x1, x20
  403808:	add	x2, sp, #0x70
  40380c:	mov	x0, x19
  403810:	bl	403948 <__fxstatat@plt+0x798>
  403814:	and	w20, w0, #0xff
  403818:	b	403790 <__fxstatat@plt+0x5e0>
  40381c:	mov	x29, #0x0                   	// #0
  403820:	mov	x30, #0x0                   	// #0
  403824:	mov	x5, x0
  403828:	ldr	x1, [sp]
  40382c:	add	x2, sp, #0x8
  403830:	mov	x6, sp
  403834:	movz	x0, #0x0, lsl #48
  403838:	movk	x0, #0x0, lsl #32
  40383c:	movk	x0, #0x40, lsl #16
  403840:	movk	x0, #0x31c0
  403844:	movz	x3, #0x0, lsl #48
  403848:	movk	x3, #0x0, lsl #32
  40384c:	movk	x3, #0x41, lsl #16
  403850:	movk	x3, #0x1768
  403854:	movz	x4, #0x0, lsl #48
  403858:	movk	x4, #0x0, lsl #32
  40385c:	movk	x4, #0x41, lsl #16
  403860:	movk	x4, #0x17e8
  403864:	bl	402c60 <__libc_start_main@plt>
  403868:	bl	402dc0 <abort@plt>
  40386c:	adrp	x0, 427000 <__fxstatat@plt+0x23e50>
  403870:	ldr	x0, [x0, #4064]
  403874:	cbz	x0, 40387c <__fxstatat@plt+0x6cc>
  403878:	b	402d90 <__gmon_start__@plt>
  40387c:	ret
  403880:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  403884:	add	x1, x0, #0x4b0
  403888:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40388c:	add	x0, x0, #0x4b0
  403890:	cmp	x1, x0
  403894:	b.eq	4038c0 <__fxstatat@plt+0x710>  // b.none
  403898:	sub	sp, sp, #0x10
  40389c:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  4038a0:	ldr	x1, [x1, #2200]
  4038a4:	str	x1, [sp, #8]
  4038a8:	cbz	x1, 4038b8 <__fxstatat@plt+0x708>
  4038ac:	mov	x16, x1
  4038b0:	add	sp, sp, #0x10
  4038b4:	br	x16
  4038b8:	add	sp, sp, #0x10
  4038bc:	ret
  4038c0:	ret
  4038c4:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4038c8:	add	x1, x0, #0x4b0
  4038cc:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4038d0:	add	x0, x0, #0x4b0
  4038d4:	sub	x1, x1, x0
  4038d8:	mov	x2, #0x2                   	// #2
  4038dc:	asr	x1, x1, #3
  4038e0:	sdiv	x1, x1, x2
  4038e4:	cbz	x1, 403910 <__fxstatat@plt+0x760>
  4038e8:	sub	sp, sp, #0x10
  4038ec:	adrp	x2, 411000 <__fxstatat@plt+0xde50>
  4038f0:	ldr	x2, [x2, #2208]
  4038f4:	str	x2, [sp, #8]
  4038f8:	cbz	x2, 403908 <__fxstatat@plt+0x758>
  4038fc:	mov	x16, x2
  403900:	add	sp, sp, #0x10
  403904:	br	x16
  403908:	add	sp, sp, #0x10
  40390c:	ret
  403910:	ret
  403914:	stp	x29, x30, [sp, #-32]!
  403918:	mov	x29, sp
  40391c:	str	x19, [sp, #16]
  403920:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  403924:	ldrb	w0, [x19, #1256]
  403928:	cbnz	w0, 403938 <__fxstatat@plt+0x788>
  40392c:	bl	403880 <__fxstatat@plt+0x6d0>
  403930:	mov	w0, #0x1                   	// #1
  403934:	strb	w0, [x19, #1256]
  403938:	ldr	x19, [sp, #16]
  40393c:	ldp	x29, x30, [sp], #32
  403940:	ret
  403944:	b	4038c4 <__fxstatat@plt+0x714>
  403948:	stp	x29, x30, [sp, #-112]!
  40394c:	mov	x3, x2
  403950:	mov	x29, sp
  403954:	add	x5, sp, #0x3f
  403958:	add	x4, sp, #0x3e
  40395c:	stp	x19, x20, [sp, #16]
  403960:	mov	x19, x0
  403964:	mov	x20, x2
  403968:	mov	w2, #0x0                   	// #0
  40396c:	str	x21, [sp, #32]
  403970:	bl	408458 <__fxstatat@plt+0x52a8>
  403974:	ands	w0, w0, #0xff
  403978:	b.eq	403a5c <__fxstatat@plt+0x8ac>  // b.none
  40397c:	ldrb	w1, [sp, #62]
  403980:	cbnz	w1, 403a6c <__fxstatat@plt+0x8bc>
  403984:	ldrb	w1, [sp, #63]
  403988:	cbnz	w1, 403a74 <__fxstatat@plt+0x8c4>
  40398c:	cbz	x19, 403a5c <__fxstatat@plt+0x8ac>
  403990:	mov	w1, #0x1                   	// #1
  403994:	mov	w0, #0x100                 	// #256
  403998:	mov	w21, #0x5                   	// #5
  40399c:	strb	wzr, [sp, #80]
  4039a0:	str	w21, [sp, #84]
  4039a4:	strh	w0, [sp, #88]
  4039a8:	strb	w1, [sp, #90]
  4039ac:	strb	wzr, [sp, #105]
  4039b0:	strh	w0, [sp, #106]
  4039b4:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4039b8:	add	x0, x0, #0x4f0
  4039bc:	bl	40c3a0 <__fxstatat@plt+0x91f0>
  4039c0:	str	x0, [sp, #96]
  4039c4:	cbnz	x0, 403a0c <__fxstatat@plt+0x85c>
  4039c8:	bl	403110 <__errno_location@plt>
  4039cc:	ldr	w20, [x0]
  4039d0:	mov	w2, w21
  4039d4:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	add	x1, x1, #0x907
  4039e0:	bl	403060 <dcgettext@plt>
  4039e4:	mov	x19, x0
  4039e8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4039ec:	mov	w0, #0x4                   	// #4
  4039f0:	add	x1, x1, #0x526
  4039f4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4039f8:	mov	x2, x19
  4039fc:	mov	x3, x0
  403a00:	mov	w1, w20
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	bl	402a00 <error@plt>
  403a0c:	ldrb	w0, [x20, #46]
  403a10:	add	x1, sp, #0x50
  403a14:	stp	x19, xzr, [sp, #64]
  403a18:	strb	wzr, [sp, #104]
  403a1c:	strb	w0, [sp, #106]
  403a20:	add	x0, sp, #0x40
  403a24:	bl	404370 <__fxstatat@plt+0x11c0>
  403a28:	sub	w1, w0, #0x2
  403a2c:	cmp	w1, #0x2
  403a30:	b.ls	403a54 <__fxstatat@plt+0x8a4>  // b.plast
  403a34:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  403a38:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403a3c:	adrp	x0, 411000 <__fxstatat@plt+0xde50>
  403a40:	add	x3, x3, #0x3f0
  403a44:	add	x1, x1, #0x926
  403a48:	add	x0, x0, #0x92f
  403a4c:	mov	w2, #0xef                  	// #239
  403a50:	bl	403100 <__assert_fail@plt>
  403a54:	cmp	w0, #0x4
  403a58:	cset	w0, ne  // ne = any
  403a5c:	ldp	x19, x20, [sp, #16]
  403a60:	ldr	x21, [sp, #32]
  403a64:	ldp	x29, x30, [sp], #112
  403a68:	ret
  403a6c:	mov	w0, #0x0                   	// #0
  403a70:	b	403a5c <__fxstatat@plt+0x8ac>
  403a74:	mov	w0, w1
  403a78:	b	403a5c <__fxstatat@plt+0x8ac>
  403a7c:	stp	x29, x30, [sp, #-176]!
  403a80:	mov	x29, sp
  403a84:	stp	x19, x20, [sp, #16]
  403a88:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  403a8c:	stp	x21, x22, [sp, #32]
  403a90:	mov	w22, w0
  403a94:	str	x23, [sp, #48]
  403a98:	cbz	w0, 403ad4 <__fxstatat@plt+0x924>
  403a9c:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  403aa0:	mov	w2, #0x5                   	// #5
  403aa4:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403aa8:	add	x1, x1, #0x948
  403aac:	ldr	x20, [x0, #1208]
  403ab0:	mov	x0, #0x0                   	// #0
  403ab4:	bl	403060 <dcgettext@plt>
  403ab8:	mov	x2, x0
  403abc:	ldr	x3, [x19, #2376]
  403ac0:	mov	x0, x20
  403ac4:	mov	w1, #0x1                   	// #1
  403ac8:	bl	402e50 <__fprintf_chk@plt>
  403acc:	mov	w0, w22
  403ad0:	bl	4029f0 <exit@plt>
  403ad4:	mov	w2, #0x5                   	// #5
  403ad8:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403adc:	mov	x0, #0x0                   	// #0
  403ae0:	add	x1, x1, #0x96f
  403ae4:	bl	403060 <dcgettext@plt>
  403ae8:	mov	x1, x0
  403aec:	ldr	x4, [x19, #2376]
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  403af8:	adrp	x21, 411000 <__fxstatat@plt+0xde50>
  403afc:	mov	x3, x4
  403b00:	mov	x2, x4
  403b04:	bl	402c70 <__printf_chk@plt>
  403b08:	add	x20, sp, #0x40
  403b0c:	mov	w2, #0x5                   	// #5
  403b10:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	add	x1, x1, #0x9ee
  403b1c:	bl	403060 <dcgettext@plt>
  403b20:	add	x21, x21, #0x945
  403b24:	ldr	x1, [x19, #1232]
  403b28:	bl	403070 <fputs_unlocked@plt>
  403b2c:	mov	w2, #0x5                   	// #5
  403b30:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403b34:	mov	x0, #0x0                   	// #0
  403b38:	add	x1, x1, #0xa26
  403b3c:	bl	403060 <dcgettext@plt>
  403b40:	ldr	x1, [x19, #1232]
  403b44:	bl	403070 <fputs_unlocked@plt>
  403b48:	mov	w2, #0x5                   	// #5
  403b4c:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403b50:	mov	x0, #0x0                   	// #0
  403b54:	add	x1, x1, #0xa71
  403b58:	bl	403060 <dcgettext@plt>
  403b5c:	ldr	x1, [x19, #1232]
  403b60:	bl	403070 <fputs_unlocked@plt>
  403b64:	mov	w2, #0x5                   	// #5
  403b68:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403b6c:	mov	x0, #0x0                   	// #0
  403b70:	add	x1, x1, #0xc13
  403b74:	bl	403060 <dcgettext@plt>
  403b78:	ldr	x1, [x19, #1232]
  403b7c:	bl	403070 <fputs_unlocked@plt>
  403b80:	mov	w2, #0x5                   	// #5
  403b84:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403b88:	mov	x0, #0x0                   	// #0
  403b8c:	add	x1, x1, #0xccb
  403b90:	bl	403060 <dcgettext@plt>
  403b94:	ldr	x1, [x19, #1232]
  403b98:	bl	403070 <fputs_unlocked@plt>
  403b9c:	mov	w2, #0x5                   	// #5
  403ba0:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	add	x1, x1, #0xeda
  403bac:	bl	403060 <dcgettext@plt>
  403bb0:	ldr	x1, [x19, #1232]
  403bb4:	bl	403070 <fputs_unlocked@plt>
  403bb8:	mov	w2, #0x5                   	// #5
  403bbc:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403bc0:	mov	x0, #0x0                   	// #0
  403bc4:	add	x1, x1, #0xf07
  403bc8:	bl	403060 <dcgettext@plt>
  403bcc:	ldr	x1, [x19, #1232]
  403bd0:	bl	403070 <fputs_unlocked@plt>
  403bd4:	mov	w2, #0x5                   	// #5
  403bd8:	adrp	x1, 411000 <__fxstatat@plt+0xde50>
  403bdc:	mov	x0, #0x0                   	// #0
  403be0:	add	x1, x1, #0xf3d
  403be4:	bl	403060 <dcgettext@plt>
  403be8:	ldr	x1, [x19, #1232]
  403bec:	bl	403070 <fputs_unlocked@plt>
  403bf0:	mov	w2, #0x5                   	// #5
  403bf4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	add	x1, x1, #0x1a
  403c00:	bl	403060 <dcgettext@plt>
  403c04:	ldr	x1, [x19, #1232]
  403c08:	bl	403070 <fputs_unlocked@plt>
  403c0c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403c10:	add	x1, x1, #0x3f0
  403c14:	add	x1, x1, #0x8
  403c18:	add	x0, sp, #0x40
  403c1c:	mov	x2, #0x70                  	// #112
  403c20:	bl	402990 <memcpy@plt>
  403c24:	ldr	x1, [x20]
  403c28:	cbnz	x1, 403ce4 <__fxstatat@plt+0xb34>
  403c2c:	ldr	x20, [x20, #8]
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403c38:	mov	x0, #0x0                   	// #0
  403c3c:	cmp	x20, #0x0
  403c40:	add	x1, x1, #0xf8
  403c44:	csel	x20, x20, x21, ne  // ne = any
  403c48:	adrp	x23, 412000 <__fxstatat@plt+0xee50>
  403c4c:	add	x23, x23, #0x10f
  403c50:	bl	403060 <dcgettext@plt>
  403c54:	mov	x1, x0
  403c58:	mov	x3, x23
  403c5c:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  403c60:	add	x2, x2, #0x137
  403c64:	mov	w0, #0x1                   	// #1
  403c68:	bl	402c70 <__printf_chk@plt>
  403c6c:	mov	x1, #0x0                   	// #0
  403c70:	mov	w0, #0x5                   	// #5
  403c74:	bl	403190 <setlocale@plt>
  403c78:	cbnz	x0, 403cf8 <__fxstatat@plt+0xb48>
  403c7c:	mov	w2, #0x5                   	// #5
  403c80:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403c84:	mov	x0, #0x0                   	// #0
  403c88:	add	x1, x1, #0x190
  403c8c:	bl	403060 <dcgettext@plt>
  403c90:	mov	x1, x0
  403c94:	mov	x3, x21
  403c98:	mov	x2, x23
  403c9c:	mov	w0, #0x1                   	// #1
  403ca0:	bl	402c70 <__printf_chk@plt>
  403ca4:	mov	w2, #0x5                   	// #5
  403ca8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403cac:	mov	x0, #0x0                   	// #0
  403cb0:	add	x1, x1, #0x1ab
  403cb4:	bl	403060 <dcgettext@plt>
  403cb8:	mov	x1, x0
  403cbc:	cmp	x20, x21
  403cc0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  403cc4:	adrp	x3, 411000 <__fxstatat@plt+0xde50>
  403cc8:	add	x2, x2, #0x8c3
  403ccc:	add	x3, x3, #0x8c4
  403cd0:	mov	w0, #0x1                   	// #1
  403cd4:	csel	x3, x3, x2, eq  // eq = none
  403cd8:	mov	x2, x20
  403cdc:	bl	402c70 <__printf_chk@plt>
  403ce0:	b	403acc <__fxstatat@plt+0x91c>
  403ce4:	mov	x0, x21
  403ce8:	bl	402e60 <strcmp@plt>
  403cec:	cbz	w0, 403c2c <__fxstatat@plt+0xa7c>
  403cf0:	add	x20, x20, #0x10
  403cf4:	b	403c24 <__fxstatat@plt+0xa74>
  403cf8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403cfc:	mov	x2, #0x3                   	// #3
  403d00:	add	x1, x1, #0x145
  403d04:	bl	402c40 <strncmp@plt>
  403d08:	cbz	w0, 403c7c <__fxstatat@plt+0xacc>
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403d14:	mov	x0, #0x0                   	// #0
  403d18:	add	x1, x1, #0x149
  403d1c:	bl	403060 <dcgettext@plt>
  403d20:	ldr	x1, [x19, #1232]
  403d24:	bl	403070 <fputs_unlocked@plt>
  403d28:	b	403c7c <__fxstatat@plt+0xacc>
  403d2c:	ldr	x0, [x0, #8]
  403d30:	mov	x2, #0x1                   	// #1
  403d34:	ldr	x1, [x0, #88]
  403d38:	tbz	x1, #63, 403d40 <__fxstatat@plt+0xb90>
  403d3c:	ret
  403d40:	ldr	x1, [x0, #32]
  403d44:	cbnz	x1, 403d3c <__fxstatat@plt+0xb8c>
  403d48:	str	x2, [x0, #32]
  403d4c:	ldr	x0, [x0, #8]
  403d50:	b	403d34 <__fxstatat@plt+0xb84>
  403d54:	stp	x29, x30, [sp, #-32]!
  403d58:	mov	w2, #0x4                   	// #4
  403d5c:	mov	x29, sp
  403d60:	str	x19, [sp, #16]
  403d64:	mov	x19, x0
  403d68:	bl	40fd28 <__fxstatat@plt+0xcb78>
  403d6c:	mov	x0, x19
  403d70:	ldr	x19, [sp, #16]
  403d74:	ldp	x29, x30, [sp], #32
  403d78:	b	40f768 <__fxstatat@plt+0xc5b8>
  403d7c:	stp	x29, x30, [sp, #-176]!
  403d80:	mov	x29, sp
  403d84:	stp	x19, x20, [sp, #16]
  403d88:	mov	x19, x1
  403d8c:	ands	w20, w3, #0xff
  403d90:	stp	x21, x22, [sp, #32]
  403d94:	mov	x22, x0
  403d98:	ldr	w0, [x0]
  403d9c:	ldr	x1, [x1, #48]
  403da0:	mov	x21, x2
  403da4:	cset	w2, ne  // ne = any
  403da8:	lsl	w2, w2, #9
  403dac:	bl	402ac0 <unlinkat@plt>
  403db0:	cbnz	w0, 403e08 <__fxstatat@plt+0xc58>
  403db4:	ldrb	w0, [x21, #26]
  403db8:	cbz	w0, 403df4 <__fxstatat@plt+0xc44>
  403dbc:	mov	w2, #0x5                   	// #5
  403dc0:	cbz	w20, 403dfc <__fxstatat@plt+0xc4c>
  403dc4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403dc8:	add	x1, x1, #0x62d
  403dcc:	mov	x0, #0x0                   	// #0
  403dd0:	bl	403060 <dcgettext@plt>
  403dd4:	ldr	x1, [x19, #56]
  403dd8:	mov	x20, x0
  403ddc:	mov	w0, #0x4                   	// #4
  403de0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  403de4:	mov	x2, x0
  403de8:	mov	x1, x20
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	bl	402c70 <__printf_chk@plt>
  403df4:	mov	w0, #0x2                   	// #2
  403df8:	b	403eec <__fxstatat@plt+0xd3c>
  403dfc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403e00:	add	x1, x1, #0x643
  403e04:	b	403dcc <__fxstatat@plt+0xc1c>
  403e08:	bl	403110 <__errno_location@plt>
  403e0c:	mov	x20, x0
  403e10:	ldr	w0, [x0]
  403e14:	cmp	w0, #0x1e
  403e18:	b.ne	403e44 <__fxstatat@plt+0xc94>  // b.any
  403e1c:	ldr	w0, [x22]
  403e20:	add	x2, sp, #0x30
  403e24:	ldr	x1, [x19, #48]
  403e28:	bl	40c898 <__fxstatat@plt+0x96e8>
  403e2c:	cbz	w0, 403e3c <__fxstatat@plt+0xc8c>
  403e30:	ldr	w0, [x20]
  403e34:	cmp	w0, #0x2
  403e38:	b.eq	403e44 <__fxstatat@plt+0xc94>  // b.none
  403e3c:	mov	w0, #0x1e                  	// #30
  403e40:	str	w0, [x20]
  403e44:	ldrb	w1, [x21]
  403e48:	ldr	w0, [x20]
  403e4c:	cbz	w1, 403e6c <__fxstatat@plt+0xcbc>
  403e50:	cmp	w0, #0x16
  403e54:	b.eq	403df4 <__fxstatat@plt+0xc44>  // b.none
  403e58:	b.gt	403efc <__fxstatat@plt+0xd4c>
  403e5c:	cmp	w0, #0x2
  403e60:	b.eq	403eec <__fxstatat@plt+0xd3c>  // b.none
  403e64:	cmp	w0, #0x14
  403e68:	b.eq	403df4 <__fxstatat@plt+0xc44>  // b.none
  403e6c:	ldrh	w1, [x19, #108]
  403e70:	cmp	w1, #0x4
  403e74:	b.ne	403ea4 <__fxstatat@plt+0xcf4>  // b.any
  403e78:	cmp	w0, #0x27
  403e7c:	b.hi	403ea4 <__fxstatat@plt+0xcf4>  // b.pmore
  403e80:	mov	x1, #0x320000              	// #3276800
  403e84:	movk	x1, #0x80, lsl #32
  403e88:	lsr	x0, x1, x0
  403e8c:	tbz	w0, #0, 403ea4 <__fxstatat@plt+0xcf4>
  403e90:	ldr	w0, [x19, #64]
  403e94:	cmp	w0, #0x1
  403e98:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  403e9c:	b.ne	403ea4 <__fxstatat@plt+0xcf4>  // b.any
  403ea0:	str	w0, [x20]
  403ea4:	ldr	w21, [x20]
  403ea8:	mov	w2, #0x5                   	// #5
  403eac:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403eb0:	mov	x0, #0x0                   	// #0
  403eb4:	add	x1, x1, #0x64f
  403eb8:	bl	403060 <dcgettext@plt>
  403ebc:	ldr	x1, [x19, #56]
  403ec0:	mov	x20, x0
  403ec4:	mov	w0, #0x4                   	// #4
  403ec8:	bl	40bffc <__fxstatat@plt+0x8e4c>
  403ecc:	mov	x3, x0
  403ed0:	mov	x2, x20
  403ed4:	mov	w1, w21
  403ed8:	mov	w0, #0x0                   	// #0
  403edc:	bl	402a00 <error@plt>
  403ee0:	mov	x0, x19
  403ee4:	bl	403d2c <__fxstatat@plt+0xb7c>
  403ee8:	mov	w0, #0x4                   	// #4
  403eec:	ldp	x19, x20, [sp, #16]
  403ef0:	ldp	x21, x22, [sp, #32]
  403ef4:	ldp	x29, x30, [sp], #176
  403ef8:	ret
  403efc:	cmp	w0, #0x54
  403f00:	b	403e68 <__fxstatat@plt+0xcb8>
  403f04:	stp	x29, x30, [sp, #-32]!
  403f08:	mov	x29, sp
  403f0c:	ldr	x3, [x2, #48]
  403f10:	str	x19, [sp, #16]
  403f14:	mov	x19, x2
  403f18:	cmn	x3, #0x1
  403f1c:	b.ne	403f54 <__fxstatat@plt+0xda4>  // b.any
  403f20:	mov	w3, #0x100                 	// #256
  403f24:	bl	411830 <__fxstatat@plt+0xe680>
  403f28:	cbz	w0, 403f54 <__fxstatat@plt+0xda4>
  403f2c:	mov	x0, #0xfffffffffffffffe    	// #-2
  403f30:	str	x0, [x19, #48]
  403f34:	bl	403110 <__errno_location@plt>
  403f38:	ldrsw	x0, [x0]
  403f3c:	str	x0, [x19, #8]
  403f40:	bl	403110 <__errno_location@plt>
  403f44:	ldr	x1, [x19, #8]
  403f48:	str	w1, [x0]
  403f4c:	mov	w0, #0xffffffff            	// #-1
  403f50:	b	403f60 <__fxstatat@plt+0xdb0>
  403f54:	ldr	x1, [x19, #48]
  403f58:	mov	w0, #0x0                   	// #0
  403f5c:	tbnz	x1, #63, 403f40 <__fxstatat@plt+0xd90>
  403f60:	ldr	x19, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #32
  403f68:	ret
  403f6c:	stp	x29, x30, [sp, #-48]!
  403f70:	mov	w2, #0xc900                	// #51456
  403f74:	mov	x29, sp
  403f78:	stp	x19, x20, [sp, #16]
  403f7c:	str	x21, [sp, #32]
  403f80:	bl	4030f0 <openat@plt>
  403f84:	tbz	w0, #31, 403f9c <__fxstatat@plt+0xdec>
  403f88:	mov	w0, #0x0                   	// #0
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldr	x21, [sp, #32]
  403f94:	ldp	x29, x30, [sp], #48
  403f98:	ret
  403f9c:	mov	w19, w0
  403fa0:	bl	402da0 <fdopendir@plt>
  403fa4:	mov	x20, x0
  403fa8:	cbnz	x0, 403fb8 <__fxstatat@plt+0xe08>
  403fac:	mov	w0, w19
  403fb0:	bl	402d70 <close@plt>
  403fb4:	b	403f88 <__fxstatat@plt+0xdd8>
  403fb8:	bl	403110 <__errno_location@plt>
  403fbc:	mov	x21, x0
  403fc0:	str	wzr, [x0]
  403fc4:	mov	x0, x20
  403fc8:	bl	402d00 <readdir@plt>
  403fcc:	mov	x19, x0
  403fd0:	cbz	x0, 403ffc <__fxstatat@plt+0xe4c>
  403fd4:	ldrb	w0, [x0, #19]
  403fd8:	cmp	w0, #0x2e
  403fdc:	b.ne	403ffc <__fxstatat@plt+0xe4c>  // b.any
  403fe0:	ldrb	w0, [x19, #20]
  403fe4:	cmp	w0, #0x2e
  403fe8:	cinc	x0, x19, eq  // eq = none
  403fec:	ldrb	w0, [x0, #20]
  403ff0:	cmp	w0, #0x2f
  403ff4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403ff8:	b.eq	403fc4 <__fxstatat@plt+0xe14>  // b.none
  403ffc:	ldr	w21, [x21]
  404000:	mov	x0, x20
  404004:	bl	402d60 <closedir@plt>
  404008:	cbnz	x19, 403f88 <__fxstatat@plt+0xdd8>
  40400c:	cmp	w21, #0x0
  404010:	cset	w0, eq  // eq = none
  404014:	b	403f8c <__fxstatat@plt+0xddc>
  404018:	stp	x29, x30, [sp, #-224]!
  40401c:	and	w2, w2, #0xff
  404020:	mov	x29, sp
  404024:	stp	x19, x20, [sp, #16]
  404028:	mov	x20, x5
  40402c:	stp	x21, x22, [sp, #32]
  404030:	mov	x21, x1
  404034:	mov	x22, x3
  404038:	stp	x23, x24, [sp, #48]
  40403c:	mov	w23, w0
  404040:	stp	x25, x26, [sp, #64]
  404044:	mov	w25, w4
  404048:	ldr	x26, [x1, #48]
  40404c:	str	x27, [sp, #80]
  404050:	ldr	x27, [x1, #56]
  404054:	cbz	x5, 404060 <__fxstatat@plt+0xeb0>
  404058:	mov	w0, #0x2                   	// #2
  40405c:	str	w0, [x5]
  404060:	cmp	w2, #0x0
  404064:	mov	x0, #0xffffffffffffffff    	// #-1
  404068:	cset	w19, ne  // ne = any
  40406c:	str	x0, [sp, #144]
  404070:	lsl	w19, w19, #2
  404074:	cbz	x20, 4040bc <__fxstatat@plt+0xf0c>
  404078:	mov	x1, x26
  40407c:	mov	w0, w23
  404080:	bl	403f6c <__fxstatat@plt+0xdbc>
  404084:	ands	w24, w0, #0xff
  404088:	cset	w0, ne  // ne = any
  40408c:	add	w0, w0, #0x3
  404090:	str	w0, [x20]
  404094:	ldr	x0, [x21, #32]
  404098:	cbz	x0, 4040c4 <__fxstatat@plt+0xf14>
  40409c:	mov	w0, #0x3                   	// #3
  4040a0:	ldp	x19, x20, [sp, #16]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	ldp	x25, x26, [sp, #64]
  4040b0:	ldr	x27, [sp, #80]
  4040b4:	ldp	x29, x30, [sp], #224
  4040b8:	ret
  4040bc:	mov	w24, #0x0                   	// #0
  4040c0:	b	404094 <__fxstatat@plt+0xee4>
  4040c4:	ldr	w0, [x22, #4]
  4040c8:	cmp	w0, #0x5
  4040cc:	b.eq	4042bc <__fxstatat@plt+0x110c>  // b.none
  4040d0:	ldrb	w1, [x22]
  4040d4:	cbnz	w1, 4041d0 <__fxstatat@plt+0x1020>
  4040d8:	cmp	w0, #0x3
  4040dc:	b.eq	4040e8 <__fxstatat@plt+0xf38>  // b.none
  4040e0:	ldrb	w0, [x22, #25]
  4040e4:	cbz	w0, 4041d0 <__fxstatat@plt+0x1020>
  4040e8:	bl	40db04 <__fxstatat@plt+0xa954>
  4040ec:	and	w21, w0, #0xff
  4040f0:	bl	403110 <__errno_location@plt>
  4040f4:	mov	x20, x0
  4040f8:	cbz	w21, 404114 <__fxstatat@plt+0xf64>
  4040fc:	ldr	w21, [x20]
  404100:	ldr	w0, [x22, #4]
  404104:	cmp	w0, #0x3
  404108:	b.ne	4042bc <__fxstatat@plt+0x110c>  // b.any
  40410c:	mov	w20, #0x0                   	// #0
  404110:	b	404130 <__fxstatat@plt+0xf80>
  404114:	add	x2, sp, #0x60
  404118:	mov	x1, x26
  40411c:	mov	w0, w23
  404120:	bl	403f04 <__fxstatat@plt+0xd54>
  404124:	cbz	w0, 404194 <__fxstatat@plt+0xfe4>
  404128:	ldr	w21, [x20]
  40412c:	mov	w20, #0xffffffff            	// #-1
  404130:	cmp	w20, #0x0
  404134:	ccmp	w19, #0x0, #0x0, ge  // ge = tcont
  404138:	b.ne	4041ec <__fxstatat@plt+0x103c>  // b.any
  40413c:	add	x2, sp, #0x60
  404140:	mov	x1, x26
  404144:	mov	w0, w23
  404148:	bl	403f04 <__fxstatat@plt+0xd54>
  40414c:	mov	w19, w0
  404150:	cbnz	w0, 4041d8 <__fxstatat@plt+0x1028>
  404154:	ldr	w0, [sp, #112]
  404158:	and	w0, w0, #0xf000
  40415c:	cmp	w0, #0xa, lsl #12
  404160:	b.eq	4041fc <__fxstatat@plt+0x104c>  // b.none
  404164:	cmp	w0, #0x4, lsl #12
  404168:	b.ne	40420c <__fxstatat@plt+0x105c>  // b.any
  40416c:	ldrb	w0, [x22, #9]
  404170:	cbnz	w0, 404254 <__fxstatat@plt+0x10a4>
  404174:	ldrb	w0, [x22, #10]
  404178:	mov	w19, #0x4                   	// #4
  40417c:	cbz	w0, 40425c <__fxstatat@plt+0x10ac>
  404180:	cmp	w24, #0x0
  404184:	mov	w0, #0x15                  	// #21
  404188:	csinv	w20, w20, wzr, ne  // ne = any
  40418c:	csel	w21, w21, w0, ne  // ne = any
  404190:	b	40420c <__fxstatat@plt+0x105c>
  404194:	ldr	w0, [sp, #112]
  404198:	and	w0, w0, #0xf000
  40419c:	cmp	w0, #0xa, lsl #12
  4041a0:	b.eq	4040fc <__fxstatat@plt+0xf4c>  // b.none
  4041a4:	mov	x1, x26
  4041a8:	mov	w0, w23
  4041ac:	mov	w3, #0x200                 	// #512
  4041b0:	mov	w2, #0x2                   	// #2
  4041b4:	bl	4030e0 <faccessat@plt>
  4041b8:	cbz	w0, 4040fc <__fxstatat@plt+0xf4c>
  4041bc:	ldr	w21, [x20]
  4041c0:	cmp	w21, #0xd
  4041c4:	b.ne	404128 <__fxstatat@plt+0xf78>  // b.any
  4041c8:	mov	w20, #0x1                   	// #1
  4041cc:	b	404130 <__fxstatat@plt+0xf80>
  4041d0:	mov	w21, #0x0                   	// #0
  4041d4:	b	404100 <__fxstatat@plt+0xf50>
  4041d8:	bl	403110 <__errno_location@plt>
  4041dc:	ldr	w21, [x0]
  4041e0:	mov	w19, #0x0                   	// #0
  4041e4:	mov	w20, #0xffffffff            	// #-1
  4041e8:	b	40420c <__fxstatat@plt+0x105c>
  4041ec:	cmn	w20, #0x1
  4041f0:	b.eq	40420c <__fxstatat@plt+0x105c>  // b.none
  4041f4:	cmp	w19, #0x4
  4041f8:	b	404168 <__fxstatat@plt+0xfb8>
  4041fc:	ldr	w0, [x22, #4]
  404200:	cmp	w0, #0x3
  404204:	b.ne	4042bc <__fxstatat@plt+0x110c>  // b.any
  404208:	mov	w19, #0xa                   	// #10
  40420c:	mov	x1, x27
  404210:	mov	w0, #0x4                   	// #4
  404214:	bl	40bffc <__fxstatat@plt+0x8e4c>
  404218:	mov	x22, x0
  40421c:	cmn	w20, #0x1
  404220:	b.ne	404264 <__fxstatat@plt+0x10b4>  // b.any
  404224:	mov	w2, #0x5                   	// #5
  404228:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40422c:	mov	x0, #0x0                   	// #0
  404230:	add	x1, x1, #0x64f
  404234:	bl	403060 <dcgettext@plt>
  404238:	mov	x2, x0
  40423c:	mov	x3, x22
  404240:	mov	w1, w21
  404244:	mov	w0, #0x0                   	// #0
  404248:	bl	402a00 <error@plt>
  40424c:	mov	w0, #0x4                   	// #4
  404250:	b	4040a0 <__fxstatat@plt+0xef0>
  404254:	mov	w19, #0x4                   	// #4
  404258:	b	40420c <__fxstatat@plt+0x105c>
  40425c:	mov	w21, #0x15                  	// #21
  404260:	b	4041e4 <__fxstatat@plt+0x1034>
  404264:	cmp	w19, #0x4
  404268:	ccmp	w25, #0x2, #0x0, eq  // eq = none
  40426c:	b.ne	4042d0 <__fxstatat@plt+0x1120>  // b.any
  404270:	cbnz	w24, 4042d0 <__fxstatat@plt+0x1120>
  404274:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  404278:	mov	w2, #0x5                   	// #5
  40427c:	ldr	x19, [x0, #1208]
  404280:	cbz	w20, 4042c4 <__fxstatat@plt+0x1114>
  404284:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404288:	add	x1, x1, #0x660
  40428c:	mov	x0, #0x0                   	// #0
  404290:	bl	403060 <dcgettext@plt>
  404294:	mov	x2, x0
  404298:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40429c:	mov	x4, x22
  4042a0:	mov	w1, #0x1                   	// #1
  4042a4:	ldr	x3, [x0, #2376]
  4042a8:	mov	x0, x19
  4042ac:	bl	402e50 <__fprintf_chk@plt>
  4042b0:	bl	40e004 <__fxstatat@plt+0xae54>
  4042b4:	tst	w0, #0xff
  4042b8:	b.eq	40409c <__fxstatat@plt+0xeec>  // b.none
  4042bc:	mov	w0, #0x2                   	// #2
  4042c0:	b	4040a0 <__fxstatat@plt+0xef0>
  4042c4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4042c8:	add	x1, x1, #0x690
  4042cc:	b	40428c <__fxstatat@plt+0x10dc>
  4042d0:	add	x2, sp, #0x60
  4042d4:	mov	x1, x26
  4042d8:	mov	w0, w23
  4042dc:	bl	403f04 <__fxstatat@plt+0xd54>
  4042e0:	cbz	w0, 404310 <__fxstatat@plt+0x1160>
  4042e4:	bl	403110 <__errno_location@plt>
  4042e8:	ldr	w19, [x0]
  4042ec:	mov	w2, #0x5                   	// #5
  4042f0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4042f4:	mov	x0, #0x0                   	// #0
  4042f8:	add	x1, x1, #0x64f
  4042fc:	bl	403060 <dcgettext@plt>
  404300:	mov	x2, x0
  404304:	mov	x3, x22
  404308:	mov	w1, w19
  40430c:	b	404244 <__fxstatat@plt+0x1094>
  404310:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  404314:	mov	w2, #0x5                   	// #5
  404318:	ldr	x21, [x0, #1208]
  40431c:	cbz	w20, 404364 <__fxstatat@plt+0x11b4>
  404320:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404324:	add	x1, x1, #0x6b0
  404328:	mov	x0, #0x0                   	// #0
  40432c:	bl	403060 <dcgettext@plt>
  404330:	mov	x19, x0
  404334:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  404338:	ldr	x20, [x0, #2376]
  40433c:	add	x0, sp, #0x60
  404340:	bl	409998 <__fxstatat@plt+0x67e8>
  404344:	mov	x4, x0
  404348:	mov	x5, x22
  40434c:	mov	x3, x20
  404350:	mov	x2, x19
  404354:	mov	x0, x21
  404358:	mov	w1, #0x1                   	// #1
  40435c:	bl	402e50 <__fprintf_chk@plt>
  404360:	b	4042b0 <__fxstatat@plt+0x1100>
  404364:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404368:	add	x1, x1, #0x6d3
  40436c:	b	404328 <__fxstatat@plt+0x1178>
  404370:	stp	x29, x30, [sp, #-224]!
  404374:	mov	x29, sp
  404378:	stp	x21, x22, [sp, #32]
  40437c:	mov	x22, x1
  404380:	ldr	x1, [x0]
  404384:	stp	x19, x20, [sp, #16]
  404388:	stp	x23, x24, [sp, #48]
  40438c:	stp	x25, x26, [sp, #64]
  404390:	stp	x27, x28, [sp, #80]
  404394:	cbz	x1, 4049f8 <__fxstatat@plt+0x1848>
  404398:	ldrb	w1, [x22, #8]
  40439c:	mov	w3, #0x218                 	// #536
  4043a0:	mov	x2, #0x0                   	// #0
  4043a4:	adrp	x24, 412000 <__fxstatat@plt+0xee50>
  4043a8:	cmp	w1, #0x0
  4043ac:	adrp	x25, 412000 <__fxstatat@plt+0xee50>
  4043b0:	mov	w1, #0x258                 	// #600
  4043b4:	add	x24, x24, #0x984
  4043b8:	csel	w1, w3, w1, eq  // eq = none
  4043bc:	add	x25, x25, #0x8f0
  4043c0:	bl	40dd80 <__fxstatat@plt+0xabd0>
  4043c4:	mov	x21, x0
  4043c8:	mov	w23, #0x2                   	// #2
  4043cc:	mov	x0, x21
  4043d0:	bl	40f768 <__fxstatat@plt+0xc5b8>
  4043d4:	mov	x19, x0
  4043d8:	cbnz	x0, 40446c <__fxstatat@plt+0x12bc>
  4043dc:	bl	403110 <__errno_location@plt>
  4043e0:	ldr	w20, [x0]
  4043e4:	mov	x19, x0
  4043e8:	cbz	w20, 404414 <__fxstatat@plt+0x1264>
  4043ec:	mov	w23, #0x4                   	// #4
  4043f0:	mov	w2, #0x5                   	// #5
  4043f4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4043f8:	mov	x0, #0x0                   	// #0
  4043fc:	add	x1, x1, #0x6e6
  404400:	bl	403060 <dcgettext@plt>
  404404:	mov	w1, w20
  404408:	mov	x2, x0
  40440c:	mov	w0, #0x0                   	// #0
  404410:	bl	402a00 <error@plt>
  404414:	mov	x0, x21
  404418:	bl	40f674 <__fxstatat@plt+0xc4c4>
  40441c:	cbz	w0, 40444c <__fxstatat@plt+0x129c>
  404420:	ldr	w19, [x19]
  404424:	mov	w2, #0x5                   	// #5
  404428:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40442c:	mov	x0, #0x0                   	// #0
  404430:	add	x1, x1, #0x971
  404434:	bl	403060 <dcgettext@plt>
  404438:	mov	w1, w19
  40443c:	mov	x2, x0
  404440:	mov	w23, #0x4                   	// #4
  404444:	mov	w0, #0x0                   	// #0
  404448:	bl	402a00 <error@plt>
  40444c:	mov	w0, w23
  404450:	ldp	x19, x20, [sp, #16]
  404454:	ldp	x21, x22, [sp, #32]
  404458:	ldp	x23, x24, [sp, #48]
  40445c:	ldp	x25, x26, [sp, #64]
  404460:	ldp	x27, x28, [sp, #80]
  404464:	ldp	x29, x30, [sp], #224
  404468:	ret
  40446c:	ldrh	w0, [x0, #108]
  404470:	sub	w1, w0, #0x1
  404474:	cmp	w1, #0xc
  404478:	b.hi	404988 <__fxstatat@plt+0x17d8>  // b.pmore
  40447c:	ldrh	w1, [x24, w1, uxtw #1]
  404480:	adr	x2, 40448c <__fxstatat@plt+0x12dc>
  404484:	add	x1, x2, w1, sxth #2
  404488:	br	x1
  40448c:	ldrb	w0, [x22, #9]
  404490:	cbnz	w0, 40453c <__fxstatat@plt+0x138c>
  404494:	ldrb	w0, [x22, #10]
  404498:	cbz	w0, 4044bc <__fxstatat@plt+0x130c>
  40449c:	ldr	w0, [x21, #44]
  4044a0:	ldr	x1, [x19, #48]
  4044a4:	bl	403f6c <__fxstatat@plt+0xdbc>
  4044a8:	tst	w0, #0xff
  4044ac:	b.ne	40453c <__fxstatat@plt+0x138c>  // b.any
  4044b0:	ldrb	w0, [x22, #10]
  4044b4:	mov	w26, #0x27                  	// #39
  4044b8:	cbnz	w0, 4044c0 <__fxstatat@plt+0x1310>
  4044bc:	mov	w26, #0x15                  	// #21
  4044c0:	mov	w2, #0x5                   	// #5
  4044c4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4044c8:	mov	x0, #0x0                   	// #0
  4044cc:	add	x1, x1, #0x64f
  4044d0:	bl	403060 <dcgettext@plt>
  4044d4:	mov	x20, x0
  4044d8:	ldr	x1, [x19, #56]
  4044dc:	mov	w0, #0x4                   	// #4
  4044e0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4044e4:	mov	x3, x0
  4044e8:	mov	x2, x20
  4044ec:	mov	w1, w26
  4044f0:	mov	w0, #0x0                   	// #0
  4044f4:	bl	402a00 <error@plt>
  4044f8:	mov	x0, x19
  4044fc:	bl	403d2c <__fxstatat@plt+0xb7c>
  404500:	mov	x1, x19
  404504:	mov	x0, x21
  404508:	bl	403d54 <__fxstatat@plt+0xba4>
  40450c:	mov	w20, #0x4                   	// #4
  404510:	sub	w0, w20, #0x2
  404514:	cmp	w0, #0x2
  404518:	b.ls	4049d8 <__fxstatat@plt+0x1828>  // b.plast
  40451c:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  404520:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404524:	adrp	x0, 412000 <__fxstatat@plt+0xee50>
  404528:	add	x3, x3, #0x99e
  40452c:	add	x1, x1, #0x953
  404530:	add	x0, x0, #0x960
  404534:	mov	w2, #0x261                 	// #609
  404538:	bl	403100 <__assert_fail@plt>
  40453c:	ldr	x0, [x19, #88]
  404540:	cbnz	x0, 4047d4 <__fxstatat@plt+0x1624>
  404544:	ldr	x20, [x19, #48]
  404548:	mov	x0, x20
  40454c:	bl	409778 <__fxstatat@plt+0x65c8>
  404550:	ldrb	w1, [x0]
  404554:	cmp	w1, #0x2e
  404558:	b.ne	4045f0 <__fxstatat@plt+0x1440>  // b.any
  40455c:	ldrb	w1, [x0, #1]
  404560:	cmp	w1, #0x2e
  404564:	cinc	x0, x0, eq  // eq = none
  404568:	ldrb	w0, [x0, #1]
  40456c:	cmp	w0, #0x2f
  404570:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404574:	b.ne	4045f0 <__fxstatat@plt+0x1440>  // b.any
  404578:	mov	w2, #0x5                   	// #5
  40457c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404580:	mov	x0, #0x0                   	// #0
  404584:	add	x1, x1, #0x6f6
  404588:	bl	403060 <dcgettext@plt>
  40458c:	mov	x20, x0
  404590:	mov	w1, #0x4                   	// #4
  404594:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  404598:	mov	w0, #0x0                   	// #0
  40459c:	add	x2, x2, #0x72a
  4045a0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4045a4:	mov	x26, x0
  4045a8:	mov	w1, #0x4                   	// #4
  4045ac:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  4045b0:	mov	w0, #0x1                   	// #1
  4045b4:	add	x2, x2, #0x729
  4045b8:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4045bc:	mov	x27, x0
  4045c0:	ldr	x2, [x19, #56]
  4045c4:	mov	w1, #0x4                   	// #4
  4045c8:	mov	w0, #0x2                   	// #2
  4045cc:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4045d0:	mov	x5, x0
  4045d4:	mov	x4, x27
  4045d8:	mov	x3, x26
  4045dc:	mov	x2, x20
  4045e0:	mov	w1, #0x0                   	// #0
  4045e4:	mov	w0, #0x0                   	// #0
  4045e8:	bl	402a00 <error@plt>
  4045ec:	b	404500 <__fxstatat@plt+0x1350>
  4045f0:	ldr	x0, [x22, #16]
  4045f4:	cbz	x0, 4046e4 <__fxstatat@plt+0x1534>
  4045f8:	ldr	x1, [x0]
  4045fc:	ldr	x2, [x19, #128]
  404600:	cmp	x2, x1
  404604:	b.ne	4046e4 <__fxstatat@plt+0x1534>  // b.any
  404608:	ldr	x0, [x0, #8]
  40460c:	ldr	x1, [x19, #120]
  404610:	cmp	x1, x0
  404614:	b.ne	4046e4 <__fxstatat@plt+0x1534>  // b.any
  404618:	ldr	x0, [x19, #56]
  40461c:	adrp	x20, 413000 <__fxstatat@plt+0xfe50>
  404620:	add	x20, x20, #0x526
  404624:	mov	x1, x20
  404628:	bl	402e60 <strcmp@plt>
  40462c:	mov	w2, #0x5                   	// #5
  404630:	cbnz	w0, 404690 <__fxstatat@plt+0x14e0>
  404634:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404638:	mov	x0, #0x0                   	// #0
  40463c:	add	x1, x1, #0x72c
  404640:	bl	403060 <dcgettext@plt>
  404644:	ldr	x1, [x19, #56]
  404648:	mov	x20, x0
  40464c:	mov	w0, #0x4                   	// #4
  404650:	bl	40bffc <__fxstatat@plt+0x8e4c>
  404654:	mov	x3, x0
  404658:	mov	x2, x20
  40465c:	mov	w1, #0x0                   	// #0
  404660:	mov	w0, #0x0                   	// #0
  404664:	bl	402a00 <error@plt>
  404668:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40466c:	add	x1, x1, #0x793
  404670:	mov	w2, #0x5                   	// #5
  404674:	mov	x0, #0x0                   	// #0
  404678:	bl	403060 <dcgettext@plt>
  40467c:	mov	w1, #0x0                   	// #0
  404680:	mov	x2, x0
  404684:	mov	w0, #0x0                   	// #0
  404688:	bl	402a00 <error@plt>
  40468c:	b	404500 <__fxstatat@plt+0x1350>
  404690:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404694:	mov	x0, #0x0                   	// #0
  404698:	add	x1, x1, #0x759
  40469c:	bl	403060 <dcgettext@plt>
  4046a0:	ldr	x2, [x19, #56]
  4046a4:	mov	x26, x0
  4046a8:	mov	w1, #0x4                   	// #4
  4046ac:	mov	w0, #0x0                   	// #0
  4046b0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4046b4:	mov	x27, x0
  4046b8:	mov	x2, x20
  4046bc:	mov	w1, #0x4                   	// #4
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4046c8:	mov	x3, x27
  4046cc:	mov	x4, x0
  4046d0:	mov	x2, x26
  4046d4:	mov	w1, #0x0                   	// #0
  4046d8:	mov	w0, #0x0                   	// #0
  4046dc:	bl	402a00 <error@plt>
  4046e0:	b	404668 <__fxstatat@plt+0x14b8>
  4046e4:	ldrb	w26, [x22, #24]
  4046e8:	cbz	w26, 4047d4 <__fxstatat@plt+0x1624>
  4046ec:	mov	x0, x20
  4046f0:	mov	x2, #0x0                   	// #0
  4046f4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4046f8:	add	x1, x1, #0x729
  4046fc:	bl	409bc8 <__fxstatat@plt+0x6a18>
  404700:	mov	x20, x0
  404704:	cbnz	x0, 4047c0 <__fxstatat@plt+0x1610>
  404708:	mov	w2, #0x5                   	// #5
  40470c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404710:	mov	x0, #0x0                   	// #0
  404714:	add	x1, x1, #0x7c4
  404718:	bl	403060 <dcgettext@plt>
  40471c:	mov	x27, x0
  404720:	mov	x2, x20
  404724:	mov	w1, #0x4                   	// #4
  404728:	mov	w0, #0x0                   	// #0
  40472c:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404730:	ldr	x2, [x19, #48]
  404734:	mov	x28, x0
  404738:	mov	w1, #0x4                   	// #4
  40473c:	mov	w0, #0x1                   	// #1
  404740:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404744:	mov	x4, x0
  404748:	mov	x3, x28
  40474c:	mov	x2, x27
  404750:	mov	w1, #0x0                   	// #0
  404754:	mov	w0, #0x0                   	// #0
  404758:	bl	402a00 <error@plt>
  40475c:	mov	x0, x20
  404760:	bl	402ee0 <free@plt>
  404764:	cbnz	w26, 404500 <__fxstatat@plt+0x1350>
  404768:	ldr	x1, [x21, #24]
  40476c:	ldr	x0, [sp, #96]
  404770:	cmp	x1, x0
  404774:	b.eq	4047d4 <__fxstatat@plt+0x1624>  // b.none
  404778:	mov	w2, #0x5                   	// #5
  40477c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404780:	mov	x0, #0x0                   	// #0
  404784:	add	x1, x1, #0x7e3
  404788:	bl	403060 <dcgettext@plt>
  40478c:	mov	x20, x0
  404790:	ldr	x1, [x19, #56]
  404794:	mov	w0, #0x4                   	// #4
  404798:	bl	40bffc <__fxstatat@plt+0x8e4c>
  40479c:	mov	x3, x0
  4047a0:	mov	x2, x20
  4047a4:	mov	w1, #0x0                   	// #0
  4047a8:	mov	w0, #0x0                   	// #0
  4047ac:	bl	402a00 <error@plt>
  4047b0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4047b4:	mov	w2, #0x5                   	// #5
  4047b8:	add	x1, x1, #0x811
  4047bc:	b	404674 <__fxstatat@plt+0x14c4>
  4047c0:	add	x1, sp, #0x60
  4047c4:	bl	411820 <__fxstatat@plt+0xe670>
  4047c8:	cbnz	w0, 404708 <__fxstatat@plt+0x1558>
  4047cc:	mov	w26, #0x0                   	// #0
  4047d0:	b	40475c <__fxstatat@plt+0x15ac>
  4047d4:	ldr	w0, [x21, #44]
  4047d8:	add	x5, sp, #0x60
  4047dc:	mov	x3, x22
  4047e0:	mov	x1, x19
  4047e4:	mov	w4, #0x2                   	// #2
  4047e8:	mov	w2, #0x1                   	// #1
  4047ec:	bl	404018 <__fxstatat@plt+0xe68>
  4047f0:	mov	w20, w0
  4047f4:	cmp	w0, #0x2
  4047f8:	b.ne	404838 <__fxstatat@plt+0x1688>  // b.any
  4047fc:	ldr	w0, [sp, #96]
  404800:	cmp	w0, #0x4
  404804:	b.ne	404510 <__fxstatat@plt+0x1360>  // b.any
  404808:	mov	x2, x22
  40480c:	mov	w3, #0x1                   	// #1
  404810:	mov	x1, x19
  404814:	add	x0, x21, #0x2c
  404818:	bl	403d7c <__fxstatat@plt+0xbcc>
  40481c:	mov	w26, w0
  404820:	mov	x1, x19
  404824:	mov	x0, x21
  404828:	bl	403d54 <__fxstatat@plt+0xba4>
  40482c:	cmp	w26, #0x2
  404830:	b.eq	404510 <__fxstatat@plt+0x1360>  // b.none
  404834:	mov	w20, w26
  404838:	mov	x0, x19
  40483c:	bl	403d2c <__fxstatat@plt+0xb7c>
  404840:	mov	x1, x19
  404844:	mov	x0, x21
  404848:	bl	403d54 <__fxstatat@plt+0xba4>
  40484c:	b	404510 <__fxstatat@plt+0x1360>
  404850:	cmp	w0, #0x6
  404854:	b.ne	4048c0 <__fxstatat@plt+0x1710>  // b.any
  404858:	ldrb	w1, [x22, #8]
  40485c:	cbz	w1, 4048c0 <__fxstatat@plt+0x1710>
  404860:	ldr	x1, [x19, #88]
  404864:	cmp	x1, #0x0
  404868:	b.le	4048c0 <__fxstatat@plt+0x1710>
  40486c:	ldr	x1, [x21, #24]
  404870:	ldr	x2, [x19, #120]
  404874:	cmp	x2, x1
  404878:	b.eq	4048c0 <__fxstatat@plt+0x1710>  // b.none
  40487c:	mov	x0, x19
  404880:	bl	403d2c <__fxstatat@plt+0xb7c>
  404884:	mov	w2, #0x5                   	// #5
  404888:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40488c:	mov	x0, #0x0                   	// #0
  404890:	add	x1, x1, #0x7e3
  404894:	bl	403060 <dcgettext@plt>
  404898:	mov	x20, x0
  40489c:	ldr	x1, [x19, #56]
  4048a0:	mov	w0, #0x4                   	// #4
  4048a4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4048a8:	mov	x3, x0
  4048ac:	mov	x2, x20
  4048b0:	mov	w1, #0x0                   	// #0
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	bl	402a00 <error@plt>
  4048bc:	b	40450c <__fxstatat@plt+0x135c>
  4048c0:	and	w0, w0, #0xfffffffd
  4048c4:	mov	x3, x22
  4048c8:	cmp	w0, #0x4
  4048cc:	ldr	w0, [x21, #44]
  4048d0:	cset	w26, eq  // eq = none
  4048d4:	mov	x1, x19
  4048d8:	mov	w2, w26
  4048dc:	mov	x5, #0x0                   	// #0
  4048e0:	mov	w4, #0x3                   	// #3
  4048e4:	bl	404018 <__fxstatat@plt+0xe68>
  4048e8:	mov	w20, w0
  4048ec:	cmp	w0, #0x2
  4048f0:	b.ne	404510 <__fxstatat@plt+0x1360>  // b.any
  4048f4:	mov	w3, w26
  4048f8:	mov	x2, x22
  4048fc:	mov	x1, x19
  404900:	add	x0, x21, #0x2c
  404904:	bl	403d7c <__fxstatat@plt+0xbcc>
  404908:	mov	w20, w0
  40490c:	b	404510 <__fxstatat@plt+0x1360>
  404910:	mov	w2, #0x5                   	// #5
  404914:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404918:	mov	x0, #0x0                   	// #0
  40491c:	add	x1, x1, #0x836
  404920:	bl	403060 <dcgettext@plt>
  404924:	mov	x20, x0
  404928:	ldr	x2, [x19, #56]
  40492c:	mov	w1, #0x3                   	// #3
  404930:	mov	w0, #0x0                   	// #0
  404934:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  404938:	mov	x3, x0
  40493c:	mov	x2, x20
  404940:	mov	w1, #0x0                   	// #0
  404944:	mov	w0, #0x0                   	// #0
  404948:	bl	402a00 <error@plt>
  40494c:	b	404500 <__fxstatat@plt+0x1350>
  404950:	ldr	w26, [x19, #64]
  404954:	mov	x1, x25
  404958:	mov	w2, #0x5                   	// #5
  40495c:	mov	x0, #0x0                   	// #0
  404960:	bl	403060 <dcgettext@plt>
  404964:	mov	x20, x0
  404968:	ldr	x2, [x19, #56]
  40496c:	mov	w1, #0x3                   	// #3
  404970:	mov	w0, #0x0                   	// #0
  404974:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  404978:	mov	x3, x0
  40497c:	mov	x2, x20
  404980:	mov	w1, w26
  404984:	b	404944 <__fxstatat@plt+0x1794>
  404988:	mov	w2, #0x5                   	// #5
  40498c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404990:	mov	x0, #0x0                   	// #0
  404994:	add	x1, x1, #0x905
  404998:	bl	403060 <dcgettext@plt>
  40499c:	ldrh	w21, [x19, #108]
  4049a0:	ldr	x2, [x19, #56]
  4049a4:	mov	x20, x0
  4049a8:	mov	w1, #0x3                   	// #3
  4049ac:	mov	w0, #0x0                   	// #0
  4049b0:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  4049b4:	mov	x4, x0
  4049b8:	mov	w3, w21
  4049bc:	mov	x2, x20
  4049c0:	adrp	x5, 412000 <__fxstatat@plt+0xee50>
  4049c4:	add	x5, x5, #0x93d
  4049c8:	mov	w1, #0x0                   	// #0
  4049cc:	mov	w0, #0x0                   	// #0
  4049d0:	bl	402a00 <error@plt>
  4049d4:	bl	402dc0 <abort@plt>
  4049d8:	cmp	w20, #0x4
  4049dc:	b.eq	4049f0 <__fxstatat@plt+0x1840>  // b.none
  4049e0:	cmp	w20, #0x3
  4049e4:	mov	w20, #0x3                   	// #3
  4049e8:	ccmp	w23, #0x2, #0x0, eq  // eq = none
  4049ec:	csel	w20, w23, w20, ne  // ne = any
  4049f0:	mov	w23, w20
  4049f4:	b	4043cc <__fxstatat@plt+0x121c>
  4049f8:	mov	w23, #0x2                   	// #2
  4049fc:	b	40444c <__fxstatat@plt+0x129c>
  404a00:	ret
  404a04:	mov	w0, #0x4                   	// #4
  404a08:	b	40bffc <__fxstatat@plt+0x8e4c>
  404a0c:	and	w1, w1, #0xf000
  404a10:	cmp	w1, #0xa, lsl #12
  404a14:	b.ne	404a30 <__fxstatat@plt+0x1880>  // b.any
  404a18:	mov	w0, #0x1                   	// #1
  404a1c:	ret
  404a20:	mov	w0, #0x1                   	// #1
  404a24:	ldr	x19, [sp, #16]
  404a28:	ldp	x29, x30, [sp], #32
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-32]!
  404a34:	mov	x29, sp
  404a38:	str	x19, [sp, #16]
  404a3c:	mov	x19, x0
  404a40:	bl	40db04 <__fxstatat@plt+0xa954>
  404a44:	tst	w0, #0xff
  404a48:	b.ne	404a20 <__fxstatat@plt+0x1870>  // b.any
  404a4c:	mov	x0, x19
  404a50:	mov	w1, #0x2                   	// #2
  404a54:	bl	402b10 <euidaccess@plt>
  404a58:	cmp	w0, #0x0
  404a5c:	cset	w0, eq  // eq = none
  404a60:	b	404a24 <__fxstatat@plt+0x1874>
  404a64:	stp	x29, x30, [sp, #-64]!
  404a68:	mov	x29, sp
  404a6c:	stp	x19, x20, [sp, #16]
  404a70:	adrp	x20, 428000 <__fxstatat@plt+0x24e50>
  404a74:	mov	x19, x1
  404a78:	stp	x21, x22, [sp, #32]
  404a7c:	mov	w21, w0
  404a80:	add	x22, x20, #0x508
  404a84:	ldr	x0, [x20, #1288]
  404a88:	str	x23, [sp, #48]
  404a8c:	cbnz	x0, 404ab8 <__fxstatat@plt+0x1908>
  404a90:	adrp	x23, 428000 <__fxstatat@plt+0x24e50>
  404a94:	mov	x1, #0x1                   	// #1
  404a98:	ldr	x0, [x23, #1072]
  404a9c:	bl	402cf0 <calloc@plt>
  404aa0:	str	x0, [x20, #1288]
  404aa4:	cbnz	x0, 404ab8 <__fxstatat@plt+0x1908>
  404aa8:	add	x0, x22, #0x8
  404aac:	str	x0, [x20, #1288]
  404ab0:	mov	x0, #0x400                 	// #1024
  404ab4:	str	x0, [x23, #1072]
  404ab8:	adrp	x23, 428000 <__fxstatat@plt+0x24e50>
  404abc:	cbnz	x19, 404ad8 <__fxstatat@plt+0x1928>
  404ac0:	mov	w0, #0x1                   	// #1
  404ac4:	ldp	x19, x20, [sp, #16]
  404ac8:	ldp	x21, x22, [sp, #32]
  404acc:	ldr	x23, [sp, #48]
  404ad0:	ldp	x29, x30, [sp], #64
  404ad4:	ret
  404ad8:	ldr	x20, [x23, #1072]
  404adc:	mov	w0, w21
  404ae0:	ldr	x1, [x22]
  404ae4:	cmp	x20, x19
  404ae8:	csel	x20, x20, x19, ls  // ls = plast
  404aec:	mov	x2, x20
  404af0:	bl	409cd4 <__fxstatat@plt+0x6b24>
  404af4:	cmp	x0, x20
  404af8:	b.ne	404b04 <__fxstatat@plt+0x1954>  // b.any
  404afc:	sub	x19, x19, x0
  404b00:	b	404abc <__fxstatat@plt+0x190c>
  404b04:	mov	w0, #0x0                   	// #0
  404b08:	b	404ac4 <__fxstatat@plt+0x1914>
  404b0c:	stp	x29, x30, [sp, #-32]!
  404b10:	mov	x3, x2
  404b14:	mov	x2, x1
  404b18:	mov	x29, sp
  404b1c:	mov	w1, #0x3                   	// #3
  404b20:	str	x19, [sp, #16]
  404b24:	bl	4030b0 <fallocate@plt>
  404b28:	mov	w19, w0
  404b2c:	tbz	w0, #31, 404b48 <__fxstatat@plt+0x1998>
  404b30:	bl	403110 <__errno_location@plt>
  404b34:	ldr	w0, [x0]
  404b38:	cmp	w0, #0x5f
  404b3c:	b.eq	404b58 <__fxstatat@plt+0x19a8>  // b.none
  404b40:	cmp	w0, #0x26
  404b44:	csel	w19, w19, wzr, ne  // ne = any
  404b48:	mov	w0, w19
  404b4c:	ldr	x19, [sp, #16]
  404b50:	ldp	x29, x30, [sp], #32
  404b54:	ret
  404b58:	mov	w19, #0x0                   	// #0
  404b5c:	b	404b48 <__fxstatat@plt+0x1998>
  404b60:	mov	x3, x1
  404b64:	mov	w1, w2
  404b68:	tbnz	w0, #31, 404b70 <__fxstatat@plt+0x19c0>
  404b6c:	b	402cd0 <fchmod@plt>
  404b70:	mov	x0, x3
  404b74:	b	402bf0 <chmod@plt>
  404b78:	stp	x29, x30, [sp, #-48]!
  404b7c:	mov	x7, x2
  404b80:	mov	x29, sp
  404b84:	ldrb	w2, [x4, #35]
  404b88:	cbz	w2, 404c24 <__fxstatat@plt+0x1a74>
  404b8c:	ldrb	w2, [x4, #40]
  404b90:	cbnz	w2, 404c24 <__fxstatat@plt+0x1a74>
  404b94:	ldrb	w2, [x4, #41]
  404b98:	mov	w6, #0x0                   	// #0
  404b9c:	cbz	w2, 404c2c <__fxstatat@plt+0x1a7c>
  404ba0:	mov	w5, #0x0                   	// #0
  404ba4:	cmp	w6, #0x0
  404ba8:	adrp	x8, 404000 <__fxstatat@plt+0xe50>
  404bac:	add	x8, x8, #0xc5c
  404bb0:	orr	w5, w5, w6
  404bb4:	ldr	x2, [x4, #32]
  404bb8:	adrp	x4, 404000 <__fxstatat@plt+0xe50>
  404bbc:	add	x4, x4, #0xcfc
  404bc0:	csel	x4, x4, x8, ne  // ne = any
  404bc4:	str	x4, [sp, #24]
  404bc8:	adrp	x4, 404000 <__fxstatat@plt+0xe50>
  404bcc:	add	x4, x4, #0xa04
  404bd0:	str	x4, [sp, #32]
  404bd4:	adrp	x4, 404000 <__fxstatat@plt+0xe50>
  404bd8:	add	x4, x4, #0xa00
  404bdc:	str	x4, [sp, #40]
  404be0:	cmp	w1, #0x0
  404be4:	and	x2, x2, #0xff000000ff00
  404be8:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404bec:	b.lt	404c34 <__fxstatat@plt+0x1a84>  // b.tstop
  404bf0:	cmp	x2, #0x0
  404bf4:	adrp	x4, 405000 <__fxstatat@plt+0x1e50>
  404bf8:	add	x4, x4, #0x43c
  404bfc:	mov	x2, x7
  404c00:	csel	x4, x4, xzr, ne  // ne = any
  404c04:	cmp	w5, #0x0
  404c08:	add	x5, sp, #0x18
  404c0c:	csel	x5, x5, xzr, ne  // ne = any
  404c10:	bl	402f20 <attr_copy_fd@plt>
  404c14:	cmp	w0, #0x0
  404c18:	cset	w0, eq  // eq = none
  404c1c:	ldp	x29, x30, [sp], #48
  404c20:	ret
  404c24:	mov	w6, #0x1                   	// #1
  404c28:	b	404ba0 <__fxstatat@plt+0x19f0>
  404c2c:	mov	w5, #0x1                   	// #1
  404c30:	b	404ba4 <__fxstatat@plt+0x19f4>
  404c34:	cmp	x2, #0x0
  404c38:	adrp	x3, 405000 <__fxstatat@plt+0x1e50>
  404c3c:	add	x3, x3, #0x43c
  404c40:	mov	x1, x7
  404c44:	csel	x2, x3, xzr, ne  // ne = any
  404c48:	cmp	w5, #0x0
  404c4c:	add	x3, sp, #0x18
  404c50:	csel	x3, x3, xzr, ne  // ne = any
  404c54:	bl	402fb0 <attr_copy_file@plt>
  404c58:	b	404c14 <__fxstatat@plt+0x1a64>
  404c5c:	stp	x29, x30, [sp, #-272]!
  404c60:	mov	x29, sp
  404c64:	str	x19, [sp, #16]
  404c68:	mov	x19, x1
  404c6c:	str	q0, [sp, #96]
  404c70:	str	q1, [sp, #112]
  404c74:	str	q2, [sp, #128]
  404c78:	str	q3, [sp, #144]
  404c7c:	str	q4, [sp, #160]
  404c80:	str	q5, [sp, #176]
  404c84:	str	q6, [sp, #192]
  404c88:	str	q7, [sp, #208]
  404c8c:	stp	x2, x3, [sp, #224]
  404c90:	stp	x4, x5, [sp, #240]
  404c94:	stp	x6, x7, [sp, #256]
  404c98:	bl	403110 <__errno_location@plt>
  404c9c:	ldr	w1, [x0]
  404ca0:	mov	w0, #0x3d                  	// #61
  404ca4:	cmp	w1, #0x5f
  404ca8:	ccmp	w1, w0, #0x4, ne  // ne = any
  404cac:	b.eq	404cf0 <__fxstatat@plt+0x1b40>  // b.none
  404cb0:	add	x0, sp, #0x110
  404cb4:	stp	x0, x0, [sp, #64]
  404cb8:	add	x0, sp, #0xe0
  404cbc:	str	x0, [sp, #80]
  404cc0:	mov	w0, #0xffffffd0            	// #-48
  404cc4:	str	w0, [sp, #88]
  404cc8:	mov	w0, #0xffffff80            	// #-128
  404ccc:	str	w0, [sp, #92]
  404cd0:	mov	w0, #0x0                   	// #0
  404cd4:	ldp	x2, x3, [sp, #64]
  404cd8:	stp	x2, x3, [sp, #32]
  404cdc:	ldp	x2, x3, [sp, #80]
  404ce0:	stp	x2, x3, [sp, #48]
  404ce4:	add	x3, sp, #0x20
  404ce8:	mov	x2, x19
  404cec:	bl	40d618 <__fxstatat@plt+0xa468>
  404cf0:	ldr	x19, [sp, #16]
  404cf4:	ldp	x29, x30, [sp], #272
  404cf8:	ret
  404cfc:	stp	x29, x30, [sp, #-272]!
  404d00:	mov	x29, sp
  404d04:	str	x19, [sp, #16]
  404d08:	mov	x19, x1
  404d0c:	str	q0, [sp, #96]
  404d10:	str	q1, [sp, #112]
  404d14:	str	q2, [sp, #128]
  404d18:	str	q3, [sp, #144]
  404d1c:	str	q4, [sp, #160]
  404d20:	str	q5, [sp, #176]
  404d24:	str	q6, [sp, #192]
  404d28:	str	q7, [sp, #208]
  404d2c:	stp	x2, x3, [sp, #224]
  404d30:	stp	x4, x5, [sp, #240]
  404d34:	stp	x6, x7, [sp, #256]
  404d38:	bl	403110 <__errno_location@plt>
  404d3c:	ldr	w1, [x0]
  404d40:	add	x0, sp, #0x110
  404d44:	stp	x0, x0, [sp, #64]
  404d48:	add	x0, sp, #0xe0
  404d4c:	str	x0, [sp, #80]
  404d50:	mov	w0, #0xffffffd0            	// #-48
  404d54:	str	w0, [sp, #88]
  404d58:	mov	w0, #0xffffff80            	// #-128
  404d5c:	str	w0, [sp, #92]
  404d60:	mov	w0, #0x0                   	// #0
  404d64:	ldp	x2, x3, [sp, #64]
  404d68:	stp	x2, x3, [sp, #32]
  404d6c:	ldp	x2, x3, [sp, #80]
  404d70:	stp	x2, x3, [sp, #48]
  404d74:	add	x3, sp, #0x20
  404d78:	mov	x2, x19
  404d7c:	bl	40d618 <__fxstatat@plt+0xa468>
  404d80:	ldr	x19, [sp, #16]
  404d84:	ldp	x29, x30, [sp], #272
  404d88:	ret
  404d8c:	stp	x29, x30, [sp, #-48]!
  404d90:	mov	x29, sp
  404d94:	stp	x19, x20, [sp, #16]
  404d98:	mov	x19, x2
  404d9c:	mov	x2, x0
  404da0:	mov	w0, #0x0                   	// #0
  404da4:	str	x21, [sp, #32]
  404da8:	mov	x21, x1
  404dac:	mov	w1, #0x4                   	// #4
  404db0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404db4:	mov	x20, x0
  404db8:	mov	x2, x21
  404dbc:	mov	w1, #0x4                   	// #4
  404dc0:	mov	w0, #0x1                   	// #1
  404dc4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404dc8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404dcc:	mov	x3, x0
  404dd0:	mov	x2, x20
  404dd4:	add	x1, x1, #0xcae
  404dd8:	mov	w0, #0x1                   	// #1
  404ddc:	bl	402c70 <__printf_chk@plt>
  404de0:	cbz	x19, 404e18 <__fxstatat@plt+0x1c68>
  404de4:	mov	w2, #0x5                   	// #5
  404de8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404dec:	mov	x0, #0x0                   	// #0
  404df0:	add	x1, x1, #0x9a1
  404df4:	bl	403060 <dcgettext@plt>
  404df8:	mov	x20, x0
  404dfc:	mov	x1, x19
  404e00:	mov	w0, #0x4                   	// #4
  404e04:	bl	40bffc <__fxstatat@plt+0x8e4c>
  404e08:	mov	x2, x0
  404e0c:	mov	x1, x20
  404e10:	mov	w0, #0x1                   	// #1
  404e14:	bl	402c70 <__printf_chk@plt>
  404e18:	ldp	x19, x20, [sp, #16]
  404e1c:	mov	w0, #0xa                   	// #10
  404e20:	ldr	x21, [sp, #32]
  404e24:	ldp	x29, x30, [sp], #48
  404e28:	b	402ce0 <putchar_unlocked@plt>
  404e2c:	stp	x29, x30, [sp, #-48]!
  404e30:	tst	w4, #0xff
  404e34:	cset	w4, ne  // ne = any
  404e38:	mov	x29, sp
  404e3c:	mov	w5, w2
  404e40:	lsl	w4, w4, #10
  404e44:	mov	w2, #0xffffff9c            	// #-100
  404e48:	mov	w6, #0xffffffff            	// #-1
  404e4c:	stp	x19, x20, [sp, #16]
  404e50:	mov	x20, x1
  404e54:	stp	x21, x22, [sp, #32]
  404e58:	mov	x21, x0
  404e5c:	and	w22, w3, #0xff
  404e60:	mov	x3, x1
  404e64:	mov	x1, x0
  404e68:	mov	w0, w2
  404e6c:	bl	408a48 <__fxstatat@plt+0x5898>
  404e70:	mov	w19, w0
  404e74:	cmp	w0, #0x0
  404e78:	b.le	404ee8 <__fxstatat@plt+0x1d38>
  404e7c:	mov	w2, #0x5                   	// #5
  404e80:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404e84:	mov	x0, #0x0                   	// #0
  404e88:	add	x1, x1, #0x9af
  404e8c:	bl	403060 <dcgettext@plt>
  404e90:	mov	x22, x0
  404e94:	mov	x2, x20
  404e98:	mov	w1, #0x4                   	// #4
  404e9c:	mov	w0, #0x0                   	// #0
  404ea0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404ea4:	mov	x2, x21
  404ea8:	mov	x20, x0
  404eac:	mov	w1, #0x4                   	// #4
  404eb0:	mov	w0, #0x1                   	// #1
  404eb4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  404eb8:	mov	x4, x0
  404ebc:	mov	w1, w19
  404ec0:	mov	w19, #0x0                   	// #0
  404ec4:	mov	x3, x20
  404ec8:	mov	x2, x22
  404ecc:	mov	w0, #0x0                   	// #0
  404ed0:	bl	402a00 <error@plt>
  404ed4:	mov	w0, w19
  404ed8:	ldp	x19, x20, [sp, #16]
  404edc:	ldp	x21, x22, [sp, #32]
  404ee0:	ldp	x29, x30, [sp], #48
  404ee4:	ret
  404ee8:	ands	w19, w22, w0, lsr #31
  404eec:	b.eq	404f28 <__fxstatat@plt+0x1d78>  // b.none
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404ef8:	mov	x0, #0x0                   	// #0
  404efc:	add	x1, x1, #0x643
  404f00:	bl	403060 <dcgettext@plt>
  404f04:	mov	x21, x0
  404f08:	mov	x1, x20
  404f0c:	mov	w0, #0x4                   	// #4
  404f10:	bl	40bffc <__fxstatat@plt+0x8e4c>
  404f14:	mov	x2, x0
  404f18:	mov	x1, x21
  404f1c:	mov	w0, #0x1                   	// #1
  404f20:	bl	402c70 <__printf_chk@plt>
  404f24:	b	404ed4 <__fxstatat@plt+0x1d24>
  404f28:	mov	w19, #0x1                   	// #1
  404f2c:	b	404ed4 <__fxstatat@plt+0x1d24>
  404f30:	stp	x29, x30, [sp, #-80]!
  404f34:	mov	x29, sp
  404f38:	stp	x19, x20, [sp, #16]
  404f3c:	mov	x19, x0
  404f40:	mov	x20, x1
  404f44:	mov	x0, x1
  404f48:	ldr	w1, [x2]
  404f4c:	stp	x21, x22, [sp, #32]
  404f50:	mov	x21, x2
  404f54:	adrp	x22, 428000 <__fxstatat@plt+0x24e50>
  404f58:	str	x23, [sp, #48]
  404f5c:	adrp	x23, 428000 <__fxstatat@plt+0x24e50>
  404f60:	bl	404a0c <__fxstatat@plt+0x185c>
  404f64:	tst	w0, #0xff
  404f68:	b.ne	405004 <__fxstatat@plt+0x1e54>  // b.any
  404f6c:	ldr	w0, [x21]
  404f70:	add	x1, sp, #0x40
  404f74:	bl	409a58 <__fxstatat@plt+0x68a8>
  404f78:	strb	wzr, [sp, #74]
  404f7c:	ldrb	w0, [x19, #24]
  404f80:	mov	w2, #0x5                   	// #5
  404f84:	ldr	x23, [x23, #1208]
  404f88:	cbnz	w0, 404f98 <__fxstatat@plt+0x1de8>
  404f8c:	ldr	w0, [x19, #20]
  404f90:	tst	w0, #0xffff00
  404f94:	b.eq	404ff8 <__fxstatat@plt+0x1e48>  // b.none
  404f98:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404f9c:	add	x1, x1, #0x9d0
  404fa0:	mov	x0, #0x0                   	// #0
  404fa4:	bl	403060 <dcgettext@plt>
  404fa8:	mov	x1, x20
  404fac:	mov	x19, x0
  404fb0:	ldr	x22, [x22, #2376]
  404fb4:	mov	w0, #0x4                   	// #4
  404fb8:	bl	40bffc <__fxstatat@plt+0x8e4c>
  404fbc:	mov	x4, x0
  404fc0:	ldr	w5, [x21]
  404fc4:	add	x6, sp, #0x41
  404fc8:	mov	x3, x22
  404fcc:	mov	x2, x19
  404fd0:	mov	x0, x23
  404fd4:	and	x5, x5, #0xfff
  404fd8:	mov	w1, #0x1                   	// #1
  404fdc:	bl	402e50 <__fprintf_chk@plt>
  404fe0:	bl	40e004 <__fxstatat@plt+0xae54>
  404fe4:	ldp	x19, x20, [sp, #16]
  404fe8:	ldp	x21, x22, [sp, #32]
  404fec:	ldr	x23, [sp, #48]
  404ff0:	ldp	x29, x30, [sp], #80
  404ff4:	ret
  404ff8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  404ffc:	add	x1, x1, #0x9fd
  405000:	b	404fa0 <__fxstatat@plt+0x1df0>
  405004:	ldr	x21, [x23, #1208]
  405008:	mov	w2, #0x5                   	// #5
  40500c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405010:	mov	x0, #0x0                   	// #0
  405014:	add	x1, x1, #0xa2e
  405018:	bl	403060 <dcgettext@plt>
  40501c:	ldr	x22, [x22, #2376]
  405020:	mov	x19, x0
  405024:	mov	x1, x20
  405028:	mov	w0, #0x4                   	// #4
  40502c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405030:	mov	x4, x0
  405034:	mov	x3, x22
  405038:	mov	x2, x19
  40503c:	mov	x0, x21
  405040:	mov	w1, #0x1                   	// #1
  405044:	bl	402e50 <__fprintf_chk@plt>
  405048:	b	404fe0 <__fxstatat@plt+0x1e30>
  40504c:	stp	x29, x30, [sp, #-48]!
  405050:	mov	x29, sp
  405054:	stp	x19, x20, [sp, #16]
  405058:	mov	x19, x1
  40505c:	mov	x20, x3
  405060:	mov	x1, x3
  405064:	stp	x21, x22, [sp, #32]
  405068:	and	w22, w2, #0xff
  40506c:	mov	w21, w0
  405070:	mov	w2, #0x1                   	// #1
  405074:	bl	402b20 <lseek@plt>
  405078:	tbz	x0, #63, 4050c4 <__fxstatat@plt+0x1f14>
  40507c:	bl	403110 <__errno_location@plt>
  405080:	ldr	w21, [x0]
  405084:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405088:	add	x1, x1, #0xa41
  40508c:	mov	w2, #0x5                   	// #5
  405090:	mov	x0, #0x0                   	// #0
  405094:	bl	403060 <dcgettext@plt>
  405098:	mov	x1, x19
  40509c:	mov	x20, x0
  4050a0:	mov	w0, #0x4                   	// #4
  4050a4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4050a8:	mov	x2, x20
  4050ac:	mov	x3, x0
  4050b0:	mov	w1, w21
  4050b4:	mov	w0, #0x0                   	// #0
  4050b8:	bl	402a00 <error@plt>
  4050bc:	mov	w0, #0x0                   	// #0
  4050c0:	b	4050cc <__fxstatat@plt+0x1f1c>
  4050c4:	cbnz	w22, 4050dc <__fxstatat@plt+0x1f2c>
  4050c8:	mov	w0, #0x1                   	// #1
  4050cc:	ldp	x19, x20, [sp, #16]
  4050d0:	ldp	x21, x22, [sp, #32]
  4050d4:	ldp	x29, x30, [sp], #48
  4050d8:	ret
  4050dc:	sub	x1, x0, x20
  4050e0:	mov	x2, x20
  4050e4:	mov	w0, w21
  4050e8:	bl	404b0c <__fxstatat@plt+0x195c>
  4050ec:	tbz	w0, #31, 4050c8 <__fxstatat@plt+0x1f18>
  4050f0:	bl	403110 <__errno_location@plt>
  4050f4:	ldr	w21, [x0]
  4050f8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4050fc:	mov	w2, #0x5                   	// #5
  405100:	add	x1, x1, #0xa51
  405104:	b	405090 <__fxstatat@plt+0x1ee0>
  405108:	stp	x29, x30, [sp, #-176]!
  40510c:	cmp	x4, #0x0
  405110:	mov	x29, sp
  405114:	stp	x23, x24, [sp, #48]
  405118:	stp	x27, x28, [sp, #80]
  40511c:	str	w0, [sp, #168]
  405120:	and	w0, w5, #0xff
  405124:	ldp	x23, x28, [sp, #176]
  405128:	str	w0, [sp, #132]
  40512c:	ldr	x0, [sp, #192]
  405130:	stp	x19, x20, [sp, #16]
  405134:	mov	x19, #0x0                   	// #0
  405138:	stp	x21, x22, [sp, #32]
  40513c:	mov	w21, w1
  405140:	mov	x22, x7
  405144:	stp	x25, x26, [sp, #64]
  405148:	mov	w25, #0x0                   	// #0
  40514c:	strb	wzr, [x0]
  405150:	str	xzr, [x28]
  405154:	stp	x2, x3, [sp, #96]
  405158:	str	x4, [sp, #112]
  40515c:	str	x6, [sp, #136]
  405160:	str	x0, [sp, #144]
  405164:	csel	x0, x3, x4, eq  // eq = none
  405168:	str	x0, [sp, #152]
  40516c:	cbz	x23, 4051e4 <__fxstatat@plt+0x2034>
  405170:	ldp	x1, x0, [sp, #96]
  405174:	cmp	x23, x0
  405178:	csel	x2, x23, x0, ls  // ls = plast
  40517c:	ldr	w0, [sp, #168]
  405180:	bl	403020 <read@plt>
  405184:	mov	x20, x0
  405188:	cmp	x0, #0x0
  40518c:	b.ge	4051e0 <__fxstatat@plt+0x2030>  // b.tcont
  405190:	bl	403110 <__errno_location@plt>
  405194:	ldr	w20, [x0]
  405198:	cmp	w20, #0x4
  40519c:	b.eq	40516c <__fxstatat@plt+0x1fbc>  // b.none
  4051a0:	mov	w2, #0x5                   	// #5
  4051a4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4051a8:	mov	x0, #0x0                   	// #0
  4051ac:	add	x1, x1, #0xa67
  4051b0:	bl	403060 <dcgettext@plt>
  4051b4:	mov	x19, x0
  4051b8:	ldr	x1, [sp, #136]
  4051bc:	mov	w0, #0x4                   	// #4
  4051c0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4051c4:	mov	x3, x0
  4051c8:	mov	x2, x19
  4051cc:	mov	w1, w20
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	bl	402a00 <error@plt>
  4051d8:	mov	w6, #0x0                   	// #0
  4051dc:	b	4051ec <__fxstatat@plt+0x203c>
  4051e0:	b.ne	40520c <__fxstatat@plt+0x205c>  // b.any
  4051e4:	cbnz	w25, 405410 <__fxstatat@plt+0x2260>
  4051e8:	mov	w6, #0x1                   	// #1
  4051ec:	mov	w0, w6
  4051f0:	ldp	x19, x20, [sp, #16]
  4051f4:	ldp	x21, x22, [sp, #32]
  4051f8:	ldp	x23, x24, [sp, #48]
  4051fc:	ldp	x25, x26, [sp, #64]
  405200:	ldp	x27, x28, [sp, #80]
  405204:	ldp	x29, x30, [sp], #176
  405208:	ret
  40520c:	ldr	x11, [sp, #96]
  405210:	mov	x27, x0
  405214:	ldr	x0, [x28]
  405218:	mov	x24, x11
  40521c:	ldr	x26, [sp, #152]
  405220:	add	x0, x0, x20
  405224:	str	x0, [x28]
  405228:	ldr	x0, [sp, #112]
  40522c:	cmp	x26, x27
  405230:	csel	x26, x26, x27, ls  // ls = plast
  405234:	mov	w10, w25
  405238:	cmp	x0, #0x0
  40523c:	mov	x3, x19
  405240:	cset	w5, ne  // ne = any
  405244:	cmp	x26, #0x0
  405248:	csel	w25, w5, wzr, ne  // ne = any
  40524c:	cbz	w25, 405334 <__fxstatat@plt+0x2184>
  405250:	mov	x1, x24
  405254:	mov	x2, x26
  405258:	ldrb	w0, [x1]
  40525c:	cbnz	w0, 40533c <__fxstatat@plt+0x218c>
  405260:	add	x1, x1, #0x1
  405264:	subs	x2, x2, #0x1
  405268:	b.eq	40529c <__fxstatat@plt+0x20ec>  // b.none
  40526c:	tst	x2, #0xf
  405270:	b.ne	405258 <__fxstatat@plt+0x20a8>  // b.any
  405274:	mov	x0, x24
  405278:	str	x3, [sp, #120]
  40527c:	str	x11, [sp, #160]
  405280:	str	w10, [sp, #172]
  405284:	bl	402e20 <memcmp@plt>
  405288:	ldr	w10, [sp, #172]
  40528c:	cmp	w0, #0x0
  405290:	ldr	x3, [sp, #120]
  405294:	cset	w25, eq  // eq = none
  405298:	ldr	x11, [sp, #160]
  40529c:	cmp	x19, #0x0
  4052a0:	cset	w0, ne  // ne = any
  4052a4:	eor	w9, w25, w10
  4052a8:	cmp	x26, x27
  4052ac:	and	w9, w0, w9
  4052b0:	cset	w1, eq  // eq = none
  4052b4:	eor	w0, w25, #0x1
  4052b8:	mov	x19, x26
  4052bc:	tst	w1, w0
  4052c0:	b.ne	405344 <__fxstatat@plt+0x2194>  // b.any
  4052c4:	cmp	x26, #0x0
  4052c8:	cset	w0, eq  // eq = none
  4052cc:	orr	w6, w9, w0
  4052d0:	cbz	w6, 4053b4 <__fxstatat@plt+0x2204>
  4052d4:	str	w0, [sp, #120]
  4052d8:	cbnz	w9, 4052e0 <__fxstatat@plt+0x2130>
  4052dc:	add	x3, x3, x26
  4052e0:	cbnz	w10, 405374 <__fxstatat@plt+0x21c4>
  4052e4:	mov	x2, x3
  4052e8:	mov	x1, x11
  4052ec:	mov	w0, w21
  4052f0:	str	x3, [sp, #160]
  4052f4:	str	w9, [sp, #172]
  4052f8:	bl	409cd4 <__fxstatat@plt+0x6b24>
  4052fc:	ldr	x3, [sp, #160]
  405300:	ldr	w9, [sp, #172]
  405304:	cmp	x3, x0
  405308:	b.ne	40534c <__fxstatat@plt+0x219c>  // b.any
  40530c:	ldr	w0, [sp, #120]
  405310:	cbnz	w0, 405398 <__fxstatat@plt+0x21e8>
  405314:	mov	x11, x24
  405318:	add	x24, x24, x26
  40531c:	subs	x27, x27, x26
  405320:	b.ne	405228 <__fxstatat@plt+0x2078>  // b.any
  405324:	ldr	x0, [sp, #144]
  405328:	sub	x23, x23, x20
  40532c:	strb	w25, [x0]
  405330:	b	40516c <__fxstatat@plt+0x1fbc>
  405334:	mov	w25, w10
  405338:	b	40529c <__fxstatat@plt+0x20ec>
  40533c:	mov	w25, #0x0                   	// #0
  405340:	b	40529c <__fxstatat@plt+0x20ec>
  405344:	mov	w0, #0x1                   	// #1
  405348:	b	4052d4 <__fxstatat@plt+0x2124>
  40534c:	bl	403110 <__errno_location@plt>
  405350:	ldr	w20, [x0]
  405354:	mov	w2, #0x5                   	// #5
  405358:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40535c:	mov	x0, #0x0                   	// #0
  405360:	add	x1, x1, #0xa78
  405364:	bl	403060 <dcgettext@plt>
  405368:	mov	x19, x0
  40536c:	mov	x1, x22
  405370:	b	4051bc <__fxstatat@plt+0x200c>
  405374:	ldrb	w2, [sp, #132]
  405378:	mov	x1, x22
  40537c:	mov	w0, w21
  405380:	str	w9, [sp, #160]
  405384:	bl	40504c <__fxstatat@plt+0x1e9c>
  405388:	ands	w6, w0, #0xff
  40538c:	ldr	w9, [sp, #160]
  405390:	b.ne	40530c <__fxstatat@plt+0x215c>  // b.any
  405394:	b	4051ec <__fxstatat@plt+0x203c>
  405398:	cmp	x26, #0x0
  40539c:	mov	x11, x24
  4053a0:	csel	x27, x27, xzr, ne  // ne = any
  4053a4:	cmp	w9, #0x0
  4053a8:	csel	x19, x26, xzr, ne  // ne = any
  4053ac:	csel	x26, x26, xzr, eq  // eq = none
  4053b0:	b	405318 <__fxstatat@plt+0x2168>
  4053b4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4053b8:	sub	x0, x0, x26
  4053bc:	cmp	x0, x3
  4053c0:	b.cc	4053cc <__fxstatat@plt+0x221c>  // b.lo, b.ul, b.last
  4053c4:	add	x19, x3, x26
  4053c8:	b	405318 <__fxstatat@plt+0x2168>
  4053cc:	mov	w2, #0x5                   	// #5
  4053d0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4053d4:	mov	x0, #0x0                   	// #0
  4053d8:	add	x1, x1, #0xa89
  4053dc:	str	w6, [sp, #96]
  4053e0:	bl	403060 <dcgettext@plt>
  4053e4:	ldr	x1, [sp, #136]
  4053e8:	mov	x19, x0
  4053ec:	mov	w0, #0x4                   	// #4
  4053f0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4053f4:	mov	x3, x0
  4053f8:	mov	x2, x19
  4053fc:	mov	w1, #0x0                   	// #0
  405400:	mov	w0, #0x0                   	// #0
  405404:	bl	402a00 <error@plt>
  405408:	ldr	w6, [sp, #96]
  40540c:	b	4051ec <__fxstatat@plt+0x203c>
  405410:	ldrb	w2, [sp, #132]
  405414:	mov	x3, x19
  405418:	mov	x1, x22
  40541c:	mov	w0, w21
  405420:	ldp	x19, x20, [sp, #16]
  405424:	ldp	x21, x22, [sp, #32]
  405428:	ldp	x23, x24, [sp, #48]
  40542c:	ldp	x25, x26, [sp, #64]
  405430:	ldp	x27, x28, [sp, #80]
  405434:	ldp	x29, x30, [sp], #176
  405438:	b	40504c <__fxstatat@plt+0x1e9c>
  40543c:	stp	x29, x30, [sp, #-32]!
  405440:	mov	x2, #0x10                  	// #16
  405444:	mov	x29, sp
  405448:	stp	x19, x20, [sp, #16]
  40544c:	mov	x20, x1
  405450:	mov	x19, x0
  405454:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405458:	add	x1, x1, #0xa9d
  40545c:	bl	402c40 <strncmp@plt>
  405460:	cbz	w0, 405478 <__fxstatat@plt+0x22c8>
  405464:	mov	x1, x20
  405468:	mov	x0, x19
  40546c:	bl	402fd0 <attr_copy_check_permissions@plt>
  405470:	cmp	w0, #0x0
  405474:	cset	w0, ne  // ne = any
  405478:	ldp	x19, x20, [sp, #16]
  40547c:	ldp	x29, x30, [sp], #32
  405480:	ret
  405484:	stp	x29, x30, [sp, #-32]!
  405488:	mov	x29, sp
  40548c:	str	x19, [sp, #16]
  405490:	bl	403110 <__errno_location@plt>
  405494:	mov	w19, #0x5f                  	// #95
  405498:	str	w19, [x0]
  40549c:	mov	w2, #0x5                   	// #5
  4054a0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4054a4:	mov	x0, #0x0                   	// #0
  4054a8:	add	x1, x1, #0xaae
  4054ac:	bl	403060 <dcgettext@plt>
  4054b0:	mov	x2, x0
  4054b4:	mov	w1, w19
  4054b8:	mov	w0, #0x1                   	// #1
  4054bc:	bl	402a00 <error@plt>
  4054c0:	stp	x29, x30, [sp, #-48]!
  4054c4:	mov	x29, sp
  4054c8:	stp	x21, x22, [sp, #32]
  4054cc:	mov	x21, x0
  4054d0:	ldrb	w0, [x4, #37]
  4054d4:	stp	x19, x20, [sp, #16]
  4054d8:	mov	x19, x4
  4054dc:	cbz	w0, 405554 <__fxstatat@plt+0x23a4>
  4054e0:	ldrb	w0, [x4, #35]
  4054e4:	cbz	w0, 40554c <__fxstatat@plt+0x239c>
  4054e8:	ldrb	w20, [x4, #38]
  4054ec:	mov	w22, #0x5f                  	// #95
  4054f0:	bl	403110 <__errno_location@plt>
  4054f4:	str	w22, [x0]
  4054f8:	cbz	w20, 405534 <__fxstatat@plt+0x2384>
  4054fc:	mov	w2, #0x5                   	// #5
  405500:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405504:	mov	x0, #0x0                   	// #0
  405508:	add	x1, x1, #0xae2
  40550c:	bl	403060 <dcgettext@plt>
  405510:	mov	x20, x0
  405514:	mov	x1, x21
  405518:	mov	w0, #0x4                   	// #4
  40551c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405520:	mov	x3, x0
  405524:	mov	x2, x20
  405528:	mov	w1, w22
  40552c:	mov	w0, #0x0                   	// #0
  405530:	bl	402a00 <error@plt>
  405534:	ldrb	w0, [x19, #38]
  405538:	eor	w0, w0, #0x1
  40553c:	ldp	x19, x20, [sp, #16]
  405540:	ldp	x21, x22, [sp, #32]
  405544:	ldp	x29, x30, [sp], #48
  405548:	ret
  40554c:	mov	w20, #0x1                   	// #1
  405550:	b	4054ec <__fxstatat@plt+0x233c>
  405554:	ldrb	w0, [x4, #33]
  405558:	cbz	w0, 405578 <__fxstatat@plt+0x23c8>
  40555c:	and	w20, w3, #0xff
  405560:	cbz	w20, 40553c <__fxstatat@plt+0x238c>
  405564:	bl	403110 <__errno_location@plt>
  405568:	mov	w1, #0x5f                  	// #95
  40556c:	str	w1, [x0]
  405570:	mov	w0, w20
  405574:	b	40553c <__fxstatat@plt+0x238c>
  405578:	mov	w0, #0x1                   	// #1
  40557c:	b	40553c <__fxstatat@plt+0x238c>
  405580:	stp	x29, x30, [sp, #-48]!
  405584:	mov	x29, sp
  405588:	stp	x19, x20, [sp, #16]
  40558c:	mov	x20, x0
  405590:	ldrb	w0, [x3, #35]
  405594:	str	x21, [sp, #32]
  405598:	cbz	w0, 405600 <__fxstatat@plt+0x2450>
  40559c:	ldrb	w19, [x3, #38]
  4055a0:	mov	w21, #0x5f                  	// #95
  4055a4:	bl	403110 <__errno_location@plt>
  4055a8:	str	w21, [x0]
  4055ac:	cbz	w19, 4055ec <__fxstatat@plt+0x243c>
  4055b0:	mov	w2, #0x5                   	// #5
  4055b4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4055b8:	mov	x0, #0x0                   	// #0
  4055bc:	add	x1, x1, #0xb07
  4055c0:	bl	403060 <dcgettext@plt>
  4055c4:	mov	x19, x0
  4055c8:	mov	x2, x20
  4055cc:	mov	w1, #0x4                   	// #4
  4055d0:	mov	w0, #0x0                   	// #0
  4055d4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4055d8:	mov	x2, x19
  4055dc:	mov	x3, x0
  4055e0:	mov	w1, w21
  4055e4:	mov	w0, #0x0                   	// #0
  4055e8:	bl	402a00 <error@plt>
  4055ec:	mov	w0, #0x0                   	// #0
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldr	x21, [sp, #32]
  4055f8:	ldp	x29, x30, [sp], #48
  4055fc:	ret
  405600:	mov	w19, #0x1                   	// #1
  405604:	b	4055a0 <__fxstatat@plt+0x23f0>
  405608:	stp	x29, x30, [sp, #-32]!
  40560c:	mov	x1, #0x0                   	// #0
  405610:	adrp	x4, 40a000 <__fxstatat@plt+0x6e50>
  405614:	mov	x29, sp
  405618:	str	x19, [sp, #16]
  40561c:	mov	x19, x0
  405620:	add	x4, x4, #0xb40
  405624:	adrp	x3, 40a000 <__fxstatat@plt+0x6e50>
  405628:	adrp	x2, 40a000 <__fxstatat@plt+0x6e50>
  40562c:	add	x3, x3, #0xaa4
  405630:	add	x2, x2, #0xa5c
  405634:	mov	x0, #0x3d                  	// #61
  405638:	bl	40a470 <__fxstatat@plt+0x72c0>
  40563c:	str	x0, [x19, #64]
  405640:	ldr	x19, [sp, #16]
  405644:	ldp	x29, x30, [sp], #32
  405648:	ret
  40564c:	stp	x29, x30, [sp, #-32]!
  405650:	mov	x1, #0x0                   	// #0
  405654:	adrp	x4, 40a000 <__fxstatat@plt+0x6e50>
  405658:	mov	x29, sp
  40565c:	str	x19, [sp, #16]
  405660:	mov	x19, x0
  405664:	add	x4, x4, #0xb40
  405668:	adrp	x3, 40a000 <__fxstatat@plt+0x6e50>
  40566c:	adrp	x2, 40a000 <__fxstatat@plt+0x6e50>
  405670:	add	x3, x3, #0xaa4
  405674:	add	x2, x2, #0xa94
  405678:	mov	x0, #0x3d                  	// #61
  40567c:	bl	40a470 <__fxstatat@plt+0x72c0>
  405680:	str	x0, [x19, #72]
  405684:	ldr	x19, [sp, #16]
  405688:	ldp	x29, x30, [sp], #32
  40568c:	ret
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	mov	x29, sp
  405698:	str	x19, [sp, #16]
  40569c:	mov	x19, x0
  4056a0:	stp	xzr, xzr, [x0]
  4056a4:	stp	xzr, xzr, [x0, #16]
  4056a8:	stp	xzr, xzr, [x0, #32]
  4056ac:	stp	xzr, xzr, [x0, #48]
  4056b0:	stp	xzr, xzr, [x0, #64]
  4056b4:	bl	402a40 <geteuid@plt>
  4056b8:	cmp	w0, #0x0
  4056bc:	cset	w0, eq  // eq = none
  4056c0:	strb	w0, [x19, #26]
  4056c4:	strb	w0, [x19, #27]
  4056c8:	mov	w0, #0xffffffff            	// #-1
  4056cc:	str	w0, [x19, #52]
  4056d0:	ldr	x19, [sp, #16]
  4056d4:	ldp	x29, x30, [sp], #32
  4056d8:	ret
  4056dc:	stp	x29, x30, [sp, #-32]!
  4056e0:	mov	x29, sp
  4056e4:	str	x19, [sp, #16]
  4056e8:	mov	x19, x0
  4056ec:	bl	403110 <__errno_location@plt>
  4056f0:	ldr	w0, [x0]
  4056f4:	cmp	w0, #0x1
  4056f8:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  4056fc:	b.ne	405718 <__fxstatat@plt+0x2568>  // b.any
  405700:	ldrb	w0, [x19, #26]
  405704:	eor	w0, w0, #0x1
  405708:	and	w0, w0, #0x1
  40570c:	ldr	x19, [sp, #16]
  405710:	ldp	x29, x30, [sp], #32
  405714:	ret
  405718:	mov	w0, #0x0                   	// #0
  40571c:	b	405708 <__fxstatat@plt+0x2558>
  405720:	stp	x29, x30, [sp, #-64]!
  405724:	tst	w4, #0xff
  405728:	mov	x29, sp
  40572c:	stp	x19, x20, [sp, #16]
  405730:	mov	x19, x0
  405734:	mov	x20, x1
  405738:	stp	x21, x22, [sp, #32]
  40573c:	mov	w21, w2
  405740:	stp	x23, x24, [sp, #48]
  405744:	ldp	w22, w23, [x3, #24]
  405748:	b.ne	405800 <__fxstatat@plt+0x2650>  // b.any
  40574c:	ldr	x0, [x0, #24]
  405750:	and	x0, x0, #0xffffffffffffff
  405754:	and	x0, x0, #0xffff0000000000ff
  405758:	cbnz	x0, 405764 <__fxstatat@plt+0x25b4>
  40575c:	ldrb	w1, [x19, #43]
  405760:	cbz	w1, 405800 <__fxstatat@plt+0x2650>
  405764:	ldr	w2, [x5]
  405768:	cbz	x0, 4057f8 <__fxstatat@plt+0x2648>
  40576c:	ldr	w0, [x3, #16]
  405770:	and	w2, w2, w0
  405774:	mov	w1, w21
  405778:	and	w2, w2, #0x1c0
  40577c:	mov	x0, x20
  405780:	bl	40ace8 <__fxstatat@plt+0x7b38>
  405784:	cbz	w0, 405800 <__fxstatat@plt+0x2650>
  405788:	bl	403110 <__errno_location@plt>
  40578c:	ldr	w21, [x0]
  405790:	cmp	w21, #0x1
  405794:	ccmp	w21, #0x16, #0x4, ne  // ne = any
  405798:	b.ne	4057a4 <__fxstatat@plt+0x25f4>  // b.any
  40579c:	ldrb	w0, [x19, #27]
  4057a0:	cbz	w0, 4057dc <__fxstatat@plt+0x262c>
  4057a4:	mov	w2, #0x5                   	// #5
  4057a8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4057ac:	mov	x0, #0x0                   	// #0
  4057b0:	add	x1, x1, #0xb30
  4057b4:	bl	403060 <dcgettext@plt>
  4057b8:	mov	x22, x0
  4057bc:	mov	x1, x20
  4057c0:	mov	w0, #0x4                   	// #4
  4057c4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4057c8:	mov	x3, x0
  4057cc:	mov	x2, x22
  4057d0:	mov	w1, w21
  4057d4:	mov	w0, #0x0                   	// #0
  4057d8:	bl	402a00 <error@plt>
  4057dc:	ldrb	w0, [x19, #36]
  4057e0:	neg	w0, w0
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x23, x24, [sp, #48]
  4057f0:	ldp	x29, x30, [sp], #64
  4057f4:	ret
  4057f8:	ldr	w0, [x19, #16]
  4057fc:	b	405770 <__fxstatat@plt+0x25c0>
  405800:	mov	w2, w23
  405804:	mov	w1, w22
  405808:	cmn	w21, #0x1
  40580c:	b.eq	40589c <__fxstatat@plt+0x26ec>  // b.none
  405810:	mov	w0, w21
  405814:	bl	403150 <fchown@plt>
  405818:	cbnz	w0, 405824 <__fxstatat@plt+0x2674>
  40581c:	mov	w0, #0x1                   	// #1
  405820:	b	4057e4 <__fxstatat@plt+0x2634>
  405824:	bl	403110 <__errno_location@plt>
  405828:	ldr	w24, [x0]
  40582c:	mov	x22, x0
  405830:	cmp	w24, #0x1
  405834:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405838:	b.ne	405850 <__fxstatat@plt+0x26a0>  // b.any
  40583c:	mov	w2, w23
  405840:	mov	w0, w21
  405844:	mov	w1, #0xffffffff            	// #-1
  405848:	bl	403150 <fchown@plt>
  40584c:	str	w24, [x22]
  405850:	mov	x0, x19
  405854:	bl	4056dc <__fxstatat@plt+0x252c>
  405858:	tst	w0, #0xff
  40585c:	b.ne	4058d4 <__fxstatat@plt+0x2724>  // b.any
  405860:	bl	403110 <__errno_location@plt>
  405864:	ldr	w22, [x0]
  405868:	mov	w2, #0x5                   	// #5
  40586c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405870:	mov	x0, #0x0                   	// #0
  405874:	add	x1, x1, #0xb4c
  405878:	bl	403060 <dcgettext@plt>
  40587c:	mov	x21, x0
  405880:	mov	x1, x20
  405884:	mov	w0, #0x4                   	// #4
  405888:	bl	40bffc <__fxstatat@plt+0x8e4c>
  40588c:	mov	x3, x0
  405890:	mov	x2, x21
  405894:	mov	w1, w22
  405898:	b	4057d4 <__fxstatat@plt+0x2624>
  40589c:	mov	x0, x20
  4058a0:	bl	402ea0 <lchown@plt>
  4058a4:	cbz	w0, 40581c <__fxstatat@plt+0x266c>
  4058a8:	bl	403110 <__errno_location@plt>
  4058ac:	ldr	w24, [x0]
  4058b0:	mov	x22, x0
  4058b4:	cmp	w24, #0x1
  4058b8:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  4058bc:	b.ne	405850 <__fxstatat@plt+0x26a0>  // b.any
  4058c0:	mov	w2, w23
  4058c4:	mov	w1, w21
  4058c8:	mov	x0, x20
  4058cc:	bl	402ea0 <lchown@plt>
  4058d0:	b	40584c <__fxstatat@plt+0x269c>
  4058d4:	mov	w0, #0x0                   	// #0
  4058d8:	b	4057e4 <__fxstatat@plt+0x2634>
  4058dc:	stp	x29, x30, [sp, #-32]!
  4058e0:	mov	x29, sp
  4058e4:	str	x19, [sp, #16]
  4058e8:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  4058ec:	add	x19, x19, #0x430
  4058f0:	ldr	w0, [x19, #8]
  4058f4:	cmn	w0, #0x1
  4058f8:	b.ne	40590c <__fxstatat@plt+0x275c>  // b.any
  4058fc:	mov	w0, #0x0                   	// #0
  405900:	bl	4030d0 <umask@plt>
  405904:	str	w0, [x19, #8]
  405908:	bl	4030d0 <umask@plt>
  40590c:	ldr	w0, [x19, #8]
  405910:	ldr	x19, [sp, #16]
  405914:	ldp	x29, x30, [sp], #32
  405918:	ret
  40591c:	sub	sp, sp, #0x350
  405920:	stp	x29, x30, [sp, #32]
  405924:	add	x29, sp, #0x20
  405928:	stp	x27, x28, [sp, #112]
  40592c:	mov	x28, x0
  405930:	and	w0, w6, #0xff
  405934:	str	w0, [x29, #216]
  405938:	and	w27, w2, #0xff
  40593c:	ldr	x0, [x29, #816]
  405940:	stp	x19, x20, [sp, #48]
  405944:	mov	x19, x1
  405948:	stp	x21, x22, [sp, #64]
  40594c:	stp	x23, x24, [sp, #80]
  405950:	mov	x23, x7
  405954:	ldr	w24, [x5, #52]
  405958:	stp	x25, x26, [sp, #96]
  40595c:	mov	x25, x5
  405960:	strb	wzr, [x0]
  405964:	str	x4, [x29, #176]
  405968:	ldrb	w0, [x5, #24]
  40596c:	str	x3, [x29, #192]
  405970:	ldr	x21, [x29, #824]
  405974:	cbz	w0, 4059b4 <__fxstatat@plt+0x2804>
  405978:	tbz	w24, #31, 4059a4 <__fxstatat@plt+0x27f4>
  40597c:	mov	x3, x1
  405980:	mov	w2, #0xffffff9c            	// #-100
  405984:	mov	x1, x28
  405988:	mov	w0, w2
  40598c:	mov	w4, #0x1                   	// #1
  405990:	bl	40c1e4 <__fxstatat@plt+0x9034>
  405994:	mov	w24, w0
  405998:	cbz	w0, 4059a4 <__fxstatat@plt+0x27f4>
  40599c:	bl	403110 <__errno_location@plt>
  4059a0:	ldr	w24, [x0]
  4059a4:	cmp	w24, #0x0
  4059a8:	cset	w27, eq  // eq = none
  4059ac:	cbz	x21, 4059b4 <__fxstatat@plt+0x2804>
  4059b0:	strb	w27, [x21]
  4059b4:	cbnz	w24, 405a24 <__fxstatat@plt+0x2874>
  4059b8:	ldrb	w0, [x25, #49]
  4059bc:	cbnz	w0, 405ae0 <__fxstatat@plt+0x2930>
  4059c0:	mov	x20, x19
  4059c4:	ldr	w0, [x25, #4]
  4059c8:	add	x1, x29, #0x130
  4059cc:	cmp	w0, #0x2
  4059d0:	mov	x0, x20
  4059d4:	b.ne	405a40 <__fxstatat@plt+0x2890>  // b.any
  4059d8:	bl	411820 <__fxstatat@plt+0xe670>
  4059dc:	cmp	w0, #0x0
  4059e0:	cset	w0, ne  // ne = any
  4059e4:	cbz	w0, 405a48 <__fxstatat@plt+0x2898>
  4059e8:	bl	403110 <__errno_location@plt>
  4059ec:	ldr	w21, [x0]
  4059f0:	mov	w2, #0x5                   	// #5
  4059f4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4059f8:	mov	x0, #0x0                   	// #0
  4059fc:	add	x1, x1, #0xb70
  405a00:	bl	403060 <dcgettext@plt>
  405a04:	mov	x19, x0
  405a08:	mov	x1, x20
  405a0c:	mov	w0, #0x4                   	// #4
  405a10:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405a14:	mov	x3, x0
  405a18:	mov	x2, x19
  405a1c:	mov	w1, w21
  405a20:	b	405aa0 <__fxstatat@plt+0x28f0>
  405a24:	cmp	w24, #0x11
  405a28:	b.ne	405a38 <__fxstatat@plt+0x2888>  // b.any
  405a2c:	ldr	w0, [x25, #8]
  405a30:	cmp	w0, #0x2
  405a34:	b.eq	405ae0 <__fxstatat@plt+0x2930>  // b.none
  405a38:	mov	x20, x28
  405a3c:	b	4059c4 <__fxstatat@plt+0x2814>
  405a40:	bl	411800 <__fxstatat@plt+0xe650>
  405a44:	b	4059dc <__fxstatat@plt+0x282c>
  405a48:	ldr	w0, [x29, #320]
  405a4c:	str	w0, [x29, #220]
  405a50:	mov	w0, w0
  405a54:	and	w0, w0, #0xf000
  405a58:	cmp	w0, #0x4, lsl #12
  405a5c:	b.ne	405ae0 <__fxstatat@plt+0x2930>  // b.any
  405a60:	ldrb	w0, [x25, #42]
  405a64:	cbnz	w0, 405ae0 <__fxstatat@plt+0x2930>
  405a68:	ldrb	w0, [x25, #25]
  405a6c:	mov	w2, #0x5                   	// #5
  405a70:	cbnz	w0, 405ad4 <__fxstatat@plt+0x2924>
  405a74:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405a78:	add	x1, x1, #0xb7f
  405a7c:	mov	x0, #0x0                   	// #0
  405a80:	bl	403060 <dcgettext@plt>
  405a84:	mov	x1, x28
  405a88:	mov	x19, x0
  405a8c:	mov	w0, #0x4                   	// #4
  405a90:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405a94:	mov	x2, x19
  405a98:	mov	x3, x0
  405a9c:	mov	w1, #0x0                   	// #0
  405aa0:	mov	w0, #0x0                   	// #0
  405aa4:	bl	402a00 <error@plt>
  405aa8:	mov	w27, #0x0                   	// #0
  405aac:	sub	sp, x29, #0x20
  405ab0:	mov	w0, w27
  405ab4:	ldp	x29, x30, [sp, #32]
  405ab8:	ldp	x19, x20, [sp, #48]
  405abc:	ldp	x21, x22, [sp, #64]
  405ac0:	ldp	x23, x24, [sp, #80]
  405ac4:	ldp	x25, x26, [sp, #96]
  405ac8:	ldp	x27, x28, [sp, #112]
  405acc:	add	sp, sp, #0x350
  405ad0:	ret
  405ad4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405ad8:	add	x1, x1, #0xb91
  405adc:	b	405a7c <__fxstatat@plt+0x28cc>
  405ae0:	ldr	w0, [x29, #216]
  405ae4:	cbz	w0, 405b6c <__fxstatat@plt+0x29bc>
  405ae8:	ldr	x0, [x25, #72]
  405aec:	cbz	x0, 405b6c <__fxstatat@plt+0x29bc>
  405af0:	ldr	w1, [x29, #220]
  405af4:	and	w1, w1, #0xf000
  405af8:	cmp	w1, #0x4, lsl #12
  405afc:	b.eq	405b5c <__fxstatat@plt+0x29ac>  // b.none
  405b00:	ldr	w1, [x25]
  405b04:	cbnz	w1, 405b5c <__fxstatat@plt+0x29ac>
  405b08:	add	x2, x29, #0x130
  405b0c:	mov	x1, x28
  405b10:	bl	409958 <__fxstatat@plt+0x67a8>
  405b14:	ands	w20, w0, #0xff
  405b18:	b.eq	405b5c <__fxstatat@plt+0x29ac>  // b.none
  405b1c:	mov	w2, #0x5                   	// #5
  405b20:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405b24:	mov	x0, #0x0                   	// #0
  405b28:	add	x1, x1, #0xba7
  405b2c:	bl	403060 <dcgettext@plt>
  405b30:	mov	x19, x0
  405b34:	mov	x1, x28
  405b38:	mov	w0, #0x4                   	// #4
  405b3c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405b40:	mov	w27, w20
  405b44:	mov	x3, x0
  405b48:	mov	x2, x19
  405b4c:	mov	w1, #0x0                   	// #0
  405b50:	mov	w0, #0x0                   	// #0
  405b54:	bl	402a00 <error@plt>
  405b58:	b	405aac <__fxstatat@plt+0x28fc>
  405b5c:	ldr	x0, [x25, #72]
  405b60:	add	x2, x29, #0x130
  405b64:	mov	x1, x28
  405b68:	bl	4098cc <__fxstatat@plt+0x671c>
  405b6c:	ldr	w0, [x25, #4]
  405b70:	cmp	w0, #0x4
  405b74:	b.eq	405c5c <__fxstatat@plt+0x2aac>  // b.none
  405b78:	cmp	w0, #0x3
  405b7c:	ldr	w0, [x29, #216]
  405b80:	csel	w22, w0, wzr, eq  // eq = none
  405b84:	and	w22, w22, #0x1
  405b88:	cbnz	w27, 4066d0 <__fxstatat@plt+0x3520>
  405b8c:	cmp	w24, #0x11
  405b90:	b.ne	405ba0 <__fxstatat@plt+0x29f0>  // b.any
  405b94:	ldr	w0, [x25, #8]
  405b98:	cmp	w0, #0x2
  405b9c:	b.eq	405d40 <__fxstatat@plt+0x2b90>  // b.none
  405ba0:	ldr	w0, [x29, #220]
  405ba4:	and	w0, w0, #0xf000
  405ba8:	cmp	w0, #0x8, lsl #12
  405bac:	b.eq	405bc8 <__fxstatat@plt+0x2a18>  // b.none
  405bb0:	ldrb	w1, [x25, #20]
  405bb4:	cbz	w1, 405c64 <__fxstatat@plt+0x2ab4>
  405bb8:	cmp	w0, #0x4, lsl #12
  405bbc:	b.eq	405c64 <__fxstatat@plt+0x2ab4>  // b.none
  405bc0:	cmp	w0, #0xa, lsl #12
  405bc4:	b.eq	405c64 <__fxstatat@plt+0x2ab4>  // b.none
  405bc8:	ldrb	w0, [x25, #24]
  405bcc:	cbnz	w0, 405c64 <__fxstatat@plt+0x2ab4>
  405bd0:	ldrb	w0, [x25, #44]
  405bd4:	cbnz	w0, 405c64 <__fxstatat@plt+0x2ab4>
  405bd8:	ldrb	w0, [x25, #23]
  405bdc:	cbnz	w0, 405c64 <__fxstatat@plt+0x2ab4>
  405be0:	ldr	w0, [x25]
  405be4:	cbnz	w0, 405c64 <__fxstatat@plt+0x2ab4>
  405be8:	ldrb	w20, [x25, #21]
  405bec:	cbnz	w20, 405c64 <__fxstatat@plt+0x2ab4>
  405bf0:	mov	w3, #0x0                   	// #0
  405bf4:	add	x2, x29, #0x1b0
  405bf8:	mov	x1, x19
  405bfc:	mov	w0, #0xffffff9c            	// #-100
  405c00:	bl	411830 <__fxstatat@plt+0xe680>
  405c04:	cbz	w0, 405d4c <__fxstatat@plt+0x2b9c>
  405c08:	bl	403110 <__errno_location@plt>
  405c0c:	ldr	w20, [x0]
  405c10:	cmp	w20, #0x28
  405c14:	b.ne	405c70 <__fxstatat@plt+0x2ac0>  // b.any
  405c18:	ldrb	w0, [x25, #22]
  405c1c:	cbnz	w0, 405c84 <__fxstatat@plt+0x2ad4>
  405c20:	mov	w2, #0x5                   	// #5
  405c24:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405c28:	mov	x0, #0x0                   	// #0
  405c2c:	add	x1, x1, #0xb70
  405c30:	bl	403060 <dcgettext@plt>
  405c34:	mov	x21, x0
  405c38:	mov	x1, x19
  405c3c:	mov	w0, #0x4                   	// #4
  405c40:	bl	40bffc <__fxstatat@plt+0x8e4c>
  405c44:	mov	x3, x0
  405c48:	mov	x2, x21
  405c4c:	mov	w1, w20
  405c50:	mov	w0, #0x0                   	// #0
  405c54:	bl	402a00 <error@plt>
  405c58:	b	405aac <__fxstatat@plt+0x28fc>
  405c5c:	mov	w22, #0x1                   	// #1
  405c60:	b	405b84 <__fxstatat@plt+0x29d4>
  405c64:	mov	w20, #0x1                   	// #1
  405c68:	mov	w3, #0x100                 	// #256
  405c6c:	b	405bf4 <__fxstatat@plt+0x2a44>
  405c70:	cmp	w20, #0x2
  405c74:	b.ne	405c20 <__fxstatat@plt+0x2a70>  // b.any
  405c78:	mov	w0, #0x1                   	// #1
  405c7c:	str	w0, [x29, #232]
  405c80:	b	405c88 <__fxstatat@plt+0x2ad8>
  405c84:	str	wzr, [x29, #232]
  405c88:	cmp	w24, #0x11
  405c8c:	mov	w20, #0x0                   	// #0
  405c90:	b.ne	4066d8 <__fxstatat@plt+0x3528>  // b.any
  405c94:	ldr	w0, [x25, #8]
  405c98:	cmp	w0, #0x2
  405c9c:	b.eq	405ccc <__fxstatat@plt+0x2b1c>  // b.none
  405ca0:	ldr	x1, [x29, #312]
  405ca4:	ldr	x0, [x29, #440]
  405ca8:	cmp	x1, x0
  405cac:	b.ne	405d54 <__fxstatat@plt+0x2ba4>  // b.any
  405cb0:	ldr	x1, [x29, #304]
  405cb4:	ldr	x0, [x29, #432]
  405cb8:	cmp	x1, x0
  405cbc:	b.ne	405d54 <__fxstatat@plt+0x2ba4>  // b.any
  405cc0:	ldrb	w0, [x25, #23]
  405cc4:	cbz	w0, 405dc0 <__fxstatat@plt+0x2c10>
  405cc8:	mov	w27, #0x1                   	// #1
  405ccc:	ldrb	w0, [x25, #45]
  405cd0:	cbz	w0, 406138 <__fxstatat@plt+0x2f88>
  405cd4:	ldr	w0, [x29, #220]
  405cd8:	and	w0, w0, #0xf000
  405cdc:	cmp	w0, #0x4, lsl #12
  405ce0:	b.eq	406138 <__fxstatat@plt+0x2f88>  // b.none
  405ce4:	ldrb	w0, [x25, #31]
  405ce8:	cbz	w0, 4060a0 <__fxstatat@plt+0x2ef0>
  405cec:	ldrb	w0, [x25, #24]
  405cf0:	cbz	w0, 4060a8 <__fxstatat@plt+0x2ef8>
  405cf4:	ldr	x0, [x29, #304]
  405cf8:	ldr	x1, [x29, #432]
  405cfc:	cmp	x1, x0
  405d00:	cset	w3, ne  // ne = any
  405d04:	add	x2, x29, #0x130
  405d08:	add	x1, x29, #0x1b0
  405d0c:	mov	x0, x19
  405d10:	bl	40cf18 <__fxstatat@plt+0x9d68>
  405d14:	tbnz	w0, #31, 406138 <__fxstatat@plt+0x2f88>
  405d18:	cbz	x21, 405d24 <__fxstatat@plt+0x2b74>
  405d1c:	mov	w0, #0x1                   	// #1
  405d20:	strb	w0, [x21]
  405d24:	ldp	x2, x1, [x29, #304]
  405d28:	mov	x0, x19
  405d2c:	bl	408670 <__fxstatat@plt+0x54c0>
  405d30:	str	x0, [x29, #208]
  405d34:	cbnz	x0, 4060b0 <__fxstatat@plt+0x2f00>
  405d38:	mov	w27, #0x1                   	// #1
  405d3c:	b	405aac <__fxstatat@plt+0x28fc>
  405d40:	mov	w20, #0x0                   	// #0
  405d44:	str	wzr, [x29, #232]
  405d48:	b	405c94 <__fxstatat@plt+0x2ae4>
  405d4c:	str	wzr, [x29, #232]
  405d50:	b	405c94 <__fxstatat@plt+0x2ae4>
  405d54:	mov	w0, #0x0                   	// #0
  405d58:	mov	w24, #0x0                   	// #0
  405d5c:	ldr	w1, [x25, #4]
  405d60:	cmp	w1, #0x2
  405d64:	b.ne	405dcc <__fxstatat@plt+0x2c1c>  // b.any
  405d68:	ldr	w1, [x29, #320]
  405d6c:	and	w1, w1, #0xf000
  405d70:	cmp	w1, #0xa, lsl #12
  405d74:	b.ne	405e48 <__fxstatat@plt+0x2c98>  // b.any
  405d78:	ldr	w1, [x29, #448]
  405d7c:	and	w1, w1, #0xf000
  405d80:	cmp	w1, #0xa, lsl #12
  405d84:	b.ne	405e48 <__fxstatat@plt+0x2c98>  // b.any
  405d88:	mov	x1, x19
  405d8c:	mov	x0, x28
  405d90:	bl	40c5b4 <__fxstatat@plt+0x9404>
  405d94:	tst	w0, #0xff
  405d98:	b.ne	405e90 <__fxstatat@plt+0x2ce0>  // b.any
  405d9c:	ldr	w0, [x25]
  405da0:	cbnz	w0, 405ccc <__fxstatat@plt+0x2b1c>
  405da4:	cbz	w24, 405ccc <__fxstatat@plt+0x2b1c>
  405da8:	ldrb	w24, [x25, #24]
  405dac:	mov	w0, #0x1                   	// #1
  405db0:	eor	w24, w24, #0x1
  405db4:	cbz	w24, 405e90 <__fxstatat@plt+0x2ce0>
  405db8:	mov	w27, w0
  405dbc:	b	405ccc <__fxstatat@plt+0x2b1c>
  405dc0:	mov	w0, #0x1                   	// #1
  405dc4:	mov	w24, w0
  405dc8:	b	405d5c <__fxstatat@plt+0x2bac>
  405dcc:	cbz	w24, 405ccc <__fxstatat@plt+0x2b1c>
  405dd0:	add	x1, x29, #0x230
  405dd4:	mov	x0, x19
  405dd8:	bl	411820 <__fxstatat@plt+0xe670>
  405ddc:	cbnz	w0, 405ccc <__fxstatat@plt+0x2b1c>
  405de0:	add	x1, x29, #0x2b0
  405de4:	mov	x0, x28
  405de8:	bl	411820 <__fxstatat@plt+0xe670>
  405dec:	cbnz	w0, 405ccc <__fxstatat@plt+0x2b1c>
  405df0:	ldr	x1, [x29, #568]
  405df4:	ldr	x2, [x29, #696]
  405df8:	cmp	x2, x1
  405dfc:	b.ne	405e10 <__fxstatat@plt+0x2c60>  // b.any
  405e00:	ldr	x0, [x29, #560]
  405e04:	ldr	x1, [x29, #688]
  405e08:	cmp	x1, x0
  405e0c:	cset	w0, eq  // eq = none
  405e10:	ldr	w1, [x29, #704]
  405e14:	and	w0, w0, #0x1
  405e18:	and	w1, w1, #0xf000
  405e1c:	cmp	w1, #0xa, lsl #12
  405e20:	b.ne	405e3c <__fxstatat@plt+0x2c8c>  // b.any
  405e24:	ldr	w1, [x29, #576]
  405e28:	and	w1, w1, #0xf000
  405e2c:	cmp	w1, #0xa, lsl #12
  405e30:	b.ne	405e3c <__fxstatat@plt+0x2c8c>  // b.any
  405e34:	ldrb	w1, [x25, #21]
  405e38:	cbnz	w1, 405ccc <__fxstatat@plt+0x2b1c>
  405e3c:	add	x24, x29, #0x230
  405e40:	add	x26, x29, #0x2b0
  405e44:	b	405e50 <__fxstatat@plt+0x2ca0>
  405e48:	add	x24, x29, #0x1b0
  405e4c:	add	x26, x29, #0x130
  405e50:	ldr	w1, [x25]
  405e54:	cbz	w1, 405eec <__fxstatat@plt+0x2d3c>
  405e58:	cbnz	w0, 405ed0 <__fxstatat@plt+0x2d20>
  405e5c:	ldrb	w0, [x25, #24]
  405e60:	cbnz	w0, 405ccc <__fxstatat@plt+0x2b1c>
  405e64:	ldr	w0, [x25, #4]
  405e68:	cmp	w0, #0x2
  405e6c:	b.eq	405ccc <__fxstatat@plt+0x2b1c>  // b.none
  405e70:	ldr	w0, [x26, #16]
  405e74:	and	w0, w0, #0xf000
  405e78:	cmp	w0, #0xa, lsl #12
  405e7c:	b.ne	405ccc <__fxstatat@plt+0x2b1c>  // b.any
  405e80:	ldr	w0, [x24, #16]
  405e84:	and	w0, w0, #0xf000
  405e88:	cmp	w0, #0xa, lsl #12
  405e8c:	b.eq	405ccc <__fxstatat@plt+0x2b1c>  // b.none
  405e90:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  405e94:	add	x1, x1, #0xbd8
  405e98:	mov	w2, #0x5                   	// #5
  405e9c:	mov	x0, #0x0                   	// #0
  405ea0:	bl	403060 <dcgettext@plt>
  405ea4:	mov	x2, x28
  405ea8:	mov	x20, x0
  405eac:	mov	w1, #0x4                   	// #4
  405eb0:	mov	w0, #0x0                   	// #0
  405eb4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  405eb8:	mov	x21, x0
  405ebc:	mov	x2, x19
  405ec0:	mov	w1, #0x4                   	// #4
  405ec4:	mov	w0, #0x1                   	// #1
  405ec8:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  405ecc:	b	406370 <__fxstatat@plt+0x31c0>
  405ed0:	mov	x1, x19
  405ed4:	mov	x0, x28
  405ed8:	bl	40c5b4 <__fxstatat@plt+0x9404>
  405edc:	and	w24, w0, #0xff
  405ee0:	eor	w24, w24, #0x1
  405ee4:	mov	w0, #0x0                   	// #0
  405ee8:	b	405db4 <__fxstatat@plt+0x2c04>
  405eec:	ldrb	w1, [x25, #24]
  405ef0:	cbnz	w1, 405efc <__fxstatat@plt+0x2d4c>
  405ef4:	ldrb	w1, [x25, #21]
  405ef8:	cbz	w1, 405f3c <__fxstatat@plt+0x2d8c>
  405efc:	ldr	w1, [x24, #16]
  405f00:	and	w1, w1, #0xf000
  405f04:	cmp	w1, #0xa, lsl #12
  405f08:	b.eq	405ccc <__fxstatat@plt+0x2b1c>  // b.none
  405f0c:	cbz	w0, 405f3c <__fxstatat@plt+0x2d8c>
  405f10:	ldr	w0, [x24, #20]
  405f14:	cmp	w0, #0x1
  405f18:	b.ls	405f3c <__fxstatat@plt+0x2d8c>  // b.plast
  405f1c:	mov	x1, x19
  405f20:	mov	x0, x28
  405f24:	bl	40c5b4 <__fxstatat@plt+0x9404>
  405f28:	ands	w0, w0, #0xff
  405f2c:	b.ne	405f3c <__fxstatat@plt+0x2d8c>  // b.any
  405f30:	ldrb	w24, [x25, #24]
  405f34:	eor	w24, w24, #0x1
  405f38:	b	405db4 <__fxstatat@plt+0x2c04>
  405f3c:	ldr	w0, [x26, #16]
  405f40:	and	w0, w0, #0xf000
  405f44:	cmp	w0, #0xa, lsl #12
  405f48:	b.eq	405f84 <__fxstatat@plt+0x2dd4>  // b.none
  405f4c:	ldr	w0, [x24, #16]
  405f50:	and	w0, w0, #0xf000
  405f54:	cmp	w0, #0xa, lsl #12
  405f58:	b.eq	405f84 <__fxstatat@plt+0x2dd4>  // b.none
  405f5c:	ldr	x0, [x24, #8]
  405f60:	ldr	x1, [x26, #8]
  405f64:	cmp	x1, x0
  405f68:	b.ne	405ccc <__fxstatat@plt+0x2b1c>  // b.any
  405f6c:	ldr	x0, [x24]
  405f70:	ldr	x1, [x26]
  405f74:	cmp	x1, x0
  405f78:	b.ne	405ccc <__fxstatat@plt+0x2b1c>  // b.any
  405f7c:	ldrb	w0, [x25, #23]
  405f80:	cbnz	w0, 405cc8 <__fxstatat@plt+0x2b18>
  405f84:	ldrb	w0, [x25, #24]
  405f88:	cbz	w0, 405fd8 <__fxstatat@plt+0x2e28>
  405f8c:	ldr	w0, [x29, #320]
  405f90:	and	w0, w0, #0xf000
  405f94:	cmp	w0, #0xa, lsl #12
  405f98:	b.ne	405fd8 <__fxstatat@plt+0x2e28>  // b.any
  405f9c:	ldr	w0, [x24, #20]
  405fa0:	cmp	w0, #0x1
  405fa4:	b.ls	405fd8 <__fxstatat@plt+0x2e28>  // b.plast
  405fa8:	mov	x0, x28
  405fac:	bl	402e10 <canonicalize_file_name@plt>
  405fb0:	cbz	x0, 405fd8 <__fxstatat@plt+0x2e28>
  405fb4:	mov	x1, x19
  405fb8:	str	x0, [x29, #224]
  405fbc:	bl	40c5b4 <__fxstatat@plt+0x9404>
  405fc0:	and	w24, w0, #0xff
  405fc4:	ldr	x2, [x29, #224]
  405fc8:	eor	w24, w24, #0x1
  405fcc:	mov	x0, x2
  405fd0:	bl	402ee0 <free@plt>
  405fd4:	b	405ee4 <__fxstatat@plt+0x2d34>
  405fd8:	ldrb	w0, [x25, #44]
  405fdc:	cbz	w0, 405ff0 <__fxstatat@plt+0x2e40>
  405fe0:	ldr	w0, [x24, #16]
  405fe4:	and	w0, w0, #0xf000
  405fe8:	cmp	w0, #0xa, lsl #12
  405fec:	b.eq	405ccc <__fxstatat@plt+0x2b1c>  // b.none
  405ff0:	ldr	w0, [x25, #4]
  405ff4:	cmp	w0, #0x2
  405ff8:	b.ne	405e90 <__fxstatat@plt+0x2ce0>  // b.any
  405ffc:	ldr	w0, [x26, #16]
  406000:	and	w0, w0, #0xf000
  406004:	cmp	w0, #0xa, lsl #12
  406008:	b.eq	406078 <__fxstatat@plt+0x2ec8>  // b.none
  40600c:	mov	x1, x26
  406010:	add	x0, x29, #0x2b0
  406014:	mov	x2, #0x80                  	// #128
  406018:	bl	402990 <memcpy@plt>
  40601c:	ldr	w0, [x24, #16]
  406020:	and	w0, w0, #0xf000
  406024:	cmp	w0, #0xa, lsl #12
  406028:	b.eq	40608c <__fxstatat@plt+0x2edc>  // b.none
  40602c:	mov	x1, x24
  406030:	add	x0, x29, #0x230
  406034:	mov	x2, #0x80                  	// #128
  406038:	bl	402990 <memcpy@plt>
  40603c:	ldr	x0, [x29, #568]
  406040:	ldr	x1, [x29, #696]
  406044:	cmp	x1, x0
  406048:	b.ne	405ccc <__fxstatat@plt+0x2b1c>  // b.any
  40604c:	ldr	x0, [x29, #560]
  406050:	ldr	x1, [x29, #688]
  406054:	cmp	x1, x0
  406058:	b.ne	405ccc <__fxstatat@plt+0x2b1c>  // b.any
  40605c:	ldrb	w0, [x25, #23]
  406060:	cbz	w0, 405e90 <__fxstatat@plt+0x2ce0>
  406064:	ldr	w0, [x24, #16]
  406068:	and	w0, w0, #0xf000
  40606c:	cmp	w0, #0xa, lsl #12
  406070:	cset	w27, ne  // ne = any
  406074:	b	405ccc <__fxstatat@plt+0x2b1c>
  406078:	add	x1, x29, #0x2b0
  40607c:	mov	x0, x28
  406080:	bl	411800 <__fxstatat@plt+0xe650>
  406084:	cbz	w0, 40601c <__fxstatat@plt+0x2e6c>
  406088:	b	405ccc <__fxstatat@plt+0x2b1c>
  40608c:	add	x1, x29, #0x230
  406090:	mov	x0, x19
  406094:	bl	411800 <__fxstatat@plt+0xe650>
  406098:	cbz	w0, 40603c <__fxstatat@plt+0x2e8c>
  40609c:	b	405ccc <__fxstatat@plt+0x2b1c>
  4060a0:	mov	w3, #0x0                   	// #0
  4060a4:	b	405d04 <__fxstatat@plt+0x2b54>
  4060a8:	mov	w3, #0x1                   	// #1
  4060ac:	b	405d04 <__fxstatat@plt+0x2b54>
  4060b0:	ldrb	w3, [x25, #46]
  4060b4:	mov	w4, w22
  4060b8:	mov	x1, x19
  4060bc:	mov	w2, #0x1                   	// #1
  4060c0:	bl	404e2c <__fxstatat@plt+0x1c7c>
  4060c4:	tst	w0, #0xff
  4060c8:	b.ne	405d38 <__fxstatat@plt+0x2b88>  // b.any
  4060cc:	str	xzr, [x29, #224]
  4060d0:	ldrb	w27, [x25, #37]
  4060d4:	cbnz	w27, 407f00 <__fxstatat@plt+0x4d50>
  4060d8:	ldr	x0, [x29, #208]
  4060dc:	cbnz	x0, 4060e8 <__fxstatat@plt+0x2f38>
  4060e0:	ldp	x1, x0, [x29, #304]
  4060e4:	bl	408614 <__fxstatat@plt+0x5464>
  4060e8:	ldr	x0, [x29, #224]
  4060ec:	cbz	x0, 405aa8 <__fxstatat@plt+0x28f8>
  4060f0:	mov	x1, x19
  4060f4:	bl	402f80 <rename@plt>
  4060f8:	cbz	w0, 4081bc <__fxstatat@plt+0x500c>
  4060fc:	bl	403110 <__errno_location@plt>
  406100:	ldr	w21, [x0]
  406104:	mov	w2, #0x5                   	// #5
  406108:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40610c:	mov	x0, #0x0                   	// #0
  406110:	add	x1, x1, #0x11a
  406114:	bl	403060 <dcgettext@plt>
  406118:	mov	x20, x0
  40611c:	mov	x1, x19
  406120:	mov	w0, #0x4                   	// #4
  406124:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406128:	mov	x3, x0
  40612c:	mov	x2, x20
  406130:	mov	w1, w21
  406134:	b	405c50 <__fxstatat@plt+0x2aa0>
  406138:	ldrb	w0, [x25, #24]
  40613c:	cbz	w0, 406230 <__fxstatat@plt+0x3080>
  406140:	ldr	w0, [x25, #8]
  406144:	cmp	w0, #0x2
  406148:	b.eq	40616c <__fxstatat@plt+0x2fbc>  // b.none
  40614c:	cmp	w0, #0x3
  406150:	b.ne	40617c <__fxstatat@plt+0x2fcc>  // b.any
  406154:	add	x2, x29, #0x1c0
  406158:	mov	x1, x19
  40615c:	mov	x0, x25
  406160:	bl	404f30 <__fxstatat@plt+0x1d80>
  406164:	tst	w0, #0xff
  406168:	b.ne	406184 <__fxstatat@plt+0x2fd4>  // b.any
  40616c:	cbz	x21, 405d38 <__fxstatat@plt+0x2b88>
  406170:	mov	w0, #0x1                   	// #1
  406174:	strb	w0, [x21]
  406178:	b	405d38 <__fxstatat@plt+0x2b88>
  40617c:	cmp	w0, #0x4
  406180:	b.eq	406210 <__fxstatat@plt+0x3060>  // b.none
  406184:	cbnz	w27, 405d38 <__fxstatat@plt+0x2b88>
  406188:	ldr	w0, [x29, #220]
  40618c:	and	w24, w0, #0xf000
  406190:	ldr	w0, [x29, #448]
  406194:	and	w0, w0, #0xf000
  406198:	cmp	w0, #0x4, lsl #12
  40619c:	b.eq	4062ac <__fxstatat@plt+0x30fc>  // b.none
  4061a0:	cmp	w24, #0x4, lsl #12
  4061a4:	b.ne	406270 <__fxstatat@plt+0x30c0>  // b.any
  4061a8:	ldrb	w0, [x25, #24]
  4061ac:	cbz	w0, 4061b8 <__fxstatat@plt+0x3008>
  4061b0:	ldr	w0, [x25]
  4061b4:	cbnz	w0, 406270 <__fxstatat@plt+0x30c0>
  4061b8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4061bc:	add	x1, x1, #0xbf4
  4061c0:	mov	w2, #0x5                   	// #5
  4061c4:	mov	x0, #0x0                   	// #0
  4061c8:	bl	403060 <dcgettext@plt>
  4061cc:	mov	x2, x19
  4061d0:	mov	w1, #0x4                   	// #4
  4061d4:	mov	x20, x0
  4061d8:	mov	w0, #0x0                   	// #0
  4061dc:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4061e0:	mov	x19, x0
  4061e4:	mov	x2, x28
  4061e8:	mov	w1, #0x4                   	// #4
  4061ec:	mov	w0, #0x1                   	// #1
  4061f0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4061f4:	mov	x3, x19
  4061f8:	mov	x4, x0
  4061fc:	mov	x2, x20
  406200:	mov	w1, #0x0                   	// #0
  406204:	mov	w0, #0x0                   	// #0
  406208:	bl	402a00 <error@plt>
  40620c:	b	405aac <__fxstatat@plt+0x28fc>
  406210:	ldrb	w0, [x25, #47]
  406214:	cbz	w0, 406184 <__fxstatat@plt+0x2fd4>
  406218:	ldr	w1, [x29, #448]
  40621c:	mov	x0, x19
  406220:	bl	404a0c <__fxstatat@plt+0x185c>
  406224:	tst	w0, #0xff
  406228:	b.ne	406184 <__fxstatat@plt+0x2fd4>  // b.any
  40622c:	b	406154 <__fxstatat@plt+0x2fa4>
  406230:	ldr	w0, [x29, #220]
  406234:	and	w0, w0, #0xf000
  406238:	cmp	w0, #0x4, lsl #12
  40623c:	b.eq	406184 <__fxstatat@plt+0x2fd4>  // b.none
  406240:	ldr	w0, [x25, #8]
  406244:	cmp	w0, #0x2
  406248:	b.eq	405d38 <__fxstatat@plt+0x2b88>  // b.none
  40624c:	cmp	w0, #0x3
  406250:	b.ne	406184 <__fxstatat@plt+0x2fd4>  // b.any
  406254:	add	x2, x29, #0x1c0
  406258:	mov	x1, x19
  40625c:	mov	x0, x25
  406260:	bl	404f30 <__fxstatat@plt+0x1d80>
  406264:	tst	w0, #0xff
  406268:	b.ne	406184 <__fxstatat@plt+0x2fd4>  // b.any
  40626c:	b	405d38 <__fxstatat@plt+0x2b88>
  406270:	ldr	w0, [x29, #216]
  406274:	cbz	w0, 4062ac <__fxstatat@plt+0x30fc>
  406278:	ldr	w0, [x25]
  40627c:	cmp	w0, #0x3
  406280:	b.eq	4062ac <__fxstatat@plt+0x30fc>  // b.none
  406284:	ldr	x0, [x25, #64]
  406288:	add	x2, x29, #0x1b0
  40628c:	mov	x1, x19
  406290:	bl	409958 <__fxstatat@plt+0x67a8>
  406294:	tst	w0, #0xff
  406298:	b.eq	4062ac <__fxstatat@plt+0x30fc>  // b.none
  40629c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4062a0:	mov	w2, #0x5                   	// #5
  4062a4:	add	x1, x1, #0xc28
  4062a8:	b	4061c4 <__fxstatat@plt+0x3014>
  4062ac:	ldrb	w1, [x25, #24]
  4062b0:	cmp	w24, #0x4, lsl #12
  4062b4:	b.eq	406308 <__fxstatat@plt+0x3158>  // b.none
  4062b8:	ldr	w0, [x29, #448]
  4062bc:	and	w0, w0, #0xf000
  4062c0:	cmp	w0, #0x4, lsl #12
  4062c4:	b.ne	406308 <__fxstatat@plt+0x3158>  // b.any
  4062c8:	cbz	w1, 4062d4 <__fxstatat@plt+0x3124>
  4062cc:	ldr	w0, [x25]
  4062d0:	cbnz	w0, 406308 <__fxstatat@plt+0x3158>
  4062d4:	mov	w2, #0x5                   	// #5
  4062d8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4062dc:	mov	x0, #0x0                   	// #0
  4062e0:	add	x1, x1, #0xc53
  4062e4:	bl	403060 <dcgettext@plt>
  4062e8:	mov	x20, x0
  4062ec:	mov	x1, x19
  4062f0:	mov	w0, #0x4                   	// #4
  4062f4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4062f8:	mov	x3, x0
  4062fc:	mov	x2, x20
  406300:	mov	w1, #0x0                   	// #0
  406304:	b	405c50 <__fxstatat@plt+0x2aa0>
  406308:	ldr	w24, [x25]
  40630c:	cbz	w1, 40637c <__fxstatat@plt+0x31cc>
  406310:	ldr	w0, [x29, #320]
  406314:	and	w0, w0, #0xf000
  406318:	cmp	w0, #0x4, lsl #12
  40631c:	b.ne	40637c <__fxstatat@plt+0x31cc>  // b.any
  406320:	ldr	w0, [x29, #448]
  406324:	and	w0, w0, #0xf000
  406328:	cmp	w0, #0x4, lsl #12
  40632c:	b.eq	408450 <__fxstatat@plt+0x52a0>  // b.none
  406330:	cbnz	w24, 406380 <__fxstatat@plt+0x31d0>
  406334:	mov	w2, #0x5                   	// #5
  406338:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40633c:	mov	x0, #0x0                   	// #0
  406340:	add	x1, x1, #0xc84
  406344:	bl	403060 <dcgettext@plt>
  406348:	mov	x20, x0
  40634c:	mov	x2, x28
  406350:	mov	w1, #0x3                   	// #3
  406354:	mov	w0, #0x0                   	// #0
  406358:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  40635c:	mov	x2, x19
  406360:	mov	x21, x0
  406364:	mov	w1, #0x3                   	// #3
  406368:	mov	w0, #0x0                   	// #0
  40636c:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  406370:	mov	x4, x0
  406374:	mov	x3, x21
  406378:	b	4061fc <__fxstatat@plt+0x304c>
  40637c:	cbz	w24, 4065ec <__fxstatat@plt+0x343c>
  406380:	mov	x0, x28
  406384:	str	w1, [x29, #224]
  406388:	bl	409778 <__fxstatat@plt+0x65c8>
  40638c:	mov	x26, x0
  406390:	ldrb	w0, [x0]
  406394:	ldr	w1, [x29, #224]
  406398:	cmp	w0, #0x2e
  40639c:	b.ne	4063bc <__fxstatat@plt+0x320c>  // b.any
  4063a0:	ldrb	w0, [x26, #1]
  4063a4:	cmp	w0, #0x2e
  4063a8:	cinc	x0, x26, eq  // eq = none
  4063ac:	ldrb	w0, [x0, #1]
  4063b0:	cmp	w0, #0x2f
  4063b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4063b8:	b.eq	4065ec <__fxstatat@plt+0x343c>  // b.none
  4063bc:	cbnz	w1, 4063d0 <__fxstatat@plt+0x3220>
  4063c0:	ldr	w0, [x29, #448]
  4063c4:	and	w0, w0, #0xf000
  4063c8:	cmp	w0, #0x4, lsl #12
  4063cc:	b.eq	4066c8 <__fxstatat@plt+0x3518>  // b.none
  4063d0:	cmp	w24, #0x3
  4063d4:	b.eq	4064e8 <__fxstatat@plt+0x3338>  // b.none
  4063d8:	mov	x0, x26
  4063dc:	bl	4029c0 <strlen@plt>
  4063e0:	mov	x4, x0
  4063e4:	mov	x0, x19
  4063e8:	str	x4, [x29, #200]
  4063ec:	bl	409778 <__fxstatat@plt+0x65c8>
  4063f0:	str	x0, [x29, #208]
  4063f4:	bl	4029c0 <strlen@plt>
  4063f8:	mov	x24, x0
  4063fc:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  406400:	ldr	x5, [x0, #2344]
  406404:	str	x5, [x29, #224]
  406408:	mov	x0, x5
  40640c:	bl	4029c0 <strlen@plt>
  406410:	str	x0, [x29, #232]
  406414:	ldr	x4, [x29, #200]
  406418:	add	x0, x24, x0
  40641c:	cmp	x4, x0
  406420:	b.ne	4064e8 <__fxstatat@plt+0x3338>  // b.any
  406424:	ldr	x1, [x29, #208]
  406428:	mov	x2, x24
  40642c:	mov	x0, x26
  406430:	bl	402e20 <memcmp@plt>
  406434:	cbnz	w0, 4064e8 <__fxstatat@plt+0x3338>
  406438:	ldr	x5, [x29, #224]
  40643c:	add	x0, x26, x24
  406440:	mov	x1, x5
  406444:	bl	402e60 <strcmp@plt>
  406448:	cbnz	w0, 4064e8 <__fxstatat@plt+0x3338>
  40644c:	mov	x0, x19
  406450:	bl	4029c0 <strlen@plt>
  406454:	mov	x2, x0
  406458:	ldr	x0, [x29, #232]
  40645c:	str	x2, [x29, #232]
  406460:	add	x0, x0, #0x1
  406464:	add	x0, x0, x2
  406468:	bl	40db48 <__fxstatat@plt+0xa998>
  40646c:	ldr	x2, [x29, #232]
  406470:	mov	x24, x0
  406474:	mov	x1, x19
  406478:	bl	402f40 <mempcpy@plt>
  40647c:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  406480:	ldr	x1, [x1, #2344]
  406484:	bl	402fe0 <strcpy@plt>
  406488:	add	x1, x29, #0x2b0
  40648c:	mov	x0, x24
  406490:	bl	411800 <__fxstatat@plt+0xe650>
  406494:	mov	w26, w0
  406498:	mov	x0, x24
  40649c:	bl	402ee0 <free@plt>
  4064a0:	cbnz	w26, 4064e8 <__fxstatat@plt+0x3338>
  4064a4:	ldr	x1, [x29, #312]
  4064a8:	ldr	x0, [x29, #696]
  4064ac:	cmp	x1, x0
  4064b0:	b.ne	4064e8 <__fxstatat@plt+0x3338>  // b.any
  4064b4:	ldr	x1, [x29, #304]
  4064b8:	ldr	x0, [x29, #688]
  4064bc:	cmp	x1, x0
  4064c0:	b.ne	4064e8 <__fxstatat@plt+0x3338>  // b.any
  4064c4:	ldrb	w0, [x25, #24]
  4064c8:	mov	w2, #0x5                   	// #5
  4064cc:	cbz	w0, 4064dc <__fxstatat@plt+0x332c>
  4064d0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4064d4:	add	x1, x1, #0xcb7
  4064d8:	b	4061c4 <__fxstatat@plt+0x3014>
  4064dc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4064e0:	add	x1, x1, #0xce9
  4064e4:	b	4061c4 <__fxstatat@plt+0x3014>
  4064e8:	ldr	w2, [x25]
  4064ec:	mov	x1, x19
  4064f0:	mov	w0, #0xffffff9c            	// #-100
  4064f4:	bl	4093b8 <__fxstatat@plt+0x6208>
  4064f8:	str	x0, [x29, #224]
  4064fc:	cbz	x0, 4065a8 <__fxstatat@plt+0x33f8>
  406500:	bl	4029c0 <strlen@plt>
  406504:	add	x1, x0, #0x10
  406508:	and	x1, x1, #0xfffffffffffffff0
  40650c:	add	x2, x0, #0x1
  406510:	sub	sp, sp, x1
  406514:	ldr	x1, [x29, #224]
  406518:	add	x0, sp, #0x20
  40651c:	bl	402990 <memcpy@plt>
  406520:	mov	x24, x0
  406524:	ldr	x0, [x29, #224]
  406528:	bl	402ee0 <free@plt>
  40652c:	str	x24, [x29, #224]
  406530:	mov	w0, #0x1                   	// #1
  406534:	mov	w24, #0x11                  	// #17
  406538:	str	w0, [x29, #232]
  40653c:	ldr	w0, [x29, #216]
  406540:	cbz	w0, 4066fc <__fxstatat@plt+0x354c>
  406544:	ldr	x0, [x25, #64]
  406548:	cbz	x0, 4066fc <__fxstatat@plt+0x354c>
  40654c:	ldrb	w27, [x25, #24]
  406550:	cbnz	w27, 4066fc <__fxstatat@plt+0x354c>
  406554:	ldr	w0, [x25]
  406558:	cbnz	w0, 4066fc <__fxstatat@plt+0x354c>
  40655c:	cbnz	w20, 4066f4 <__fxstatat@plt+0x3544>
  406560:	add	x1, x29, #0x2b0
  406564:	mov	x0, x19
  406568:	bl	411820 <__fxstatat@plt+0xe670>
  40656c:	cbnz	w0, 4066fc <__fxstatat@plt+0x354c>
  406570:	add	x2, x29, #0x2b0
  406574:	ldr	w0, [x2, #16]
  406578:	and	w0, w0, #0xf000
  40657c:	cmp	w0, #0xa, lsl #12
  406580:	b.ne	4066fc <__fxstatat@plt+0x354c>  // b.any
  406584:	ldr	x0, [x25, #64]
  406588:	mov	x1, x19
  40658c:	bl	409958 <__fxstatat@plt+0x67a8>
  406590:	tst	w0, #0xff
  406594:	b.eq	4066fc <__fxstatat@plt+0x354c>  // b.none
  406598:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40659c:	mov	w2, #0x5                   	// #5
  4065a0:	add	x1, x1, #0xd2d
  4065a4:	b	405e9c <__fxstatat@plt+0x2cec>
  4065a8:	bl	403110 <__errno_location@plt>
  4065ac:	ldr	w24, [x0]
  4065b0:	cmp	w24, #0x2
  4065b4:	b.eq	406530 <__fxstatat@plt+0x3380>  // b.none
  4065b8:	mov	w2, #0x5                   	// #5
  4065bc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4065c0:	mov	x0, #0x0                   	// #0
  4065c4:	add	x1, x1, #0xd1c
  4065c8:	bl	403060 <dcgettext@plt>
  4065cc:	mov	x20, x0
  4065d0:	mov	x1, x19
  4065d4:	mov	w0, #0x4                   	// #4
  4065d8:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4065dc:	mov	x3, x0
  4065e0:	mov	x2, x20
  4065e4:	mov	w1, w24
  4065e8:	b	405c50 <__fxstatat@plt+0x2aa0>
  4065ec:	ldr	w0, [x29, #448]
  4065f0:	and	w0, w0, #0xf000
  4065f4:	cmp	w0, #0x4, lsl #12
  4065f8:	b.eq	4066c8 <__fxstatat@plt+0x3518>  // b.none
  4065fc:	cbnz	w1, 4066c8 <__fxstatat@plt+0x3518>
  406600:	ldrb	w0, [x25, #21]
  406604:	cbnz	w0, 406638 <__fxstatat@plt+0x3488>
  406608:	ldrb	w0, [x25, #34]
  40660c:	cbz	w0, 40661c <__fxstatat@plt+0x346c>
  406610:	ldr	w0, [x29, #452]
  406614:	cmp	w0, #0x1
  406618:	b.hi	406638 <__fxstatat@plt+0x3488>  // b.pmore
  40661c:	ldr	w0, [x25, #4]
  406620:	cmp	w0, #0x2
  406624:	b.ne	4066c8 <__fxstatat@plt+0x3518>  // b.any
  406628:	ldr	w0, [x29, #320]
  40662c:	and	w0, w0, #0xf000
  406630:	cmp	w0, #0x8, lsl #12
  406634:	b.eq	4066c8 <__fxstatat@plt+0x3518>  // b.none
  406638:	mov	x0, x19
  40663c:	bl	403140 <unlink@plt>
  406640:	cbz	w0, 406688 <__fxstatat@plt+0x34d8>
  406644:	bl	403110 <__errno_location@plt>
  406648:	ldr	w24, [x0]
  40664c:	cmp	w24, #0x2
  406650:	b.eq	406688 <__fxstatat@plt+0x34d8>  // b.none
  406654:	mov	w2, #0x5                   	// #5
  406658:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40665c:	mov	x0, #0x0                   	// #0
  406660:	add	x1, x1, #0x64f
  406664:	bl	403060 <dcgettext@plt>
  406668:	mov	x20, x0
  40666c:	mov	x1, x19
  406670:	mov	w0, #0x4                   	// #4
  406674:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406678:	mov	x3, x0
  40667c:	mov	x2, x20
  406680:	mov	w1, w24
  406684:	b	405aa0 <__fxstatat@plt+0x28f0>
  406688:	ldrb	w0, [x25, #46]
  40668c:	str	w0, [x29, #232]
  406690:	cbz	w0, 408434 <__fxstatat@plt+0x5284>
  406694:	mov	w2, #0x5                   	// #5
  406698:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40669c:	mov	x0, #0x0                   	// #0
  4066a0:	add	x1, x1, #0x643
  4066a4:	bl	403060 <dcgettext@plt>
  4066a8:	mov	x24, x0
  4066ac:	mov	x1, x19
  4066b0:	mov	w0, #0x4                   	// #4
  4066b4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4066b8:	mov	x2, x0
  4066bc:	mov	x1, x24
  4066c0:	mov	w0, #0x1                   	// #1
  4066c4:	bl	402c70 <__printf_chk@plt>
  4066c8:	mov	w24, #0x11                  	// #17
  4066cc:	b	4066d8 <__fxstatat@plt+0x3528>
  4066d0:	mov	w20, #0x0                   	// #0
  4066d4:	str	w27, [x29, #232]
  4066d8:	str	xzr, [x29, #224]
  4066dc:	b	40653c <__fxstatat@plt+0x338c>
  4066e0:	ldr	w0, [x29, #216]
  4066e4:	mov	w24, #0x11                  	// #17
  4066e8:	str	xzr, [x29, #224]
  4066ec:	str	w0, [x29, #232]
  4066f0:	b	406544 <__fxstatat@plt+0x3394>
  4066f4:	add	x2, x29, #0x1b0
  4066f8:	b	406574 <__fxstatat@plt+0x33c4>
  4066fc:	ldrb	w0, [x25, #46]
  406700:	cbz	w0, 40672c <__fxstatat@plt+0x357c>
  406704:	ldrb	w0, [x25, #24]
  406708:	cbnz	w0, 40672c <__fxstatat@plt+0x357c>
  40670c:	ldr	w0, [x29, #220]
  406710:	and	w0, w0, #0xf000
  406714:	cmp	w0, #0x4, lsl #12
  406718:	b.eq	40672c <__fxstatat@plt+0x357c>  // b.none
  40671c:	ldr	x2, [x29, #224]
  406720:	mov	x1, x19
  406724:	mov	x0, x28
  406728:	bl	404d8c <__fxstatat@plt+0x1bdc>
  40672c:	cbz	w24, 406770 <__fxstatat@plt+0x35c0>
  406730:	ldrb	w0, [x25, #42]
  406734:	cbz	w0, 406824 <__fxstatat@plt+0x3674>
  406738:	ldr	w0, [x29, #220]
  40673c:	and	w0, w0, #0xf000
  406740:	cmp	w0, #0x4, lsl #12
  406744:	b.ne	406824 <__fxstatat@plt+0x3674>  // b.any
  406748:	ldr	w2, [x29, #216]
  40674c:	ldp	x1, x0, [x29, #304]
  406750:	cbz	w2, 40681c <__fxstatat@plt+0x366c>
  406754:	mov	x2, x1
  406758:	mov	x1, x0
  40675c:	mov	x0, x19
  406760:	bl	408670 <__fxstatat@plt+0x54c0>
  406764:	str	x0, [x29, #208]
  406768:	ldr	x0, [x29, #208]
  40676c:	cbnz	x0, 40685c <__fxstatat@plt+0x36ac>
  406770:	str	xzr, [x29, #208]
  406774:	ldrb	w27, [x25, #24]
  406778:	cbz	w27, 406b90 <__fxstatat@plt+0x39e0>
  40677c:	cmp	w24, #0x11
  406780:	b.ne	406a20 <__fxstatat@plt+0x3870>  // b.any
  406784:	mov	x1, x19
  406788:	mov	x0, x28
  40678c:	bl	402f80 <rename@plt>
  406790:	cbnz	w0, 406a18 <__fxstatat@plt+0x3868>
  406794:	ldrb	w0, [x25, #46]
  406798:	cbz	w0, 4067cc <__fxstatat@plt+0x361c>
  40679c:	mov	w2, #0x5                   	// #5
  4067a0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4067a4:	mov	x0, #0x0                   	// #0
  4067a8:	add	x1, x1, #0xdee
  4067ac:	bl	403060 <dcgettext@plt>
  4067b0:	mov	x1, x0
  4067b4:	mov	w0, #0x1                   	// #1
  4067b8:	bl	402c70 <__printf_chk@plt>
  4067bc:	ldr	x2, [x29, #224]
  4067c0:	mov	x1, x19
  4067c4:	mov	x0, x28
  4067c8:	bl	404d8c <__fxstatat@plt+0x1bdc>
  4067cc:	ldrb	w0, [x25, #33]
  4067d0:	cbz	w0, 4067e8 <__fxstatat@plt+0x3638>
  4067d4:	mov	x3, x25
  4067d8:	mov	x0, x19
  4067dc:	mov	w2, #0x1                   	// #1
  4067e0:	mov	w1, #0x0                   	// #0
  4067e4:	bl	405580 <__fxstatat@plt+0x23d0>
  4067e8:	cbz	x21, 4067f4 <__fxstatat@plt+0x3644>
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	strb	w0, [x21]
  4067f4:	ldr	w0, [x29, #216]
  4067f8:	cbz	w0, 405d38 <__fxstatat@plt+0x2b88>
  4067fc:	ldrb	w0, [x25, #49]
  406800:	cbnz	w0, 405d38 <__fxstatat@plt+0x2b88>
  406804:	ldr	x0, [x25, #64]
  406808:	add	x2, x29, #0x130
  40680c:	mov	x1, x19
  406810:	bl	4098cc <__fxstatat@plt+0x671c>
  406814:	ldr	w27, [x29, #216]
  406818:	b	405aac <__fxstatat@plt+0x28fc>
  40681c:	bl	408644 <__fxstatat@plt+0x5494>
  406820:	b	406764 <__fxstatat@plt+0x35b4>
  406824:	ldrb	w0, [x25, #24]
  406828:	cbz	w0, 4068dc <__fxstatat@plt+0x372c>
  40682c:	ldr	w0, [x29, #324]
  406830:	cmp	w0, #0x1
  406834:	b.ne	4068dc <__fxstatat@plt+0x372c>  // b.any
  406838:	ldp	x1, x0, [x29, #304]
  40683c:	bl	408644 <__fxstatat@plt+0x5494>
  406840:	str	x0, [x29, #208]
  406844:	ldr	x0, [x29, #208]
  406848:	cbz	x0, 406770 <__fxstatat@plt+0x35c0>
  40684c:	ldr	w0, [x29, #220]
  406850:	and	w0, w0, #0xf000
  406854:	cmp	w0, #0x4, lsl #12
  406858:	b.ne	4069f4 <__fxstatat@plt+0x3844>  // b.any
  40685c:	ldr	x1, [x29, #208]
  406860:	mov	x0, x28
  406864:	bl	40c5b4 <__fxstatat@plt+0x9404>
  406868:	tst	w0, #0xff
  40686c:	b.eq	406924 <__fxstatat@plt+0x3774>  // b.none
  406870:	adrp	x20, 428000 <__fxstatat@plt+0x24e50>
  406874:	add	x20, x20, #0x508
  406878:	mov	w2, #0x5                   	// #5
  40687c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406880:	mov	x0, #0x0                   	// #0
  406884:	add	x1, x1, #0xd5e
  406888:	bl	403060 <dcgettext@plt>
  40688c:	mov	x21, x0
  406890:	ldr	x2, [x20, #1032]
  406894:	mov	w1, #0x4                   	// #4
  406898:	mov	w0, #0x0                   	// #0
  40689c:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4068a0:	mov	x22, x0
  4068a4:	ldr	x2, [x20, #1040]
  4068a8:	mov	w1, #0x4                   	// #4
  4068ac:	mov	w0, #0x1                   	// #1
  4068b0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4068b4:	mov	x4, x0
  4068b8:	mov	w1, #0x0                   	// #0
  4068bc:	mov	w0, #0x0                   	// #0
  4068c0:	mov	x3, x22
  4068c4:	mov	x2, x21
  4068c8:	bl	402a00 <error@plt>
  4068cc:	ldr	x1, [x29, #816]
  4068d0:	mov	w0, #0x1                   	// #1
  4068d4:	strb	w0, [x1]
  4068d8:	b	4060d0 <__fxstatat@plt+0x2f20>
  4068dc:	ldrb	w0, [x25, #34]
  4068e0:	cbz	w0, 406770 <__fxstatat@plt+0x35c0>
  4068e4:	ldrb	w0, [x25, #23]
  4068e8:	cbnz	w0, 406770 <__fxstatat@plt+0x35c0>
  4068ec:	ldr	w0, [x29, #324]
  4068f0:	cmp	w0, #0x1
  4068f4:	b.hi	406914 <__fxstatat@plt+0x3764>  // b.pmore
  4068f8:	ldr	w1, [x29, #216]
  4068fc:	ldr	w0, [x25, #4]
  406900:	cbz	w1, 40690c <__fxstatat@plt+0x375c>
  406904:	cmp	w0, #0x3
  406908:	b.eq	406914 <__fxstatat@plt+0x3764>  // b.none
  40690c:	cmp	w0, #0x4
  406910:	b.ne	406770 <__fxstatat@plt+0x35c0>  // b.any
  406914:	ldp	x2, x1, [x29, #304]
  406918:	mov	x0, x19
  40691c:	bl	408670 <__fxstatat@plt+0x54c0>
  406920:	b	406840 <__fxstatat@plt+0x3690>
  406924:	ldr	x1, [x29, #208]
  406928:	mov	x0, x19
  40692c:	bl	40c5b4 <__fxstatat@plt+0x9404>
  406930:	tst	w0, #0xff
  406934:	b.eq	406980 <__fxstatat@plt+0x37d0>  // b.none
  406938:	mov	w2, #0x5                   	// #5
  40693c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406940:	mov	x0, #0x0                   	// #0
  406944:	add	x1, x1, #0xd8b
  406948:	bl	403060 <dcgettext@plt>
  40694c:	mov	x19, x0
  406950:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  406954:	ldr	x1, [x0, #2320]
  406958:	mov	w0, #0x4                   	// #4
  40695c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406960:	mov	x3, x0
  406964:	mov	x2, x19
  406968:	mov	w0, #0x0                   	// #0
  40696c:	mov	w1, #0x0                   	// #0
  406970:	bl	402a00 <error@plt>
  406974:	ldrb	w0, [x25, #24]
  406978:	cbnz	w0, 40616c <__fxstatat@plt+0x2fbc>
  40697c:	b	405d38 <__fxstatat@plt+0x2b88>
  406980:	ldr	w0, [x25, #4]
  406984:	cmp	w0, #0x4
  406988:	b.eq	406774 <__fxstatat@plt+0x35c4>  // b.none
  40698c:	ldr	w1, [x29, #216]
  406990:	cbz	w1, 40699c <__fxstatat@plt+0x37ec>
  406994:	cmp	w0, #0x3
  406998:	b.eq	406774 <__fxstatat@plt+0x35c4>  // b.none
  40699c:	mov	w2, #0x5                   	// #5
  4069a0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4069a4:	mov	x0, #0x0                   	// #0
  4069a8:	add	x1, x1, #0xdc1
  4069ac:	bl	403060 <dcgettext@plt>
  4069b0:	mov	x20, x0
  4069b4:	mov	x2, x19
  4069b8:	mov	w1, #0x4                   	// #4
  4069bc:	mov	w0, #0x0                   	// #0
  4069c0:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4069c4:	ldr	x2, [x29, #208]
  4069c8:	mov	x21, x0
  4069cc:	mov	w1, #0x4                   	// #4
  4069d0:	mov	w0, #0x1                   	// #1
  4069d4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4069d8:	mov	x4, x0
  4069dc:	mov	x3, x21
  4069e0:	mov	x2, x20
  4069e4:	mov	w1, #0x0                   	// #0
  4069e8:	mov	w0, #0x0                   	// #0
  4069ec:	bl	402a00 <error@plt>
  4069f0:	b	4060d0 <__fxstatat@plt+0x2f20>
  4069f4:	ldrb	w3, [x25, #46]
  4069f8:	mov	w4, w22
  4069fc:	ldr	x0, [x29, #208]
  406a00:	mov	x1, x19
  406a04:	mov	w2, #0x1                   	// #1
  406a08:	bl	404e2c <__fxstatat@plt+0x1c7c>
  406a0c:	tst	w0, #0xff
  406a10:	b.ne	405d38 <__fxstatat@plt+0x2b88>  // b.any
  406a14:	b	4060d0 <__fxstatat@plt+0x2f20>
  406a18:	bl	403110 <__errno_location@plt>
  406a1c:	ldr	w24, [x0]
  406a20:	cbz	w24, 406794 <__fxstatat@plt+0x35e4>
  406a24:	cmp	w24, #0x16
  406a28:	b.ne	406a98 <__fxstatat@plt+0x38e8>  // b.any
  406a2c:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  406a30:	add	x19, x19, #0x508
  406a34:	mov	w2, #0x5                   	// #5
  406a38:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	add	x1, x1, #0xdf7
  406a44:	bl	403060 <dcgettext@plt>
  406a48:	mov	x20, x0
  406a4c:	ldr	x2, [x19, #1032]
  406a50:	mov	w1, #0x4                   	// #4
  406a54:	mov	w0, #0x0                   	// #0
  406a58:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  406a5c:	mov	x21, x0
  406a60:	ldr	x2, [x19, #1040]
  406a64:	mov	w1, #0x4                   	// #4
  406a68:	mov	w0, #0x1                   	// #1
  406a6c:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  406a70:	mov	x4, x0
  406a74:	mov	w1, #0x0                   	// #0
  406a78:	mov	w0, #0x0                   	// #0
  406a7c:	mov	x3, x21
  406a80:	mov	x2, x20
  406a84:	bl	402a00 <error@plt>
  406a88:	ldr	x1, [x29, #816]
  406a8c:	mov	w0, #0x1                   	// #1
  406a90:	strb	w0, [x1]
  406a94:	b	405aac <__fxstatat@plt+0x28fc>
  406a98:	cmp	w24, #0x12
  406a9c:	b.eq	406b00 <__fxstatat@plt+0x3950>  // b.none
  406aa0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406aa4:	add	x1, x1, #0xe26
  406aa8:	mov	w2, #0x5                   	// #5
  406aac:	mov	x0, #0x0                   	// #0
  406ab0:	bl	403060 <dcgettext@plt>
  406ab4:	mov	x2, x28
  406ab8:	mov	x20, x0
  406abc:	mov	w1, #0x4                   	// #4
  406ac0:	mov	w0, #0x0                   	// #0
  406ac4:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  406ac8:	mov	x21, x0
  406acc:	mov	x2, x19
  406ad0:	mov	w1, #0x4                   	// #4
  406ad4:	mov	w0, #0x1                   	// #1
  406ad8:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  406adc:	mov	w1, w24
  406ae0:	mov	x4, x0
  406ae4:	mov	x3, x21
  406ae8:	mov	x2, x20
  406aec:	mov	w0, #0x0                   	// #0
  406af0:	bl	402a00 <error@plt>
  406af4:	ldp	x1, x0, [x29, #304]
  406af8:	bl	408614 <__fxstatat@plt+0x5464>
  406afc:	b	405aa8 <__fxstatat@plt+0x28f8>
  406b00:	ldr	w0, [x29, #220]
  406b04:	and	w20, w0, #0xf000
  406b08:	mov	x0, x19
  406b0c:	cmp	w20, #0x4, lsl #12
  406b10:	b.ne	406b44 <__fxstatat@plt+0x3994>  // b.any
  406b14:	bl	402e90 <rmdir@plt>
  406b18:	cmp	w0, #0x0
  406b1c:	cset	w0, ne  // ne = any
  406b20:	cbz	w0, 406b4c <__fxstatat@plt+0x399c>
  406b24:	bl	403110 <__errno_location@plt>
  406b28:	ldr	w24, [x0]
  406b2c:	cmp	w24, #0x2
  406b30:	b.eq	406b4c <__fxstatat@plt+0x399c>  // b.none
  406b34:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406b38:	mov	w2, #0x5                   	// #5
  406b3c:	add	x1, x1, #0xe3b
  406b40:	b	406aac <__fxstatat@plt+0x38fc>
  406b44:	bl	403140 <unlink@plt>
  406b48:	b	406b18 <__fxstatat@plt+0x3968>
  406b4c:	ldrb	w0, [x25, #46]
  406b50:	str	w0, [x29, #232]
  406b54:	cbz	w0, 406c88 <__fxstatat@plt+0x3ad8>
  406b58:	cmp	w20, #0x4, lsl #12
  406b5c:	b.eq	406b90 <__fxstatat@plt+0x39e0>  // b.none
  406b60:	mov	w2, #0x5                   	// #5
  406b64:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406b68:	mov	x0, #0x0                   	// #0
  406b6c:	add	x1, x1, #0xe77
  406b70:	bl	403060 <dcgettext@plt>
  406b74:	mov	x1, x0
  406b78:	mov	w0, #0x1                   	// #1
  406b7c:	bl	402c70 <__printf_chk@plt>
  406b80:	ldr	x2, [x29, #224]
  406b84:	mov	x1, x19
  406b88:	mov	x0, x28
  406b8c:	bl	404d8c <__fxstatat@plt+0x1bdc>
  406b90:	ldrb	w0, [x25, #43]
  406b94:	cbz	w0, 406c90 <__fxstatat@plt+0x3ae0>
  406b98:	ldr	w20, [x25, #16]
  406b9c:	and	w20, w20, #0xfff
  406ba0:	ldrb	w0, [x25, #29]
  406ba4:	cbnz	w0, 406c9c <__fxstatat@plt+0x3aec>
  406ba8:	ldr	w0, [x29, #220]
  406bac:	mov	w21, #0x12                  	// #18
  406bb0:	and	w0, w0, #0xf000
  406bb4:	cmp	w0, #0x4, lsl #12
  406bb8:	csel	w21, w21, wzr, eq  // eq = none
  406bbc:	ldrb	w3, [x29, #232]
  406bc0:	mov	x4, x25
  406bc4:	ldr	w2, [x29, #220]
  406bc8:	mov	x1, x19
  406bcc:	mov	x0, x28
  406bd0:	bl	4054c0 <__fxstatat@plt+0x2310>
  406bd4:	ands	w27, w0, #0xff
  406bd8:	b.eq	405aa8 <__fxstatat@plt+0x28f8>  // b.none
  406bdc:	and	w0, w20, w21
  406be0:	str	w0, [x29, #200]
  406be4:	ldr	w0, [x29, #220]
  406be8:	and	w0, w0, #0xf000
  406bec:	str	w0, [x29, #188]
  406bf0:	cmp	w0, #0x4, lsl #12
  406bf4:	b.ne	406f70 <__fxstatat@plt+0x3dc0>  // b.any
  406bf8:	ldp	x1, x2, [x29, #304]
  406bfc:	ldr	x0, [x29, #176]
  406c00:	cbnz	x0, 406ca4 <__fxstatat@plt+0x3af4>
  406c04:	sub	sp, sp, #0x20
  406c08:	add	x21, sp, #0x20
  406c0c:	ldr	x0, [x29, #176]
  406c10:	str	x1, [x21, #16]
  406c14:	stp	x0, x2, [x21]
  406c18:	ldr	w0, [x29, #232]
  406c1c:	cbnz	w0, 406c30 <__fxstatat@plt+0x3a80>
  406c20:	ldr	w0, [x29, #448]
  406c24:	and	w0, w0, #0xf000
  406c28:	cmp	w0, #0x4, lsl #12
  406c2c:	b.eq	406e3c <__fxstatat@plt+0x3c8c>  // b.none
  406c30:	ldr	w0, [x29, #200]
  406c34:	bic	w1, w20, w0
  406c38:	mov	x0, x19
  406c3c:	bl	403160 <mkdir@plt>
  406c40:	cbz	w0, 406cc4 <__fxstatat@plt+0x3b14>
  406c44:	bl	403110 <__errno_location@plt>
  406c48:	ldr	w21, [x0]
  406c4c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406c50:	add	x1, x1, #0xe7f
  406c54:	mov	w2, #0x5                   	// #5
  406c58:	mov	x0, #0x0                   	// #0
  406c5c:	bl	403060 <dcgettext@plt>
  406c60:	mov	x1, x19
  406c64:	mov	x20, x0
  406c68:	mov	w0, #0x4                   	// #4
  406c6c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406c70:	mov	x2, x20
  406c74:	mov	x3, x0
  406c78:	mov	w1, w21
  406c7c:	mov	w0, #0x0                   	// #0
  406c80:	bl	402a00 <error@plt>
  406c84:	b	4060d0 <__fxstatat@plt+0x2f20>
  406c88:	str	w27, [x29, #232]
  406c8c:	b	406b90 <__fxstatat@plt+0x39e0>
  406c90:	ldr	w0, [x29, #220]
  406c94:	and	w20, w0, #0xfff
  406c98:	b	406ba0 <__fxstatat@plt+0x39f0>
  406c9c:	mov	w21, #0x3f                  	// #63
  406ca0:	b	406bbc <__fxstatat@plt+0x3a0c>
  406ca4:	ldr	x3, [x0, #8]
  406ca8:	cmp	x3, x2
  406cac:	b.ne	406cbc <__fxstatat@plt+0x3b0c>  // b.any
  406cb0:	ldr	x3, [x0, #16]
  406cb4:	cmp	x3, x1
  406cb8:	b.eq	408218 <__fxstatat@plt+0x5068>  // b.none
  406cbc:	ldr	x0, [x0]
  406cc0:	b	406c00 <__fxstatat@plt+0x3a50>
  406cc4:	add	x1, x29, #0x1b0
  406cc8:	mov	x0, x19
  406ccc:	bl	411820 <__fxstatat@plt+0xe670>
  406cd0:	cbz	w0, 406cec <__fxstatat@plt+0x3b3c>
  406cd4:	bl	403110 <__errno_location@plt>
  406cd8:	ldr	w21, [x0]
  406cdc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406ce0:	mov	w2, #0x5                   	// #5
  406ce4:	add	x1, x1, #0xb70
  406ce8:	b	406c58 <__fxstatat@plt+0x3aa8>
  406cec:	ldr	w20, [x29, #448]
  406cf0:	and	w0, w20, #0x1c0
  406cf4:	cmp	w0, #0x1c0
  406cf8:	b.eq	406d24 <__fxstatat@plt+0x3b74>  // b.none
  406cfc:	orr	w1, w20, #0x1c0
  406d00:	mov	x0, x19
  406d04:	bl	402bf0 <chmod@plt>
  406d08:	cbz	w0, 406e1c <__fxstatat@plt+0x3c6c>
  406d0c:	bl	403110 <__errno_location@plt>
  406d10:	ldr	w21, [x0]
  406d14:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406d18:	mov	w2, #0x5                   	// #5
  406d1c:	add	x1, x1, #0xe9a
  406d20:	b	406c58 <__fxstatat@plt+0x3aa8>
  406d24:	mov	w24, #0x0                   	// #0
  406d28:	ldrb	w0, [x23]
  406d2c:	cbnz	w0, 406d44 <__fxstatat@plt+0x3b94>
  406d30:	ldp	x2, x1, [x29, #432]
  406d34:	mov	x0, x19
  406d38:	bl	408670 <__fxstatat@plt+0x54c0>
  406d3c:	mov	w0, #0x1                   	// #1
  406d40:	strb	w0, [x23]
  406d44:	ldrb	w0, [x25, #46]
  406d48:	cbz	w0, 406d88 <__fxstatat@plt+0x3bd8>
  406d4c:	ldrb	w0, [x25, #24]
  406d50:	cbz	w0, 406e28 <__fxstatat@plt+0x3c78>
  406d54:	mov	w2, #0x5                   	// #5
  406d58:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406d5c:	mov	x0, #0x0                   	// #0
  406d60:	add	x1, x1, #0xeb5
  406d64:	bl	403060 <dcgettext@plt>
  406d68:	mov	x20, x0
  406d6c:	mov	x1, x19
  406d70:	mov	w0, #0x4                   	// #4
  406d74:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406d78:	mov	x2, x0
  406d7c:	mov	x1, x20
  406d80:	mov	w0, #0x1                   	// #1
  406d84:	bl	402c70 <__printf_chk@plt>
  406d88:	ldrb	w0, [x25, #28]
  406d8c:	cbz	w0, 406da8 <__fxstatat@plt+0x3bf8>
  406d90:	ldr	x1, [x29, #192]
  406d94:	cbz	x1, 406da8 <__fxstatat@plt+0x3bf8>
  406d98:	ldr	x2, [x1]
  406d9c:	ldr	x1, [x29, #304]
  406da0:	cmp	x2, x1
  406da4:	b.ne	407f98 <__fxstatat@plt+0x4de8>  // b.any
  406da8:	mov	x2, #0x50                  	// #80
  406dac:	mov	x1, x25
  406db0:	add	x0, x29, #0x2b0
  406db4:	bl	402990 <memcpy@plt>
  406db8:	mov	x0, x28
  406dbc:	mov	w1, #0x2                   	// #2
  406dc0:	bl	40c820 <__fxstatat@plt+0x9670>
  406dc4:	mov	x22, x0
  406dc8:	cbnz	x0, 406e7c <__fxstatat@plt+0x3ccc>
  406dcc:	bl	403110 <__errno_location@plt>
  406dd0:	ldr	w21, [x0]
  406dd4:	mov	w2, #0x5                   	// #5
  406dd8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406ddc:	mov	x0, #0x0                   	// #0
  406de0:	add	x1, x1, #0xecb
  406de4:	bl	403060 <dcgettext@plt>
  406de8:	mov	x20, x0
  406dec:	mov	x1, x28
  406df0:	mov	w0, #0x4                   	// #4
  406df4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  406df8:	mov	w27, #0x0                   	// #0
  406dfc:	mov	x3, x0
  406e00:	mov	x2, x20
  406e04:	mov	w1, w21
  406e08:	mov	w0, #0x0                   	// #0
  406e0c:	bl	402a00 <error@plt>
  406e10:	mov	w21, #0x0                   	// #0
  406e14:	mov	w26, #0x0                   	// #0
  406e18:	b	407b60 <__fxstatat@plt+0x49b0>
  406e1c:	mov	w24, w27
  406e20:	str	w20, [x29, #152]
  406e24:	b	406d28 <__fxstatat@plt+0x3b78>
  406e28:	mov	x1, x19
  406e2c:	mov	x0, x28
  406e30:	mov	x2, #0x0                   	// #0
  406e34:	bl	404d8c <__fxstatat@plt+0x1bdc>
  406e38:	b	406d88 <__fxstatat@plt+0x3bd8>
  406e3c:	ldr	x0, [x25, #32]
  406e40:	tst	x0, #0xff000000ff00
  406e44:	b.ne	406e54 <__fxstatat@plt+0x3ca4>  // b.any
  406e48:	mov	w24, #0x0                   	// #0
  406e4c:	str	wzr, [x29, #200]
  406e50:	b	406d88 <__fxstatat@plt+0x3bd8>
  406e54:	ldrb	w1, [x25, #37]
  406e58:	mov	x3, x25
  406e5c:	mov	x0, x19
  406e60:	mov	w2, #0x0                   	// #0
  406e64:	bl	405580 <__fxstatat@plt+0x23d0>
  406e68:	tst	w0, #0xff
  406e6c:	b.ne	406e48 <__fxstatat@plt+0x3c98>  // b.any
  406e70:	ldrb	w0, [x25, #38]
  406e74:	cbz	w0, 406e48 <__fxstatat@plt+0x3c98>
  406e78:	b	4060d0 <__fxstatat@plt+0x2f20>
  406e7c:	ldr	w0, [x25, #4]
  406e80:	cmp	w0, #0x3
  406e84:	b.ne	406e90 <__fxstatat@plt+0x3ce0>  // b.any
  406e88:	mov	w0, #0x2                   	// #2
  406e8c:	str	w0, [x29, #692]
  406e90:	mov	x26, x22
  406e94:	mov	w20, #0x0                   	// #0
  406e98:	b	406f58 <__fxstatat@plt+0x3da8>
  406e9c:	mov	x1, x26
  406ea0:	mov	x2, #0x0                   	// #0
  406ea4:	mov	x0, x28
  406ea8:	bl	409bc8 <__fxstatat@plt+0x6a18>
  406eac:	mov	x8, x0
  406eb0:	mov	x1, x26
  406eb4:	mov	x2, #0x0                   	// #0
  406eb8:	mov	x0, x19
  406ebc:	str	x8, [x29, #192]
  406ec0:	bl	409bc8 <__fxstatat@plt+0x6a18>
  406ec4:	mov	x1, x0
  406ec8:	ldrb	w2, [x29, #232]
  406ecc:	add	x7, x29, #0x230
  406ed0:	ldr	x8, [x29, #192]
  406ed4:	add	x5, x29, #0x2b0
  406ed8:	ldrb	w0, [x23]
  406edc:	mov	x4, x21
  406ee0:	strb	w0, [x29, #560]
  406ee4:	add	x0, x29, #0x100
  406ee8:	stp	x0, xzr, [sp]
  406eec:	add	x3, x29, #0x130
  406ef0:	mov	x0, x8
  406ef4:	mov	w6, #0x0                   	// #0
  406ef8:	str	x1, [x29, #176]
  406efc:	bl	40591c <__fxstatat@plt+0x276c>
  406f00:	and	w0, w0, #0xff
  406f04:	and	w27, w0, w27
  406f08:	ldrb	w2, [x29, #256]
  406f0c:	ldr	x0, [x29, #816]
  406f10:	ldr	x1, [x29, #816]
  406f14:	ldrb	w0, [x0]
  406f18:	orr	w0, w0, w2
  406f1c:	strb	w0, [x1]
  406f20:	ldr	x1, [x29, #176]
  406f24:	mov	x0, x1
  406f28:	bl	402ee0 <free@plt>
  406f2c:	ldr	x8, [x29, #192]
  406f30:	mov	x0, x8
  406f34:	bl	402ee0 <free@plt>
  406f38:	ldrb	w0, [x29, #256]
  406f3c:	cbnz	w0, 406f60 <__fxstatat@plt+0x3db0>
  406f40:	ldrb	w0, [x29, #560]
  406f44:	orr	w20, w0, w20
  406f48:	mov	x0, x26
  406f4c:	bl	4029c0 <strlen@plt>
  406f50:	add	x0, x0, #0x1
  406f54:	add	x26, x26, x0
  406f58:	ldrb	w0, [x26]
  406f5c:	cbnz	w0, 406e9c <__fxstatat@plt+0x3cec>
  406f60:	mov	x0, x22
  406f64:	bl	402ee0 <free@plt>
  406f68:	strb	w20, [x23]
  406f6c:	b	406e10 <__fxstatat@plt+0x3c60>
  406f70:	ldrb	w21, [x25, #44]
  406f74:	cbz	w21, 4070ac <__fxstatat@plt+0x3efc>
  406f78:	ldrb	w0, [x28]
  406f7c:	cmp	w0, #0x2f
  406f80:	b.eq	407038 <__fxstatat@plt+0x3e88>  // b.none
  406f84:	mov	x0, x19
  406f88:	adrp	x20, 412000 <__fxstatat@plt+0xee50>
  406f8c:	bl	4096a4 <__fxstatat@plt+0x64f4>
  406f90:	add	x20, x20, #0x72a
  406f94:	mov	x22, x0
  406f98:	mov	x1, x0
  406f9c:	mov	x0, x20
  406fa0:	bl	402e60 <strcmp@plt>
  406fa4:	cbnz	w0, 406ff0 <__fxstatat@plt+0x3e40>
  406fa8:	mov	w20, #0x1                   	// #1
  406fac:	mov	x0, x22
  406fb0:	bl	402ee0 <free@plt>
  406fb4:	cbnz	w20, 407038 <__fxstatat@plt+0x3e88>
  406fb8:	mov	w2, #0x5                   	// #5
  406fbc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  406fc0:	mov	x0, #0x0                   	// #0
  406fc4:	add	x1, x1, #0xedc
  406fc8:	bl	403060 <dcgettext@plt>
  406fcc:	mov	x20, x0
  406fd0:	mov	x2, x19
  406fd4:	mov	w1, #0x3                   	// #3
  406fd8:	mov	w0, #0x0                   	// #0
  406fdc:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  406fe0:	mov	x3, x0
  406fe4:	mov	x2, x20
  406fe8:	mov	w1, #0x0                   	// #0
  406fec:	b	406c7c <__fxstatat@plt+0x3acc>
  406ff0:	add	x1, x29, #0x230
  406ff4:	mov	x0, x20
  406ff8:	bl	411800 <__fxstatat@plt+0xe650>
  406ffc:	cbnz	w0, 406fa8 <__fxstatat@plt+0x3df8>
  407000:	add	x1, x29, #0x2b0
  407004:	mov	x0, x22
  407008:	bl	411800 <__fxstatat@plt+0xe650>
  40700c:	mov	w20, w0
  407010:	cbnz	w0, 406fa8 <__fxstatat@plt+0x3df8>
  407014:	ldr	x1, [x29, #568]
  407018:	ldr	x0, [x29, #696]
  40701c:	cmp	x1, x0
  407020:	b.ne	406fac <__fxstatat@plt+0x3dfc>  // b.any
  407024:	ldr	x1, [x29, #560]
  407028:	ldr	x0, [x29, #688]
  40702c:	cmp	x1, x0
  407030:	cset	w20, eq  // eq = none
  407034:	b	406fac <__fxstatat@plt+0x3dfc>
  407038:	ldrb	w3, [x25, #22]
  40703c:	mov	x2, x19
  407040:	mov	x0, x28
  407044:	mov	w4, #0xffffffff            	// #-1
  407048:	mov	w1, #0xffffff9c            	// #-100
  40704c:	bl	408b64 <__fxstatat@plt+0x59b4>
  407050:	mov	w20, w0
  407054:	cmp	w0, #0x0
  407058:	b.le	407fa0 <__fxstatat@plt+0x4df0>
  40705c:	mov	w2, #0x5                   	// #5
  407060:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  407064:	mov	x0, #0x0                   	// #0
  407068:	add	x1, x1, #0xf1b
  40706c:	bl	403060 <dcgettext@plt>
  407070:	mov	x21, x0
  407074:	mov	x2, x19
  407078:	mov	w1, #0x4                   	// #4
  40707c:	mov	w0, #0x0                   	// #0
  407080:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  407084:	mov	x2, x28
  407088:	mov	x22, x0
  40708c:	mov	w1, #0x4                   	// #4
  407090:	mov	w0, #0x1                   	// #1
  407094:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  407098:	mov	x4, x0
  40709c:	mov	x3, x22
  4070a0:	mov	x2, x21
  4070a4:	mov	w1, w20
  4070a8:	b	4069e8 <__fxstatat@plt+0x3838>
  4070ac:	ldrb	w24, [x25, #23]
  4070b0:	cbz	w24, 4070f8 <__fxstatat@plt+0x3f48>
  4070b4:	ldrb	w0, [x25, #22]
  4070b8:	cbnz	w0, 4070f0 <__fxstatat@plt+0x3f40>
  4070bc:	ldr	w0, [x25, #8]
  4070c0:	cmp	w0, #0x3
  4070c4:	cset	w2, eq  // eq = none
  4070c8:	mov	w4, w22
  4070cc:	mov	x1, x19
  4070d0:	mov	x0, x28
  4070d4:	mov	w3, #0x0                   	// #0
  4070d8:	bl	404e2c <__fxstatat@plt+0x1c7c>
  4070dc:	ands	w27, w0, #0xff
  4070e0:	b.eq	4060d0 <__fxstatat@plt+0x2f20>  // b.none
  4070e4:	mov	w26, #0x0                   	// #0
  4070e8:	mov	w24, #0x0                   	// #0
  4070ec:	b	407b60 <__fxstatat@plt+0x49b0>
  4070f0:	mov	w2, #0x1                   	// #1
  4070f4:	b	4070c8 <__fxstatat@plt+0x3f18>
  4070f8:	ldr	w0, [x29, #188]
  4070fc:	cmp	w0, #0x8, lsl #12
  407100:	b.eq	407114 <__fxstatat@plt+0x3f64>  // b.none
  407104:	ldrb	w26, [x25, #20]
  407108:	cbz	w26, 407d54 <__fxstatat@plt+0x4ba4>
  40710c:	cmp	w0, #0xa, lsl #12
  407110:	b.eq	407da8 <__fxstatat@plt+0x4bf8>  // b.none
  407114:	ldr	w0, [x29, #320]
  407118:	str	w0, [x29, #132]
  40711c:	ldr	w0, [x25, #4]
  407120:	ldrb	w23, [x25, #35]
  407124:	cmp	w0, #0x2
  407128:	mov	x0, x28
  40712c:	cset	w1, eq  // eq = none
  407130:	lsl	w1, w1, #15
  407134:	bl	409884 <__fxstatat@plt+0x66d4>
  407138:	mov	w21, w0
  40713c:	tbz	w0, #31, 407168 <__fxstatat@plt+0x3fb8>
  407140:	bl	403110 <__errno_location@plt>
  407144:	ldr	w21, [x0]
  407148:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40714c:	add	x1, x1, #0xf40
  407150:	mov	w2, #0x5                   	// #5
  407154:	mov	x0, #0x0                   	// #0
  407158:	bl	403060 <dcgettext@plt>
  40715c:	mov	x1, x28
  407160:	mov	x20, x0
  407164:	b	406c68 <__fxstatat@plt+0x3ab8>
  407168:	add	x1, x29, #0x230
  40716c:	bl	411810 <__fxstatat@plt+0xe660>
  407170:	cbz	w0, 4071b0 <__fxstatat@plt+0x4000>
  407174:	bl	403110 <__errno_location@plt>
  407178:	ldr	w22, [x0]
  40717c:	mov	w2, #0x5                   	// #5
  407180:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  407184:	mov	x0, #0x0                   	// #0
  407188:	add	x1, x1, #0xf5b
  40718c:	bl	403060 <dcgettext@plt>
  407190:	mov	x20, x0
  407194:	mov	x1, x28
  407198:	mov	w0, #0x4                   	// #4
  40719c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4071a0:	mov	x2, x20
  4071a4:	mov	x3, x0
  4071a8:	mov	w1, w22
  4071ac:	b	407200 <__fxstatat@plt+0x4050>
  4071b0:	ldr	x1, [x29, #312]
  4071b4:	ldr	x0, [x29, #568]
  4071b8:	cmp	x1, x0
  4071bc:	b.ne	4071d0 <__fxstatat@plt+0x4020>  // b.any
  4071c0:	ldr	x1, [x29, #304]
  4071c4:	ldr	x0, [x29, #560]
  4071c8:	cmp	x1, x0
  4071cc:	b.eq	407210 <__fxstatat@plt+0x4060>  // b.none
  4071d0:	mov	w2, #0x5                   	// #5
  4071d4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4071d8:	mov	x0, #0x0                   	// #0
  4071dc:	add	x1, x1, #0xf6b
  4071e0:	bl	403060 <dcgettext@plt>
  4071e4:	mov	x20, x0
  4071e8:	mov	x1, x28
  4071ec:	mov	w0, #0x4                   	// #4
  4071f0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4071f4:	mov	x3, x0
  4071f8:	mov	x2, x20
  4071fc:	mov	w1, #0x0                   	// #0
  407200:	mov	w0, #0x0                   	// #0
  407204:	bl	402a00 <error@plt>
  407208:	mov	w26, #0x0                   	// #0
  40720c:	b	407464 <__fxstatat@plt+0x42b4>
  407210:	and	w0, w20, #0x1ff
  407214:	str	w0, [x29, #156]
  407218:	ldr	w0, [x29, #232]
  40721c:	cbnz	w0, 407324 <__fxstatat@plt+0x4174>
  407220:	ldrb	w0, [x25, #35]
  407224:	mov	w1, #0x201                 	// #513
  407228:	cmp	w0, #0x0
  40722c:	mov	x0, x19
  407230:	csinc	w1, w1, wzr, ne  // ne = any
  407234:	bl	409884 <__fxstatat@plt+0x66d4>
  407238:	mov	w20, w0
  40723c:	ldr	x0, [x25, #32]
  407240:	tst	x0, #0xff000000ff00
  407244:	b.eq	407278 <__fxstatat@plt+0x40c8>  // b.none
  407248:	tbnz	w20, #31, 40727c <__fxstatat@plt+0x40cc>
  40724c:	ldrb	w1, [x25, #37]
  407250:	mov	x3, x25
  407254:	mov	x0, x19
  407258:	mov	w2, #0x0                   	// #0
  40725c:	bl	405580 <__fxstatat@plt+0x23d0>
  407260:	ands	w26, w0, #0xff
  407264:	b.ne	40842c <__fxstatat@plt+0x527c>  // b.any
  407268:	ldrb	w0, [x25, #38]
  40726c:	cbz	w0, 40842c <__fxstatat@plt+0x527c>
  407270:	str	xzr, [x29, #192]
  407274:	b	407aac <__fxstatat@plt+0x48fc>
  407278:	tbz	w20, #31, 40842c <__fxstatat@plt+0x527c>
  40727c:	bl	403110 <__errno_location@plt>
  407280:	ldrb	w22, [x25, #22]
  407284:	mov	x20, x0
  407288:	cbz	w22, 407474 <__fxstatat@plt+0x42c4>
  40728c:	mov	x0, x19
  407290:	bl	403140 <unlink@plt>
  407294:	cbz	w0, 4072bc <__fxstatat@plt+0x410c>
  407298:	ldr	w22, [x20]
  40729c:	mov	w2, #0x5                   	// #5
  4072a0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4072a4:	mov	x0, #0x0                   	// #0
  4072a8:	add	x1, x1, #0x64f
  4072ac:	bl	403060 <dcgettext@plt>
  4072b0:	mov	x1, x19
  4072b4:	mov	x20, x0
  4072b8:	b	407198 <__fxstatat@plt+0x3fe8>
  4072bc:	ldrb	w0, [x25, #46]
  4072c0:	cbz	w0, 4072f8 <__fxstatat@plt+0x4148>
  4072c4:	mov	w2, #0x5                   	// #5
  4072c8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4072cc:	mov	x0, #0x0                   	// #0
  4072d0:	add	x1, x1, #0x643
  4072d4:	bl	403060 <dcgettext@plt>
  4072d8:	mov	x20, x0
  4072dc:	mov	x1, x19
  4072e0:	mov	w0, #0x4                   	// #4
  4072e4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4072e8:	mov	x2, x0
  4072ec:	mov	x1, x20
  4072f0:	mov	w0, #0x1                   	// #1
  4072f4:	bl	402c70 <__printf_chk@plt>
  4072f8:	ldrb	w0, [x25, #33]
  4072fc:	str	w0, [x29, #232]
  407300:	cbz	w0, 407324 <__fxstatat@plt+0x4174>
  407304:	ldr	w2, [x29, #156]
  407308:	mov	x4, x25
  40730c:	mov	x1, x19
  407310:	mov	x0, x28
  407314:	mov	w3, #0x1                   	// #1
  407318:	bl	4054c0 <__fxstatat@plt+0x2310>
  40731c:	ands	w26, w0, #0xff
  407320:	b.eq	407464 <__fxstatat@plt+0x42b4>  // b.none
  407324:	ldr	w0, [x29, #200]
  407328:	str	w0, [x29, #176]
  40732c:	ldr	w1, [x29, #156]
  407330:	ldr	w0, [x29, #176]
  407334:	bic	w22, w1, w0
  407338:	mov	w1, #0xc1                  	// #193
  40733c:	mov	w2, w22
  407340:	mov	x0, x19
  407344:	bl	409884 <__fxstatat@plt+0x66d4>
  407348:	mov	w20, w0
  40734c:	bl	403110 <__errno_location@plt>
  407350:	ldr	w26, [x0]
  407354:	str	x0, [x29, #192]
  407358:	cmp	w26, #0x11
  40735c:	cset	w0, eq  // eq = none
  407360:	ands	w0, w0, w20, lsr #31
  407364:	str	w0, [x29, #232]
  407368:	b.eq	4073b8 <__fxstatat@plt+0x4208>  // b.none
  40736c:	ldrb	w0, [x25, #24]
  407370:	cbnz	w0, 40746c <__fxstatat@plt+0x42bc>
  407374:	add	x1, x29, #0x2b0
  407378:	mov	x0, x19
  40737c:	bl	411820 <__fxstatat@plt+0xe670>
  407380:	cbnz	w0, 40746c <__fxstatat@plt+0x42bc>
  407384:	ldr	w0, [x29, #704]
  407388:	and	w0, w0, #0xf000
  40738c:	cmp	w0, #0xa, lsl #12
  407390:	b.ne	40746c <__fxstatat@plt+0x42bc>  // b.any
  407394:	ldrb	w26, [x25, #48]
  407398:	cbz	w26, 40742c <__fxstatat@plt+0x427c>
  40739c:	mov	w2, w22
  4073a0:	mov	x0, x19
  4073a4:	mov	w1, #0x41                  	// #65
  4073a8:	bl	409884 <__fxstatat@plt+0x66d4>
  4073ac:	mov	w20, w0
  4073b0:	ldr	x0, [x29, #192]
  4073b4:	ldr	w26, [x0]
  4073b8:	cmp	w26, #0x15
  4073bc:	cset	w22, eq  // eq = none
  4073c0:	ands	w22, w22, w20, lsr #31
  4073c4:	b.eq	407494 <__fxstatat@plt+0x42e4>  // b.none
  4073c8:	ldrb	w0, [x19]
  4073cc:	cbz	w0, 4074a0 <__fxstatat@plt+0x42f0>
  4073d0:	mov	x0, x19
  4073d4:	bl	4029c0 <strlen@plt>
  4073d8:	add	x0, x19, x0
  4073dc:	ldurb	w0, [x0, #-1]
  4073e0:	cmp	w0, #0x2f
  4073e4:	cset	w0, ne  // ne = any
  4073e8:	add	w26, w0, #0x14
  4073ec:	mov	w2, #0x5                   	// #5
  4073f0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4073f4:	mov	x0, #0x0                   	// #0
  4073f8:	add	x1, x1, #0xfcb
  4073fc:	bl	403060 <dcgettext@plt>
  407400:	mov	x20, x0
  407404:	mov	x1, x19
  407408:	mov	w0, #0x4                   	// #4
  40740c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407410:	mov	x3, x0
  407414:	mov	x2, x20
  407418:	mov	w1, w26
  40741c:	mov	w0, #0x0                   	// #0
  407420:	bl	402a00 <error@plt>
  407424:	str	w22, [x29, #232]
  407428:	b	407208 <__fxstatat@plt+0x4058>
  40742c:	mov	w2, #0x5                   	// #5
  407430:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  407434:	mov	x0, #0x0                   	// #0
  407438:	add	x1, x1, #0xfa3
  40743c:	bl	403060 <dcgettext@plt>
  407440:	mov	x20, x0
  407444:	mov	x1, x19
  407448:	mov	w0, #0x4                   	// #4
  40744c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407450:	mov	x3, x0
  407454:	mov	x2, x20
  407458:	mov	w1, #0x0                   	// #0
  40745c:	mov	w0, #0x0                   	// #0
  407460:	bl	402a00 <error@plt>
  407464:	str	xzr, [x29, #192]
  407468:	b	407afc <__fxstatat@plt+0x494c>
  40746c:	mov	w26, #0x11                  	// #17
  407470:	b	4073b8 <__fxstatat@plt+0x4208>
  407474:	ldr	w26, [x0]
  407478:	str	wzr, [x29, #176]
  40747c:	cmp	w26, #0x2
  407480:	b.ne	4073ec <__fxstatat@plt+0x423c>  // b.any
  407484:	cbnz	w22, 4073ec <__fxstatat@plt+0x423c>
  407488:	ldrb	w0, [x25, #24]
  40748c:	cbz	w0, 40732c <__fxstatat@plt+0x417c>
  407490:	b	4073ec <__fxstatat@plt+0x423c>
  407494:	tbz	w20, #31, 4074a8 <__fxstatat@plt+0x42f8>
  407498:	mov	w22, w27
  40749c:	b	40747c <__fxstatat@plt+0x42cc>
  4074a0:	mov	w26, #0x15                  	// #21
  4074a4:	b	4073ec <__fxstatat@plt+0x423c>
  4074a8:	str	w27, [x29, #232]
  4074ac:	add	x1, x29, #0x2b0
  4074b0:	mov	w0, w20
  4074b4:	bl	411810 <__fxstatat@plt+0xe660>
  4074b8:	str	w0, [x29, #184]
  4074bc:	mov	w0, w0
  4074c0:	cbz	w0, 40750c <__fxstatat@plt+0x435c>
  4074c4:	bl	403110 <__errno_location@plt>
  4074c8:	ldr	w23, [x0]
  4074cc:	mov	w2, #0x5                   	// #5
  4074d0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4074d4:	mov	x0, #0x0                   	// #0
  4074d8:	add	x1, x1, #0xf5b
  4074dc:	bl	403060 <dcgettext@plt>
  4074e0:	mov	x22, x0
  4074e4:	mov	x1, x19
  4074e8:	mov	w0, #0x4                   	// #4
  4074ec:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4074f0:	mov	x3, x0
  4074f4:	mov	x2, x22
  4074f8:	mov	w1, w23
  4074fc:	mov	w0, #0x0                   	// #0
  407500:	bl	402a00 <error@plt>
  407504:	mov	w26, #0x0                   	// #0
  407508:	b	407270 <__fxstatat@plt+0x40c0>
  40750c:	cbz	w23, 407a58 <__fxstatat@plt+0x48a8>
  407510:	ldr	w0, [x25, #56]
  407514:	cbz	w0, 408398 <__fxstatat@plt+0x51e8>
  407518:	mov	x1, #0x9409                	// #37897
  40751c:	mov	w2, w21
  407520:	mov	w0, w20
  407524:	movk	x1, #0x4004, lsl #16
  407528:	bl	403180 <ioctl@plt>
  40752c:	cbz	w0, 407a58 <__fxstatat@plt+0x48a8>
  407530:	ldr	w0, [x25, #56]
  407534:	cmp	w0, #0x2
  407538:	b.ne	408398 <__fxstatat@plt+0x51e8>  // b.any
  40753c:	bl	403110 <__errno_location@plt>
  407540:	ldr	w26, [x0]
  407544:	mov	w2, #0x5                   	// #5
  407548:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40754c:	mov	x0, #0x0                   	// #0
  407550:	add	x1, x1, #0xfe9
  407554:	bl	403060 <dcgettext@plt>
  407558:	mov	x22, x0
  40755c:	mov	x2, x19
  407560:	mov	w1, #0x4                   	// #4
  407564:	mov	w0, #0x0                   	// #0
  407568:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  40756c:	mov	x2, x28
  407570:	mov	x23, x0
  407574:	mov	w1, #0x4                   	// #4
  407578:	mov	w0, #0x1                   	// #1
  40757c:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  407580:	mov	x4, x0
  407584:	mov	x3, x23
  407588:	mov	x2, x22
  40758c:	mov	w1, w26
  407590:	mov	w0, #0x0                   	// #0
  407594:	bl	402a00 <error@plt>
  407598:	b	407504 <__fxstatat@plt+0x4354>
  40759c:	mov	w0, #0x1                   	// #1
  4075a0:	b	4082f4 <__fxstatat@plt+0x5144>
  4075a4:	ldr	w0, [x29, #184]
  4075a8:	str	x8, [x29, #104]
  4075ac:	cmp	w0, #0x1
  4075b0:	b.eq	4076d8 <__fxstatat@plt+0x4528>  // b.none
  4075b4:	cmp	w0, #0x3
  4075b8:	mov	x3, x23
  4075bc:	cset	w2, eq  // eq = none
  4075c0:	mov	x1, x19
  4075c4:	mov	w0, w20
  4075c8:	bl	40504c <__fxstatat@plt+0x1e9c>
  4075cc:	ands	w23, w0, #0xff
  4075d0:	ldr	x8, [x29, #104]
  4075d4:	b.eq	407800 <__fxstatat@plt+0x4650>  // b.none
  4075d8:	ldr	w0, [x29, #184]
  4075dc:	cmp	w0, #0x3
  4075e0:	ldr	x0, [x29, #144]
  4075e4:	csel	x4, x0, xzr, eq  // eq = none
  4075e8:	add	x0, x29, #0xf7
  4075ec:	str	x0, [sp, #16]
  4075f0:	add	x0, x29, #0xf8
  4075f4:	str	x0, [sp, #8]
  4075f8:	ldr	x2, [x29, #120]
  4075fc:	mov	x7, x19
  407600:	ldr	x0, [x29, #160]
  407604:	str	x0, [sp]
  407608:	mov	x6, x28
  40760c:	mov	x3, x26
  407610:	mov	w1, w20
  407614:	mov	w0, w21
  407618:	mov	w5, #0x1                   	// #1
  40761c:	str	x8, [x29, #104]
  407620:	bl	405108 <__fxstatat@plt+0x1f58>
  407624:	tst	w0, #0xff
  407628:	b.eq	407800 <__fxstatat@plt+0x4650>  // b.none
  40762c:	ldr	x0, [x29, #248]
  407630:	ldr	x8, [x29, #104]
  407634:	add	x4, x8, x0
  407638:	cbz	x0, 407640 <__fxstatat@plt+0x4490>
  40763c:	ldrb	w23, [x29, #247]
  407640:	cmp	x22, x4
  407644:	b.ne	407738 <__fxstatat@plt+0x4588>  // b.any
  407648:	ldr	x3, [x29, #160]
  40764c:	mov	x2, x8
  407650:	mov	w0, #0x1                   	// #1
  407654:	strb	w0, [x29, #289]
  407658:	ldr	x0, [x29, #296]
  40765c:	str	x4, [x29, #104]
  407660:	str	x3, [x29, #136]
  407664:	str	x2, [x29, #160]
  407668:	bl	402ee0 <free@plt>
  40766c:	str	xzr, [x29, #280]
  407670:	ldrb	w0, [x29, #289]
  407674:	str	xzr, [x29, #296]
  407678:	ldr	x4, [x29, #104]
  40767c:	ldr	x3, [x29, #136]
  407680:	ldr	x2, [x29, #160]
  407684:	cbz	w0, 408318 <__fxstatat@plt+0x5168>
  407688:	cmp	x22, x4
  40768c:	cset	w26, gt
  407690:	cmp	w26, #0x0
  407694:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  407698:	b.eq	40782c <__fxstatat@plt+0x467c>  // b.none
  40769c:	ldr	w0, [x29, #184]
  4076a0:	cmp	w0, #0x1
  4076a4:	b.eq	407818 <__fxstatat@plt+0x4668>  // b.none
  4076a8:	mov	x1, x22
  4076ac:	mov	w0, w20
  4076b0:	str	x4, [x29, #168]
  4076b4:	bl	403090 <ftruncate@plt>
  4076b8:	ldr	x4, [x29, #168]
  4076bc:	cbz	w0, 407988 <__fxstatat@plt+0x47d8>
  4076c0:	bl	403110 <__errno_location@plt>
  4076c4:	ldr	w23, [x0]
  4076c8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4076cc:	mov	w2, #0x5                   	// #5
  4076d0:	add	x1, x1, #0x34
  4076d4:	b	4079c0 <__fxstatat@plt+0x4810>
  4076d8:	mov	x1, x23
  4076dc:	mov	w0, w20
  4076e0:	bl	404a64 <__fxstatat@plt+0x18b4>
  4076e4:	tst	w0, #0xff
  4076e8:	ldr	x8, [x29, #104]
  4076ec:	b.ne	40772c <__fxstatat@plt+0x457c>  // b.any
  4076f0:	bl	403110 <__errno_location@plt>
  4076f4:	ldr	w23, [x0]
  4076f8:	mov	w2, #0x5                   	// #5
  4076fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407700:	mov	x0, #0x0                   	// #0
  407704:	add	x1, x1, #0x23
  407708:	bl	403060 <dcgettext@plt>
  40770c:	mov	x22, x0
  407710:	mov	x2, x19
  407714:	mov	w1, #0x3                   	// #3
  407718:	mov	w0, #0x0                   	// #0
  40771c:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  407720:	b	4077ec <__fxstatat@plt+0x463c>
  407724:	mov	w23, #0x0                   	// #0
  407728:	b	4075d8 <__fxstatat@plt+0x4428>
  40772c:	mov	w23, #0x0                   	// #0
  407730:	mov	x4, #0x0                   	// #0
  407734:	b	4075e8 <__fxstatat@plt+0x4438>
  407738:	ldr	w0, [x29, #136]
  40773c:	mov	x2, x8
  407740:	ldr	x3, [x29, #160]
  407744:	add	w0, w0, #0x1
  407748:	str	w0, [x29, #136]
  40774c:	ldr	x1, [x29, #280]
  407750:	ldr	w5, [x29, #136]
  407754:	ldr	x0, [x29, #296]
  407758:	cmp	x1, w5, uxtw
  40775c:	b.ls	407658 <__fxstatat@plt+0x44a8>  // b.plast
  407760:	ldr	w1, [x29, #136]
  407764:	mov	w4, #0x18                  	// #24
  407768:	umull	x1, w1, w4
  40776c:	add	x4, x0, x1
  407770:	ldr	x8, [x0, x1]
  407774:	ldr	x0, [x4, #8]
  407778:	str	x0, [x29, #160]
  40777c:	add	x0, x8, x0
  407780:	cmp	x22, x0
  407784:	b.ge	407798 <__fxstatat@plt+0x45e8>  // b.tcont
  407788:	cmp	x8, x22
  40778c:	csel	x8, x8, x22, le
  407790:	sub	x0, x22, x8
  407794:	str	x0, [x29, #160]
  407798:	sub	x2, x8, x2
  40779c:	subs	x23, x2, x3
  4077a0:	b.eq	407724 <__fxstatat@plt+0x4574>  // b.none
  4077a4:	mov	x1, x8
  4077a8:	mov	w0, w21
  4077ac:	mov	w2, #0x0                   	// #0
  4077b0:	str	x8, [x29, #104]
  4077b4:	bl	402b20 <lseek@plt>
  4077b8:	ldr	x8, [x29, #104]
  4077bc:	tbz	x0, #63, 4075a4 <__fxstatat@plt+0x43f4>
  4077c0:	bl	403110 <__errno_location@plt>
  4077c4:	ldr	w23, [x0]
  4077c8:	mov	w2, #0x5                   	// #5
  4077cc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4077d0:	mov	x0, #0x0                   	// #0
  4077d4:	add	x1, x1, #0xa41
  4077d8:	bl	403060 <dcgettext@plt>
  4077dc:	mov	x22, x0
  4077e0:	mov	x1, x28
  4077e4:	mov	w0, #0x4                   	// #4
  4077e8:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4077ec:	mov	x3, x0
  4077f0:	mov	x2, x22
  4077f4:	mov	w1, w23
  4077f8:	mov	w0, #0x0                   	// #0
  4077fc:	bl	402a00 <error@plt>
  407800:	ldr	x0, [x29, #296]
  407804:	bl	402ee0 <free@plt>
  407808:	mov	w26, #0x0                   	// #0
  40780c:	b	407aac <__fxstatat@plt+0x48fc>
  407810:	str	wzr, [x29, #136]
  407814:	b	40774c <__fxstatat@plt+0x459c>
  407818:	sub	x1, x22, x4
  40781c:	mov	w0, w20
  407820:	bl	404a64 <__fxstatat@plt+0x18b4>
  407824:	tst	w0, #0xff
  407828:	b.eq	4076c0 <__fxstatat@plt+0x4510>  // b.none
  40782c:	ldrb	w0, [x25, #31]
  407830:	cbz	w0, 4078b0 <__fxstatat@plt+0x4700>
  407834:	ldr	x0, [x29, #376]
  407838:	str	x0, [x29, #256]
  40783c:	ldr	x0, [x29, #384]
  407840:	str	x0, [x29, #264]
  407844:	ldr	x0, [x29, #392]
  407848:	str	x0, [x29, #272]
  40784c:	ldr	x0, [x29, #400]
  407850:	add	x2, x29, #0x100
  407854:	mov	x1, x19
  407858:	str	x0, [x29, #280]
  40785c:	mov	w0, w20
  407860:	bl	40d08c <__fxstatat@plt+0x9edc>
  407864:	cbz	w0, 4078b0 <__fxstatat@plt+0x4700>
  407868:	bl	403110 <__errno_location@plt>
  40786c:	ldr	w23, [x0]
  407870:	mov	w2, #0x5                   	// #5
  407874:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407878:	mov	x0, #0x0                   	// #0
  40787c:	add	x1, x1, #0x48
  407880:	bl	403060 <dcgettext@plt>
  407884:	mov	x22, x0
  407888:	mov	x1, x19
  40788c:	mov	w0, #0x4                   	// #4
  407890:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407894:	mov	x3, x0
  407898:	mov	x2, x22
  40789c:	mov	w0, #0x0                   	// #0
  4078a0:	mov	w1, w23
  4078a4:	bl	402a00 <error@plt>
  4078a8:	ldrb	w0, [x25, #36]
  4078ac:	cbnz	w0, 407808 <__fxstatat@plt+0x4658>
  4078b0:	ldrb	w0, [x25, #29]
  4078b4:	cbz	w0, 4078fc <__fxstatat@plt+0x474c>
  4078b8:	ldr	x1, [x29, #328]
  4078bc:	ldr	x0, [x29, #712]
  4078c0:	cmp	x1, x0
  4078c4:	b.eq	4078fc <__fxstatat@plt+0x474c>  // b.none
  4078c8:	ldrb	w4, [x29, #232]
  4078cc:	add	x5, x29, #0x2c0
  4078d0:	add	x3, x29, #0x130
  4078d4:	mov	w2, w20
  4078d8:	mov	x1, x19
  4078dc:	mov	x0, x25
  4078e0:	bl	405720 <__fxstatat@plt+0x2570>
  4078e4:	cmn	w0, #0x1
  4078e8:	b.eq	407808 <__fxstatat@plt+0x4658>  // b.none
  4078ec:	cbnz	w0, 4078fc <__fxstatat@plt+0x474c>
  4078f0:	ldr	w0, [x29, #132]
  4078f4:	and	w0, w0, #0xfffff1ff
  4078f8:	str	w0, [x29, #132]
  4078fc:	ldrb	w0, [x25, #39]
  407900:	cbz	w0, 407a84 <__fxstatat@plt+0x48d4>
  407904:	ldr	w0, [x29, #704]
  407908:	tbz	w0, #7, 407a60 <__fxstatat@plt+0x48b0>
  40790c:	mov	w22, #0x0                   	// #0
  407910:	mov	x4, x25
  407914:	mov	w3, w20
  407918:	mov	x2, x19
  40791c:	mov	w1, w21
  407920:	mov	x0, x28
  407924:	bl	404b78 <__fxstatat@plt+0x19c8>
  407928:	ands	w26, w0, #0xff
  40792c:	b.ne	407938 <__fxstatat@plt+0x4788>  // b.any
  407930:	ldrb	w26, [x25, #40]
  407934:	eor	w26, w26, #0x1
  407938:	cbz	w22, 407954 <__fxstatat@plt+0x47a4>
  40793c:	ldr	w1, [x29, #156]
  407940:	ldr	w0, [x29, #176]
  407944:	bic	w2, w1, w0
  407948:	mov	x1, x19
  40794c:	mov	w0, w20
  407950:	bl	404b60 <__fxstatat@plt+0x19b0>
  407954:	ldr	x0, [x25, #24]
  407958:	and	x0, x0, #0xffffffffffffff
  40795c:	and	x0, x0, #0xffff0000000000ff
  407960:	cbz	x0, 407a8c <__fxstatat@plt+0x48dc>
  407964:	ldr	w4, [x29, #132]
  407968:	mov	w3, w20
  40796c:	mov	x2, x19
  407970:	mov	w1, w21
  407974:	mov	x0, x28
  407978:	bl	408c6c <__fxstatat@plt+0x5abc>
  40797c:	cbz	w0, 407aac <__fxstatat@plt+0x48fc>
  407980:	ldrb	w0, [x25, #36]
  407984:	b	407aa4 <__fxstatat@plt+0x48f4>
  407988:	ldr	w0, [x29, #184]
  40798c:	cmp	w26, #0x0
  407990:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  407994:	b.ne	40782c <__fxstatat@plt+0x467c>  // b.any
  407998:	sub	x2, x22, x4
  40799c:	mov	x1, x4
  4079a0:	mov	w0, w20
  4079a4:	bl	404b0c <__fxstatat@plt+0x195c>
  4079a8:	tbz	w0, #31, 40782c <__fxstatat@plt+0x467c>
  4079ac:	bl	403110 <__errno_location@plt>
  4079b0:	ldr	w23, [x0]
  4079b4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4079b8:	add	x1, x1, #0xa51
  4079bc:	mov	w2, #0x5                   	// #5
  4079c0:	mov	x0, #0x0                   	// #0
  4079c4:	bl	403060 <dcgettext@plt>
  4079c8:	mov	x1, x19
  4079cc:	mov	x22, x0
  4079d0:	mov	w0, #0x4                   	// #4
  4079d4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  4079d8:	b	408380 <__fxstatat@plt+0x51d0>
  4079dc:	ldr	w0, [x29, #168]
  4079e0:	mov	x7, x19
  4079e4:	ldr	x2, [x29, #120]
  4079e8:	cmp	w0, #0x0
  4079ec:	ldr	x0, [x29, #144]
  4079f0:	mov	x6, x28
  4079f4:	mov	x3, x26
  4079f8:	mov	w1, w20
  4079fc:	csel	x0, x0, xzr, ne  // ne = any
  407a00:	str	x0, [x29, #144]
  407a04:	ldr	w0, [x25, #12]
  407a08:	ldr	x4, [x29, #144]
  407a0c:	cmp	w0, #0x3
  407a10:	add	x0, x29, #0xf8
  407a14:	str	x0, [sp, #16]
  407a18:	add	x0, x29, #0x100
  407a1c:	str	x0, [sp, #8]
  407a20:	mov	x0, #0xffffffffffffffff    	// #-1
  407a24:	str	x0, [sp]
  407a28:	cset	w5, eq  // eq = none
  407a2c:	mov	w0, w21
  407a30:	bl	405108 <__fxstatat@plt+0x1f58>
  407a34:	tst	w0, #0xff
  407a38:	b.eq	407808 <__fxstatat@plt+0x4658>  // b.none
  407a3c:	ldrb	w0, [x29, #248]
  407a40:	cbz	w0, 40782c <__fxstatat@plt+0x467c>
  407a44:	ldr	x1, [x29, #256]
  407a48:	mov	w0, w20
  407a4c:	bl	403090 <ftruncate@plt>
  407a50:	tbz	w0, #31, 40782c <__fxstatat@plt+0x467c>
  407a54:	b	4076c0 <__fxstatat@plt+0x4510>
  407a58:	str	xzr, [x29, #192]
  407a5c:	b	40782c <__fxstatat@plt+0x467c>
  407a60:	bl	402a40 <geteuid@plt>
  407a64:	cbz	w0, 40790c <__fxstatat@plt+0x475c>
  407a68:	mov	x1, x19
  407a6c:	mov	w0, w20
  407a70:	mov	w2, #0x180                 	// #384
  407a74:	bl	404b60 <__fxstatat@plt+0x19b0>
  407a78:	cmp	w0, #0x0
  407a7c:	cset	w22, eq  // eq = none
  407a80:	b	407910 <__fxstatat@plt+0x4760>
  407a84:	mov	w26, w27
  407a88:	b	407954 <__fxstatat@plt+0x47a4>
  407a8c:	ldrb	w0, [x25, #43]
  407a90:	cbz	w0, 407cc4 <__fxstatat@plt+0x4b14>
  407a94:	ldr	w2, [x25, #16]
  407a98:	mov	w1, w20
  407a9c:	mov	x0, x19
  407aa0:	bl	408d14 <__fxstatat@plt+0x5b64>
  407aa4:	cmp	w0, #0x0
  407aa8:	csel	w26, w26, wzr, eq  // eq = none
  407aac:	mov	w0, w20
  407ab0:	bl	402d70 <close@plt>
  407ab4:	tbz	w0, #31, 407afc <__fxstatat@plt+0x494c>
  407ab8:	bl	403110 <__errno_location@plt>
  407abc:	ldr	w22, [x0]
  407ac0:	mov	w2, #0x5                   	// #5
  407ac4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407ac8:	mov	x0, #0x0                   	// #0
  407acc:	add	x1, x1, #0x7e
  407ad0:	bl	403060 <dcgettext@plt>
  407ad4:	mov	x20, x0
  407ad8:	mov	x1, x19
  407adc:	mov	w0, #0x4                   	// #4
  407ae0:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407ae4:	mov	w26, #0x0                   	// #0
  407ae8:	mov	x3, x0
  407aec:	mov	x2, x20
  407af0:	mov	w1, w22
  407af4:	mov	w0, #0x0                   	// #0
  407af8:	bl	402a00 <error@plt>
  407afc:	mov	w0, w21
  407b00:	bl	402d70 <close@plt>
  407b04:	tbz	w0, #31, 407b4c <__fxstatat@plt+0x499c>
  407b08:	bl	403110 <__errno_location@plt>
  407b0c:	ldr	w21, [x0]
  407b10:	mov	w2, #0x5                   	// #5
  407b14:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407b18:	mov	x0, #0x0                   	// #0
  407b1c:	add	x1, x1, #0x7e
  407b20:	bl	403060 <dcgettext@plt>
  407b24:	mov	x20, x0
  407b28:	mov	x1, x28
  407b2c:	mov	w0, #0x4                   	// #4
  407b30:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407b34:	mov	w26, #0x0                   	// #0
  407b38:	mov	x3, x0
  407b3c:	mov	x2, x20
  407b40:	mov	w1, w21
  407b44:	mov	w0, #0x0                   	// #0
  407b48:	bl	402a00 <error@plt>
  407b4c:	ldr	x0, [x29, #192]
  407b50:	bl	402ee0 <free@plt>
  407b54:	cbz	w26, 4060d0 <__fxstatat@plt+0x2f20>
  407b58:	mov	w27, w26
  407b5c:	mov	w21, #0x0                   	// #0
  407b60:	ldr	w0, [x29, #232]
  407b64:	cbz	w0, 407fc8 <__fxstatat@plt+0x4e18>
  407b68:	ldr	w0, [x29, #216]
  407b6c:	cbnz	w0, 408010 <__fxstatat@plt+0x4e60>
  407b70:	ldrb	w0, [x25, #23]
  407b74:	cbz	w0, 407b84 <__fxstatat@plt+0x49d4>
  407b78:	ldr	w0, [x29, #188]
  407b7c:	cmp	w0, #0x4, lsl #12
  407b80:	b.ne	405aac <__fxstatat@plt+0x28fc>  // b.any
  407b84:	cbnz	w26, 405aac <__fxstatat@plt+0x28fc>
  407b88:	ldrb	w0, [x25, #31]
  407b8c:	cbz	w0, 407c2c <__fxstatat@plt+0x4a7c>
  407b90:	ldr	x0, [x29, #376]
  407b94:	str	x0, [x29, #688]
  407b98:	ldr	x0, [x29, #384]
  407b9c:	str	x0, [x29, #696]
  407ba0:	ldr	x0, [x29, #392]
  407ba4:	str	x0, [x29, #704]
  407ba8:	ldr	x0, [x29, #400]
  407bac:	str	x0, [x29, #712]
  407bb0:	add	x1, x29, #0x2b0
  407bb4:	mov	x0, x19
  407bb8:	cbz	w21, 40803c <__fxstatat@plt+0x4e8c>
  407bbc:	bl	40d39c <__fxstatat@plt+0xa1ec>
  407bc0:	mov	w20, w0
  407bc4:	cbz	w0, 407bd8 <__fxstatat@plt+0x4a28>
  407bc8:	bl	403110 <__errno_location@plt>
  407bcc:	ldr	w0, [x0]
  407bd0:	cmp	w0, #0x26
  407bd4:	csel	w20, w20, wzr, ne  // ne = any
  407bd8:	cmp	w20, #0x0
  407bdc:	cset	w0, ne  // ne = any
  407be0:	cbz	w0, 407c2c <__fxstatat@plt+0x4a7c>
  407be4:	bl	403110 <__errno_location@plt>
  407be8:	ldr	w22, [x0]
  407bec:	mov	w2, #0x5                   	// #5
  407bf0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407bf4:	mov	x0, #0x0                   	// #0
  407bf8:	add	x1, x1, #0x48
  407bfc:	bl	403060 <dcgettext@plt>
  407c00:	mov	x20, x0
  407c04:	mov	x1, x19
  407c08:	mov	w0, #0x4                   	// #4
  407c0c:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407c10:	mov	x3, x0
  407c14:	mov	x2, x20
  407c18:	mov	w0, #0x0                   	// #0
  407c1c:	mov	w1, w22
  407c20:	bl	402a00 <error@plt>
  407c24:	ldrb	w0, [x25, #36]
  407c28:	cbnz	w0, 405aa8 <__fxstatat@plt+0x28f8>
  407c2c:	cbnz	w21, 407c84 <__fxstatat@plt+0x4ad4>
  407c30:	ldrb	w0, [x25, #29]
  407c34:	cbz	w0, 407c84 <__fxstatat@plt+0x4ad4>
  407c38:	ldr	w0, [x29, #232]
  407c3c:	cbnz	w0, 407c50 <__fxstatat@plt+0x4aa0>
  407c40:	ldr	x1, [x29, #328]
  407c44:	ldr	x0, [x29, #456]
  407c48:	cmp	x1, x0
  407c4c:	b.eq	407c84 <__fxstatat@plt+0x4ad4>  // b.none
  407c50:	ldrb	w4, [x29, #232]
  407c54:	add	x5, x29, #0x1c0
  407c58:	add	x3, x29, #0x130
  407c5c:	mov	x1, x19
  407c60:	mov	x0, x25
  407c64:	mov	w2, #0xffffffff            	// #-1
  407c68:	bl	405720 <__fxstatat@plt+0x2570>
  407c6c:	cmn	w0, #0x1
  407c70:	b.eq	405aa8 <__fxstatat@plt+0x28f8>  // b.none
  407c74:	cbnz	w0, 407c84 <__fxstatat@plt+0x4ad4>
  407c78:	ldr	w0, [x29, #220]
  407c7c:	and	w0, w0, #0xfffff1ff
  407c80:	str	w0, [x29, #220]
  407c84:	ldrb	w0, [x25, #39]
  407c88:	cbnz	w0, 408048 <__fxstatat@plt+0x4e98>
  407c8c:	cbnz	w21, 405aac <__fxstatat@plt+0x28fc>
  407c90:	ldr	x0, [x25, #24]
  407c94:	and	x0, x0, #0xffffffffffffff
  407c98:	and	x0, x0, #0xffff0000000000ff
  407c9c:	cbz	x0, 408074 <__fxstatat@plt+0x4ec4>
  407ca0:	ldr	w4, [x29, #220]
  407ca4:	mov	w3, #0xffffffff            	// #-1
  407ca8:	mov	x2, x19
  407cac:	mov	w1, w3
  407cb0:	mov	x0, x28
  407cb4:	bl	408c6c <__fxstatat@plt+0x5abc>
  407cb8:	cbz	w0, 405aac <__fxstatat@plt+0x28fc>
  407cbc:	ldrb	w0, [x25, #36]
  407cc0:	b	40808c <__fxstatat@plt+0x4edc>
  407cc4:	ldrb	w0, [x25, #32]
  407cc8:	cbz	w0, 407ce4 <__fxstatat@plt+0x4b34>
  407ccc:	ldr	w0, [x29, #232]
  407cd0:	cbz	w0, 407ce4 <__fxstatat@plt+0x4b34>
  407cd4:	bl	4058dc <__fxstatat@plt+0x272c>
  407cd8:	mov	w2, #0x1b6                 	// #438
  407cdc:	bic	w2, w2, w0
  407ce0:	b	407a98 <__fxstatat@plt+0x48e8>
  407ce4:	ldr	w0, [x29, #176]
  407ce8:	cbz	w0, 407aac <__fxstatat@plt+0x48fc>
  407cec:	bl	4058dc <__fxstatat@plt+0x272c>
  407cf0:	ldr	w1, [x29, #176]
  407cf4:	bics	wzr, w1, w0
  407cf8:	b.eq	407aac <__fxstatat@plt+0x48fc>  // b.none
  407cfc:	ldr	w2, [x29, #156]
  407d00:	mov	x1, x19
  407d04:	mov	w0, w20
  407d08:	bl	404b60 <__fxstatat@plt+0x19b0>
  407d0c:	cbz	w0, 407aac <__fxstatat@plt+0x48fc>
  407d10:	bl	403110 <__errno_location@plt>
  407d14:	ldr	w23, [x0]
  407d18:	mov	w2, #0x5                   	// #5
  407d1c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407d20:	mov	x0, #0x0                   	// #0
  407d24:	add	x1, x1, #0x60
  407d28:	bl	403060 <dcgettext@plt>
  407d2c:	mov	x22, x0
  407d30:	mov	x1, x19
  407d34:	mov	w0, #0x4                   	// #4
  407d38:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407d3c:	mov	x3, x0
  407d40:	mov	x2, x22
  407d44:	mov	w1, w23
  407d48:	mov	w0, #0x0                   	// #0
  407d4c:	bl	402a00 <error@plt>
  407d50:	b	407980 <__fxstatat@plt+0x47d0>
  407d54:	ldr	w0, [x29, #188]
  407d58:	cmp	w0, #0x1, lsl #12
  407d5c:	b.ne	407da8 <__fxstatat@plt+0x4bf8>  // b.any
  407d60:	ldr	w0, [x29, #200]
  407d64:	mov	x2, #0x0                   	// #0
  407d68:	ldr	w1, [x29, #220]
  407d6c:	bic	w20, w1, w0
  407d70:	mov	x0, x19
  407d74:	mov	w1, w20
  407d78:	bl	40ff20 <__fxstatat@plt+0xcd70>
  407d7c:	cbz	w0, 407fa8 <__fxstatat@plt+0x4df8>
  407d80:	and	w1, w20, #0xffffefff
  407d84:	mov	x0, x19
  407d88:	bl	402b30 <mkfifo@plt>
  407d8c:	cbz	w0, 407fa8 <__fxstatat@plt+0x4df8>
  407d90:	bl	403110 <__errno_location@plt>
  407d94:	ldr	w21, [x0]
  407d98:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407d9c:	mov	w2, #0x5                   	// #5
  407da0:	add	x1, x1, #0x91
  407da4:	b	406c58 <__fxstatat@plt+0x3aa8>
  407da8:	ldr	w1, [x29, #220]
  407dac:	mov	w0, #0xb000                	// #45056
  407db0:	and	w0, w1, w0
  407db4:	cmp	w0, #0x2, lsl #12
  407db8:	b.eq	407dc8 <__fxstatat@plt+0x4c18>  // b.none
  407dbc:	ldr	w0, [x29, #188]
  407dc0:	cmp	w0, #0xc, lsl #12
  407dc4:	b.ne	407dfc <__fxstatat@plt+0x4c4c>  // b.any
  407dc8:	ldr	x2, [x29, #336]
  407dcc:	ldr	w0, [x29, #200]
  407dd0:	ldr	w1, [x29, #220]
  407dd4:	bic	w1, w1, w0
  407dd8:	mov	x0, x19
  407ddc:	bl	40ff20 <__fxstatat@plt+0xcd70>
  407de0:	cbz	w0, 406e10 <__fxstatat@plt+0x3c60>
  407de4:	bl	403110 <__errno_location@plt>
  407de8:	ldr	w21, [x0]
  407dec:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407df0:	mov	w2, #0x5                   	// #5
  407df4:	add	x1, x1, #0xa7
  407df8:	b	406c58 <__fxstatat@plt+0x3aa8>
  407dfc:	ldr	w0, [x29, #188]
  407e00:	cmp	w0, #0xa, lsl #12
  407e04:	b.ne	407f70 <__fxstatat@plt+0x4dc0>  // b.any
  407e08:	ldr	x1, [x29, #352]
  407e0c:	mov	x0, x28
  407e10:	bl	408d84 <__fxstatat@plt+0x5bd4>
  407e14:	mov	x21, x0
  407e18:	cbnz	x0, 407e34 <__fxstatat@plt+0x4c84>
  407e1c:	bl	403110 <__errno_location@plt>
  407e20:	ldr	w21, [x0]
  407e24:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407e28:	mov	w2, #0x5                   	// #5
  407e2c:	add	x1, x1, #0xc5
  407e30:	b	407154 <__fxstatat@plt+0x3fa4>
  407e34:	ldrb	w3, [x25, #22]
  407e38:	mov	x2, x19
  407e3c:	mov	w4, #0xffffffff            	// #-1
  407e40:	mov	w1, #0xffffff9c            	// #-100
  407e44:	bl	408b64 <__fxstatat@plt+0x59b4>
  407e48:	mov	w20, w0
  407e4c:	cmp	w0, #0x0
  407e50:	b.le	407eb4 <__fxstatat@plt+0x4d04>
  407e54:	ldrb	w0, [x25, #45]
  407e58:	cbz	w0, 407eb4 <__fxstatat@plt+0x4d04>
  407e5c:	ldr	w0, [x29, #232]
  407e60:	cbnz	w0, 407eb4 <__fxstatat@plt+0x4d04>
  407e64:	ldr	w0, [x29, #448]
  407e68:	and	w0, w0, #0xf000
  407e6c:	cmp	w0, #0xa, lsl #12
  407e70:	b.ne	407eb4 <__fxstatat@plt+0x4d04>  // b.any
  407e74:	mov	x0, x21
  407e78:	bl	4029c0 <strlen@plt>
  407e7c:	ldr	x22, [x29, #480]
  407e80:	cmp	x22, x0
  407e84:	b.ne	407eb4 <__fxstatat@plt+0x4d04>  // b.any
  407e88:	mov	x1, x22
  407e8c:	mov	x0, x19
  407e90:	bl	408d84 <__fxstatat@plt+0x5bd4>
  407e94:	mov	x22, x0
  407e98:	cbz	x0, 407eb4 <__fxstatat@plt+0x4d04>
  407e9c:	mov	x1, x21
  407ea0:	bl	402e60 <strcmp@plt>
  407ea4:	cmp	w0, #0x0
  407ea8:	mov	x0, x22
  407eac:	csel	w20, w20, wzr, ne  // ne = any
  407eb0:	bl	402ee0 <free@plt>
  407eb4:	mov	x0, x21
  407eb8:	bl	402ee0 <free@plt>
  407ebc:	cmp	w20, #0x0
  407ec0:	b.le	407ef8 <__fxstatat@plt+0x4d48>
  407ec4:	mov	w2, #0x5                   	// #5
  407ec8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407ecc:	mov	x0, #0x0                   	// #0
  407ed0:	add	x1, x1, #0xe2
  407ed4:	bl	403060 <dcgettext@plt>
  407ed8:	mov	x21, x0
  407edc:	mov	x1, x19
  407ee0:	mov	w0, #0x4                   	// #4
  407ee4:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407ee8:	mov	x3, x0
  407eec:	mov	x2, x21
  407ef0:	mov	w1, w20
  407ef4:	b	406c7c <__fxstatat@plt+0x3acc>
  407ef8:	ldrb	w26, [x25, #37]
  407efc:	cbz	w26, 407f04 <__fxstatat@plt+0x4d54>
  407f00:	bl	405484 <__fxstatat@plt+0x22d4>
  407f04:	ldrb	w21, [x25, #29]
  407f08:	cbz	w21, 407fb0 <__fxstatat@plt+0x4e00>
  407f0c:	ldr	w1, [x29, #328]
  407f10:	mov	x0, x19
  407f14:	ldr	w2, [x29, #332]
  407f18:	bl	402ea0 <lchown@plt>
  407f1c:	cbz	w0, 407f68 <__fxstatat@plt+0x4db8>
  407f20:	mov	x0, x25
  407f24:	bl	4056dc <__fxstatat@plt+0x252c>
  407f28:	ands	w27, w0, #0xff
  407f2c:	b.ne	407fc0 <__fxstatat@plt+0x4e10>  // b.any
  407f30:	bl	403110 <__errno_location@plt>
  407f34:	ldr	w20, [x0]
  407f38:	mov	w2, #0x5                   	// #5
  407f3c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  407f40:	mov	x0, #0x0                   	// #0
  407f44:	add	x1, x1, #0xb4c
  407f48:	bl	403060 <dcgettext@plt>
  407f4c:	mov	x2, x0
  407f50:	mov	x3, x19
  407f54:	mov	w1, w20
  407f58:	mov	w0, #0x0                   	// #0
  407f5c:	bl	402a00 <error@plt>
  407f60:	ldrb	w26, [x25, #36]
  407f64:	cbnz	w26, 4060d0 <__fxstatat@plt+0x2f20>
  407f68:	mov	w27, w21
  407f6c:	b	4070e8 <__fxstatat@plt+0x3f38>
  407f70:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407f74:	add	x1, x1, #0x101
  407f78:	mov	w2, #0x5                   	// #5
  407f7c:	mov	x0, #0x0                   	// #0
  407f80:	bl	403060 <dcgettext@plt>
  407f84:	mov	x1, x28
  407f88:	mov	x20, x0
  407f8c:	mov	w0, #0x4                   	// #4
  407f90:	bl	40bffc <__fxstatat@plt+0x8e4c>
  407f94:	b	406fe0 <__fxstatat@plt+0x3e30>
  407f98:	mov	w27, w0
  407f9c:	b	406e10 <__fxstatat@plt+0x3c60>
  407fa0:	mov	w27, w21
  407fa4:	b	4070e4 <__fxstatat@plt+0x3f34>
  407fa8:	mov	w21, w24
  407fac:	b	407b60 <__fxstatat@plt+0x49b0>
  407fb0:	mov	w26, w21
  407fb4:	mov	w24, #0x0                   	// #0
  407fb8:	mov	w21, w27
  407fbc:	b	407b60 <__fxstatat@plt+0x49b0>
  407fc0:	mov	w21, w27
  407fc4:	b	4070e8 <__fxstatat@plt+0x3f38>
  407fc8:	ldrb	w0, [x25, #20]
  407fcc:	cbnz	w0, 407b68 <__fxstatat@plt+0x49b8>
  407fd0:	ldr	w0, [x29, #188]
  407fd4:	cmp	w0, #0x4, lsl #12
  407fd8:	b.eq	407b68 <__fxstatat@plt+0x49b8>  // b.none
  407fdc:	ldr	x0, [x25, #32]
  407fe0:	tst	x0, #0xff000000ff00
  407fe4:	b.eq	407b68 <__fxstatat@plt+0x49b8>  // b.none
  407fe8:	ldrb	w1, [x25, #37]
  407fec:	mov	x3, x25
  407ff0:	mov	x0, x19
  407ff4:	mov	w2, #0x0                   	// #0
  407ff8:	bl	405580 <__fxstatat@plt+0x23d0>
  407ffc:	tst	w0, #0xff
  408000:	b.ne	407b68 <__fxstatat@plt+0x49b8>  // b.any
  408004:	ldrb	w0, [x25, #38]
  408008:	cbz	w0, 407b68 <__fxstatat@plt+0x49b8>
  40800c:	b	4060d0 <__fxstatat@plt+0x2f20>
  408010:	ldr	x0, [x25, #64]
  408014:	cbz	x0, 407b70 <__fxstatat@plt+0x49c0>
  408018:	add	x1, x29, #0x2b0
  40801c:	mov	x0, x19
  408020:	bl	411820 <__fxstatat@plt+0xe670>
  408024:	cbnz	w0, 407b70 <__fxstatat@plt+0x49c0>
  408028:	ldr	x0, [x25, #64]
  40802c:	add	x2, x29, #0x2b0
  408030:	mov	x1, x19
  408034:	bl	4098cc <__fxstatat@plt+0x671c>
  408038:	b	407b70 <__fxstatat@plt+0x49c0>
  40803c:	bl	40d38c <__fxstatat@plt+0xa1dc>
  408040:	cmp	w0, #0x0
  408044:	b	407bdc <__fxstatat@plt+0x4a2c>
  408048:	mov	w3, #0xffffffff            	// #-1
  40804c:	mov	x4, x25
  408050:	mov	x2, x19
  408054:	mov	w1, w3
  408058:	mov	x0, x28
  40805c:	bl	404b78 <__fxstatat@plt+0x19c8>
  408060:	tst	w0, #0xff
  408064:	b.ne	407c8c <__fxstatat@plt+0x4adc>  // b.any
  408068:	ldrb	w0, [x25, #40]
  40806c:	cbz	w0, 407c8c <__fxstatat@plt+0x4adc>
  408070:	b	405aa8 <__fxstatat@plt+0x28f8>
  408074:	ldrb	w0, [x25, #43]
  408078:	cbz	w0, 408094 <__fxstatat@plt+0x4ee4>
  40807c:	ldr	w2, [x25, #16]
  408080:	mov	x0, x19
  408084:	mov	w1, #0xffffffff            	// #-1
  408088:	bl	408d14 <__fxstatat@plt+0x5b64>
  40808c:	cbz	w0, 405aac <__fxstatat@plt+0x28fc>
  408090:	b	405aa8 <__fxstatat@plt+0x28f8>
  408094:	ldrb	w0, [x25, #32]
  408098:	cbz	w0, 4080c8 <__fxstatat@plt+0x4f18>
  40809c:	ldr	w0, [x29, #232]
  4080a0:	cbz	w0, 4080c8 <__fxstatat@plt+0x4f18>
  4080a4:	ldr	w0, [x29, #220]
  4080a8:	mov	w2, #0x1b6                 	// #438
  4080ac:	mov	w20, #0x1ff                 	// #511
  4080b0:	and	w0, w0, #0x7000
  4080b4:	cmp	w0, #0x4, lsl #12
  4080b8:	csel	w20, w20, w2, eq  // eq = none
  4080bc:	bl	4058dc <__fxstatat@plt+0x272c>
  4080c0:	bic	w2, w20, w0
  4080c4:	b	408080 <__fxstatat@plt+0x4ed0>
  4080c8:	ldr	w0, [x29, #200]
  4080cc:	cbz	w0, 4081b4 <__fxstatat@plt+0x5004>
  4080d0:	bl	4058dc <__fxstatat@plt+0x272c>
  4080d4:	ldr	w1, [x29, #200]
  4080d8:	bics	w0, w1, w0
  4080dc:	str	w0, [x29, #200]
  4080e0:	cset	w1, ne  // ne = any
  4080e4:	eor	w0, w24, #0x1
  4080e8:	tst	w1, w0
  4080ec:	b.eq	4081b4 <__fxstatat@plt+0x5004>  // b.none
  4080f0:	ldr	w0, [x29, #232]
  4080f4:	cbz	w0, 408140 <__fxstatat@plt+0x4f90>
  4080f8:	add	x1, x29, #0x1b0
  4080fc:	mov	x0, x19
  408100:	bl	411820 <__fxstatat@plt+0xe670>
  408104:	cbz	w0, 408140 <__fxstatat@plt+0x4f90>
  408108:	bl	403110 <__errno_location@plt>
  40810c:	ldr	w21, [x0]
  408110:	mov	w2, #0x5                   	// #5
  408114:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  408118:	mov	x0, #0x0                   	// #0
  40811c:	add	x1, x1, #0xb70
  408120:	bl	403060 <dcgettext@plt>
  408124:	mov	x20, x0
  408128:	mov	x1, x19
  40812c:	mov	w0, #0x4                   	// #4
  408130:	bl	40bffc <__fxstatat@plt+0x8e4c>
  408134:	mov	x3, x0
  408138:	mov	x2, x20
  40813c:	b	405a1c <__fxstatat@plt+0x286c>
  408140:	ldr	w0, [x29, #448]
  408144:	ldr	w1, [x29, #200]
  408148:	str	w0, [x29, #152]
  40814c:	mov	w0, w0
  408150:	bics	wzr, w1, w0
  408154:	b.eq	405aac <__fxstatat@plt+0x28fc>  // b.none
  408158:	ldr	w0, [x29, #152]
  40815c:	ldr	w1, [x29, #200]
  408160:	orr	w1, w0, w1
  408164:	mov	x0, x19
  408168:	bl	402bf0 <chmod@plt>
  40816c:	cbz	w0, 405aac <__fxstatat@plt+0x28fc>
  408170:	bl	403110 <__errno_location@plt>
  408174:	ldr	w21, [x0]
  408178:	mov	w2, #0x5                   	// #5
  40817c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408180:	mov	x0, #0x0                   	// #0
  408184:	add	x1, x1, #0x60
  408188:	bl	403060 <dcgettext@plt>
  40818c:	mov	x20, x0
  408190:	mov	x1, x19
  408194:	mov	w0, #0x4                   	// #4
  408198:	bl	40bffc <__fxstatat@plt+0x8e4c>
  40819c:	mov	x3, x0
  4081a0:	mov	x2, x20
  4081a4:	mov	w1, w21
  4081a8:	mov	w0, #0x0                   	// #0
  4081ac:	bl	402a00 <error@plt>
  4081b0:	b	407cbc <__fxstatat@plt+0x4b0c>
  4081b4:	cbz	w24, 405aac <__fxstatat@plt+0x28fc>
  4081b8:	b	408158 <__fxstatat@plt+0x4fa8>
  4081bc:	ldrb	w0, [x25, #46]
  4081c0:	cbz	w0, 405aa8 <__fxstatat@plt+0x28f8>
  4081c4:	mov	w2, #0x5                   	// #5
  4081c8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4081cc:	mov	x0, #0x0                   	// #0
  4081d0:	add	x1, x1, #0x12e
  4081d4:	bl	403060 <dcgettext@plt>
  4081d8:	mov	x20, x0
  4081dc:	ldr	x2, [x29, #224]
  4081e0:	mov	w1, #0x4                   	// #4
  4081e4:	mov	w0, #0x0                   	// #0
  4081e8:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  4081ec:	mov	x21, x0
  4081f0:	mov	x2, x19
  4081f4:	mov	w1, #0x4                   	// #4
  4081f8:	mov	w0, #0x1                   	// #1
  4081fc:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  408200:	mov	x2, x21
  408204:	mov	x3, x0
  408208:	mov	x1, x20
  40820c:	mov	w0, #0x1                   	// #1
  408210:	bl	402c70 <__printf_chk@plt>
  408214:	b	405aac <__fxstatat@plt+0x28fc>
  408218:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40821c:	mov	w2, #0x5                   	// #5
  408220:	add	x1, x1, #0x143
  408224:	b	407f7c <__fxstatat@plt+0x4dcc>
  408228:	cmp	w0, #0x2
  40822c:	b.ne	408238 <__fxstatat@plt+0x5088>  // b.any
  408230:	ldr	w0, [x29, #184]
  408234:	cbnz	w0, 408424 <__fxstatat@plt+0x5274>
  408238:	ldr	w0, [x29, #616]
  40823c:	mov	w1, #0x20000               	// #131072
  408240:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408244:	sub	x2, x2, x22
  408248:	cmp	w0, #0x20, lsl #12
  40824c:	str	w3, [x29, #168]
  408250:	csel	w0, w0, w1, ge  // ge = tcont
  408254:	mov	x1, x26
  408258:	str	x2, [x29, #192]
  40825c:	sxtw	x0, w0
  408260:	bl	409468 <__fxstatat@plt+0x62b8>
  408264:	ldr	w3, [x29, #168]
  408268:	ldr	x2, [x29, #192]
  40826c:	cmp	w3, #0x8, lsl #12
  408270:	b.ne	408284 <__fxstatat@plt+0x50d4>  // b.any
  408274:	ldr	x1, [x29, #608]
  408278:	cmp	x26, x1
  40827c:	b.ls	408284 <__fxstatat@plt+0x50d4>  // b.plast
  408280:	add	x26, x1, #0x1
  408284:	sub	x1, x0, #0x1
  408288:	add	x26, x1, x26
  40828c:	udiv	x1, x26, x0
  408290:	msub	x1, x1, x0, x26
  408294:	subs	x26, x26, x1
  408298:	cset	w3, eq  // eq = none
  40829c:	cmp	x2, x26
  4082a0:	cset	w1, cc  // cc = lo, ul, last
  4082a4:	orr	w1, w3, w1
  4082a8:	str	w1, [x29, #168]
  4082ac:	cbz	w1, 4082b8 <__fxstatat@plt+0x5108>
  4082b0:	mov	x26, x0
  4082b4:	str	wzr, [x29, #168]
  4082b8:	add	x0, x22, x26
  4082bc:	bl	40db48 <__fxstatat@plt+0xa998>
  4082c0:	sub	x1, x22, #0x1
  4082c4:	str	x0, [x29, #192]
  4082c8:	add	x1, x0, x1
  4082cc:	udiv	x0, x1, x22
  4082d0:	msub	x4, x0, x22, x1
  4082d4:	sub	x0, x1, x4
  4082d8:	str	x0, [x29, #120]
  4082dc:	ldr	w0, [x29, #184]
  4082e0:	cbz	w0, 4079dc <__fxstatat@plt+0x482c>
  4082e4:	ldr	w0, [x29, #168]
  4082e8:	ldr	x22, [x29, #608]
  4082ec:	cbz	w0, 40759c <__fxstatat@plt+0x43ec>
  4082f0:	ldr	w0, [x25, #12]
  4082f4:	add	x1, x29, #0x100
  4082f8:	str	w0, [x29, #184]
  4082fc:	mov	w0, w21
  408300:	bl	408740 <__fxstatat@plt+0x5590>
  408304:	add	x1, x29, #0x100
  408308:	mov	x4, #0x0                   	// #0
  40830c:	mov	x3, #0x0                   	// #0
  408310:	mov	x2, #0x0                   	// #0
  408314:	str	x1, [x29, #112]
  408318:	ldr	x0, [x29, #112]
  40831c:	str	x4, [x29, #104]
  408320:	str	x3, [x29, #136]
  408324:	str	x2, [x29, #160]
  408328:	bl	408760 <__fxstatat@plt+0x55b0>
  40832c:	tst	w0, #0xff
  408330:	ldr	x4, [x29, #104]
  408334:	ldr	x3, [x29, #136]
  408338:	ldr	x2, [x29, #160]
  40833c:	b.ne	407810 <__fxstatat@plt+0x4660>  // b.any
  408340:	ldrb	w0, [x29, #289]
  408344:	cbnz	w0, 407688 <__fxstatat@plt+0x44d8>
  408348:	ldrb	w0, [x29, #288]
  40834c:	cbnz	w0, 4079dc <__fxstatat@plt+0x482c>
  408350:	bl	403110 <__errno_location@plt>
  408354:	ldr	w23, [x0]
  408358:	mov	w2, #0x5                   	// #5
  40835c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408360:	mov	x0, #0x0                   	// #0
  408364:	add	x1, x1, #0x4
  408368:	bl	403060 <dcgettext@plt>
  40836c:	mov	x22, x0
  408370:	mov	x2, x28
  408374:	mov	w1, #0x3                   	// #3
  408378:	mov	w0, #0x0                   	// #0
  40837c:	bl	40c0a4 <__fxstatat@plt+0x8ef4>
  408380:	mov	x3, x0
  408384:	mov	x2, x22
  408388:	mov	w1, w23
  40838c:	mov	w0, #0x0                   	// #0
  408390:	bl	402a00 <error@plt>
  408394:	b	407808 <__fxstatat@plt+0x4658>
  408398:	bl	402d30 <getpagesize@plt>
  40839c:	sxtw	x22, w0
  4083a0:	ldr	w0, [x29, #744]
  4083a4:	mov	w26, #0x20000               	// #131072
  4083a8:	mov	w1, #0x200                 	// #512
  4083ac:	mov	w3, #0x2                   	// #2
  4083b0:	cmp	w0, #0x20, lsl #12
  4083b4:	mov	x2, #0x0                   	// #0
  4083b8:	csel	w26, w0, w26, ge  // ge = tcont
  4083bc:	cmp	w0, #0x0
  4083c0:	csel	w0, w0, w1, gt
  4083c4:	mov	x1, #0x0                   	// #0
  4083c8:	sxtw	x26, w26
  4083cc:	sxtw	x0, w0
  4083d0:	str	x0, [x29, #144]
  4083d4:	mov	w0, w21
  4083d8:	bl	40984c <__fxstatat@plt+0x669c>
  4083dc:	ldr	w0, [x29, #576]
  4083e0:	and	w3, w0, #0xf000
  4083e4:	cmp	w3, #0x8, lsl #12
  4083e8:	b.ne	408408 <__fxstatat@plt+0x5258>  // b.any
  4083ec:	ldr	x0, [x29, #608]
  4083f0:	mov	x1, #0x200                 	// #512
  4083f4:	sdiv	x0, x0, x1
  4083f8:	ldr	x1, [x29, #624]
  4083fc:	cmp	x1, x0
  408400:	cset	w0, lt  // lt = tstop
  408404:	str	w0, [x29, #184]
  408408:	ldr	w0, [x29, #704]
  40840c:	and	w0, w0, #0xf000
  408410:	cmp	w0, #0x8, lsl #12
  408414:	b.ne	408238 <__fxstatat@plt+0x5088>  // b.any
  408418:	ldr	w0, [x25, #12]
  40841c:	cmp	w0, #0x3
  408420:	b.ne	408228 <__fxstatat@plt+0x5078>  // b.any
  408424:	str	w23, [x29, #168]
  408428:	b	4082b8 <__fxstatat@plt+0x5108>
  40842c:	str	wzr, [x29, #176]
  408430:	b	4074ac <__fxstatat@plt+0x42fc>
  408434:	ldr	w0, [x29, #216]
  408438:	cbnz	w0, 4066e0 <__fxstatat@plt+0x3530>
  40843c:	mov	w0, #0x1                   	// #1
  408440:	mov	w24, #0x11                  	// #17
  408444:	str	xzr, [x29, #224]
  408448:	str	w0, [x29, #232]
  40844c:	b	406730 <__fxstatat@plt+0x3580>
  408450:	cbz	w24, 4066c8 <__fxstatat@plt+0x3518>
  408454:	b	406380 <__fxstatat@plt+0x31d0>
  408458:	sub	sp, sp, #0x30
  40845c:	stp	x29, x30, [sp, #16]
  408460:	add	x29, sp, #0x10
  408464:	cbnz	x3, 408488 <__fxstatat@plt+0x52d8>
  408468:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  40846c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408470:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408474:	add	x3, x3, #0x25a
  408478:	add	x1, x1, #0x167
  40847c:	add	x0, x0, #0x172
  408480:	mov	w2, #0xb86                 	// #2950
  408484:	bl	403100 <__assert_fail@plt>
  408488:	ldr	w6, [x3]
  40848c:	cmp	w6, #0x3
  408490:	b.ls	4084b4 <__fxstatat@plt+0x5304>  // b.plast
  408494:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408498:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40849c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4084a0:	add	x3, x3, #0x25a
  4084a4:	add	x1, x1, #0x167
  4084a8:	add	x0, x0, #0x17d
  4084ac:	mov	w2, #0xb87                 	// #2951
  4084b0:	b	408484 <__fxstatat@plt+0x52d4>
  4084b4:	ldr	w6, [x3, #12]
  4084b8:	sub	w7, w6, #0x1
  4084bc:	cmp	w7, #0x2
  4084c0:	b.ls	4084e4 <__fxstatat@plt+0x5334>  // b.plast
  4084c4:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  4084c8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4084cc:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4084d0:	add	x3, x3, #0x25a
  4084d4:	add	x1, x1, #0x167
  4084d8:	add	x0, x0, #0x1a1
  4084dc:	mov	w2, #0xb88                 	// #2952
  4084e0:	b	408484 <__fxstatat@plt+0x52d4>
  4084e4:	ldr	w7, [x3, #56]
  4084e8:	cmp	w7, #0x2
  4084ec:	b.ls	408510 <__fxstatat@plt+0x5360>  // b.plast
  4084f0:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  4084f4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4084f8:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4084fc:	add	x3, x3, #0x25a
  408500:	add	x1, x1, #0x167
  408504:	add	x0, x0, #0x1c5
  408508:	mov	w2, #0xb89                 	// #2953
  40850c:	b	408484 <__fxstatat@plt+0x52d4>
  408510:	ldrb	w8, [x3, #23]
  408514:	and	w2, w2, #0xff
  408518:	cbz	w8, 408544 <__fxstatat@plt+0x5394>
  40851c:	ldrb	w8, [x3, #44]
  408520:	cbz	w8, 408544 <__fxstatat@plt+0x5394>
  408524:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408528:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40852c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408530:	add	x3, x3, #0x25a
  408534:	add	x1, x1, #0x167
  408538:	add	x0, x0, #0x1eb
  40853c:	mov	w2, #0xb8a                 	// #2954
  408540:	b	408484 <__fxstatat@plt+0x52d4>
  408544:	cmp	w7, #0x2
  408548:	b.ne	408574 <__fxstatat@plt+0x53c4>  // b.any
  40854c:	cmp	w6, #0x2
  408550:	b.eq	408574 <__fxstatat@plt+0x53c4>  // b.none
  408554:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408558:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40855c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408560:	add	x3, x3, #0x25a
  408564:	add	x1, x1, #0x167
  408568:	add	x0, x0, #0x211
  40856c:	mov	w2, #0xb8b                 	// #2955
  408570:	b	408484 <__fxstatat@plt+0x52d4>
  408574:	adrp	x6, 428000 <__fxstatat@plt+0x24e50>
  408578:	add	x6, x6, #0x508
  40857c:	add	x7, sp, #0x2f
  408580:	strb	wzr, [sp, #47]
  408584:	str	x0, [x6, #1032]
  408588:	str	x1, [x6, #1040]
  40858c:	mov	w6, #0x1                   	// #1
  408590:	stp	x4, x5, [sp]
  408594:	mov	x5, x3
  408598:	mov	x4, #0x0                   	// #0
  40859c:	mov	x3, #0x0                   	// #0
  4085a0:	bl	40591c <__fxstatat@plt+0x276c>
  4085a4:	ldp	x29, x30, [sp, #16]
  4085a8:	add	sp, sp, #0x30
  4085ac:	ret
  4085b0:	ldr	x0, [x0]
  4085b4:	udiv	x2, x0, x1
  4085b8:	msub	x0, x2, x1, x0
  4085bc:	ret
  4085c0:	ldr	x3, [x0]
  4085c4:	ldr	x2, [x1]
  4085c8:	cmp	x3, x2
  4085cc:	b.ne	4085e4 <__fxstatat@plt+0x5434>  // b.any
  4085d0:	ldr	x2, [x0, #8]
  4085d4:	ldr	x0, [x1, #8]
  4085d8:	cmp	x2, x0
  4085dc:	cset	w0, eq  // eq = none
  4085e0:	ret
  4085e4:	mov	w0, #0x0                   	// #0
  4085e8:	b	4085e0 <__fxstatat@plt+0x5430>
  4085ec:	stp	x29, x30, [sp, #-32]!
  4085f0:	mov	x29, sp
  4085f4:	str	x19, [sp, #16]
  4085f8:	mov	x19, x0
  4085fc:	ldr	x0, [x0, #16]
  408600:	bl	402ee0 <free@plt>
  408604:	mov	x0, x19
  408608:	ldr	x19, [sp, #16]
  40860c:	ldp	x29, x30, [sp], #32
  408610:	b	402ee0 <free@plt>
  408614:	stp	x29, x30, [sp, #-48]!
  408618:	mov	x29, sp
  40861c:	stp	x0, x1, [sp, #24]
  408620:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  408624:	add	x1, sp, #0x18
  408628:	ldr	x0, [x0, #2336]
  40862c:	str	xzr, [sp, #40]
  408630:	bl	40a964 <__fxstatat@plt+0x77b4>
  408634:	cbz	x0, 40863c <__fxstatat@plt+0x548c>
  408638:	bl	4085ec <__fxstatat@plt+0x543c>
  40863c:	ldp	x29, x30, [sp], #48
  408640:	ret
  408644:	stp	x29, x30, [sp, #-48]!
  408648:	mov	x29, sp
  40864c:	stp	x0, x1, [sp, #24]
  408650:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  408654:	add	x1, sp, #0x18
  408658:	ldr	x0, [x0, #2336]
  40865c:	bl	40a248 <__fxstatat@plt+0x7098>
  408660:	cbz	x0, 408668 <__fxstatat@plt+0x54b8>
  408664:	ldr	x0, [x0, #16]
  408668:	ldp	x29, x30, [sp], #48
  40866c:	ret
  408670:	stp	x29, x30, [sp, #-48]!
  408674:	mov	x29, sp
  408678:	stp	x19, x20, [sp, #16]
  40867c:	mov	x20, x2
  408680:	stp	x21, x22, [sp, #32]
  408684:	mov	x21, x1
  408688:	mov	x22, x0
  40868c:	mov	x0, #0x18                  	// #24
  408690:	bl	40db48 <__fxstatat@plt+0xa998>
  408694:	mov	x19, x0
  408698:	mov	x0, x22
  40869c:	bl	40dd14 <__fxstatat@plt+0xab64>
  4086a0:	mov	x1, x19
  4086a4:	str	x0, [x19, #16]
  4086a8:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4086ac:	stp	x21, x20, [x19]
  4086b0:	ldr	x0, [x0, #2336]
  4086b4:	bl	40a924 <__fxstatat@plt+0x7774>
  4086b8:	cbnz	x0, 4086c0 <__fxstatat@plt+0x5510>
  4086bc:	bl	40dd3c <__fxstatat@plt+0xab8c>
  4086c0:	mov	x20, x0
  4086c4:	cmp	x19, x0
  4086c8:	b.eq	4086e8 <__fxstatat@plt+0x5538>  // b.none
  4086cc:	mov	x0, x19
  4086d0:	bl	4085ec <__fxstatat@plt+0x543c>
  4086d4:	ldr	x0, [x20, #16]
  4086d8:	ldp	x19, x20, [sp, #16]
  4086dc:	ldp	x21, x22, [sp, #32]
  4086e0:	ldp	x29, x30, [sp], #48
  4086e4:	ret
  4086e8:	mov	x0, #0x0                   	// #0
  4086ec:	b	4086d8 <__fxstatat@plt+0x5528>
  4086f0:	stp	x29, x30, [sp, #-16]!
  4086f4:	mov	x1, #0x0                   	// #0
  4086f8:	adrp	x4, 408000 <__fxstatat@plt+0x4e50>
  4086fc:	mov	x29, sp
  408700:	add	x4, x4, #0x5ec
  408704:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  408708:	adrp	x2, 408000 <__fxstatat@plt+0x4e50>
  40870c:	add	x3, x3, #0x5c0
  408710:	add	x2, x2, #0x5b0
  408714:	mov	x0, #0x67                  	// #103
  408718:	bl	40a470 <__fxstatat@plt+0x72c0>
  40871c:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  408720:	str	x0, [x1, #2336]
  408724:	cbnz	x0, 40872c <__fxstatat@plt+0x557c>
  408728:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40872c:	ldp	x29, x30, [sp], #16
  408730:	ret
  408734:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  408738:	ldr	x0, [x0, #2336]
  40873c:	b	40a5d0 <__fxstatat@plt+0x7420>
  408740:	str	w0, [x1]
  408744:	mov	w0, #0x1                   	// #1
  408748:	str	xzr, [x1, #8]
  40874c:	str	w0, [x1, #16]
  408750:	str	xzr, [x1, #24]
  408754:	strh	wzr, [x1, #32]
  408758:	str	xzr, [x1, #40]
  40875c:	ret
  408760:	mov	x12, #0x1040                	// #4160
  408764:	sub	sp, sp, x12
  408768:	stp	x29, x30, [sp]
  40876c:	mov	x29, sp
  408770:	stp	x23, x24, [sp, #48]
  408774:	add	x23, sp, #0x60
  408778:	ldr	x24, [x0, #40]
  40877c:	stp	x19, x20, [sp, #16]
  408780:	mov	x19, x0
  408784:	stp	x21, x22, [sp, #32]
  408788:	mov	x22, #0x660b                	// #26123
  40878c:	mov	w21, #0x0                   	// #0
  408790:	movk	x22, #0xc020, lsl #16
  408794:	mov	x2, #0x1000                	// #4096
  408798:	mov	w1, #0x0                   	// #0
  40879c:	add	x0, sp, #0x40
  4087a0:	bl	402ca0 <memset@plt>
  4087a4:	ldr	x0, [x19, #8]
  4087a8:	str	x0, [sp, #64]
  4087ac:	ldr	w1, [x19, #16]
  4087b0:	add	x2, sp, #0x40
  4087b4:	mvn	x0, x0
  4087b8:	str	x0, [sp, #72]
  4087bc:	ldr	w0, [x19]
  4087c0:	str	w1, [sp, #80]
  4087c4:	mov	w1, #0x48                  	// #72
  4087c8:	str	w1, [sp, #88]
  4087cc:	mov	x1, x22
  4087d0:	bl	403180 <ioctl@plt>
  4087d4:	tbz	w0, #31, 4087f0 <__fxstatat@plt+0x5640>
  4087d8:	ldr	x0, [x19, #8]
  4087dc:	cbnz	x0, 4087e8 <__fxstatat@plt+0x5638>
  4087e0:	mov	w0, #0x1                   	// #1
  4087e4:	strb	w0, [x19, #32]
  4087e8:	mov	w0, #0x0                   	// #0
  4087ec:	b	40880c <__fxstatat@plt+0x565c>
  4087f0:	ldr	w0, [sp, #84]
  4087f4:	cbnz	w0, 408828 <__fxstatat@plt+0x5678>
  4087f8:	mov	w0, #0x1                   	// #1
  4087fc:	strb	w0, [x19, #33]
  408800:	ldr	x0, [x19, #8]
  408804:	cmp	x0, #0x0
  408808:	cset	w0, ne  // ne = any
  40880c:	mov	x12, #0x1040                	// #4160
  408810:	ldp	x29, x30, [sp]
  408814:	ldp	x19, x20, [sp, #16]
  408818:	ldp	x21, x22, [sp, #32]
  40881c:	ldp	x23, x24, [sp, #48]
  408820:	add	sp, sp, x12
  408824:	ret
  408828:	ldr	x1, [x19, #24]
  40882c:	mov	w0, w0
  408830:	mvn	x2, x0
  408834:	cmp	x1, x2
  408838:	b.ls	40885c <__fxstatat@plt+0x56ac>  // b.plast
  40883c:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408840:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408844:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408848:	add	x3, x3, #0x2f1
  40884c:	add	x1, x1, #0x268
  408850:	add	x0, x0, #0x27a
  408854:	mov	w2, #0x7e                  	// #126
  408858:	bl	403100 <__assert_fail@plt>
  40885c:	add	x1, x1, x0
  408860:	str	x1, [x19, #24]
  408864:	ldr	x0, [x19, #40]
  408868:	mov	x2, #0x18                  	// #24
  40886c:	sub	x24, x24, x0
  408870:	bl	40dbec <__fxstatat@plt+0xaa3c>
  408874:	add	x24, x0, x24
  408878:	ldr	w9, [sp, #84]
  40887c:	mov	w3, #0x0                   	// #0
  408880:	mov	w10, #0x38                  	// #56
  408884:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  408888:	mov	w12, #0x18                  	// #24
  40888c:	str	x0, [x19, #40]
  408890:	cmp	w9, w3
  408894:	b.hi	4088f0 <__fxstatat@plt+0x5740>  // b.pmore
  408898:	ldr	w1, [x24, #16]
  40889c:	tbz	w1, #0, 4088a8 <__fxstatat@plt+0x56f8>
  4088a0:	mov	w1, #0x1                   	// #1
  4088a4:	strb	w1, [x19, #33]
  4088a8:	ldrb	w1, [x19, #33]
  4088ac:	cmp	w21, #0x48
  4088b0:	b.ls	4088c8 <__fxstatat@plt+0x5718>  // b.plast
  4088b4:	cbnz	w1, 4088c8 <__fxstatat@plt+0x5718>
  4088b8:	sub	w21, w21, #0x1
  4088bc:	mov	w20, #0x18                  	// #24
  4088c0:	umaddl	x0, w21, w20, x0
  4088c4:	sub	x24, x0, #0x18
  4088c8:	mov	w0, w21
  4088cc:	str	x0, [x19, #24]
  4088d0:	cbnz	w1, 4088e8 <__fxstatat@plt+0x5738>
  4088d4:	ldp	x0, x1, [x24]
  4088d8:	cmp	w21, #0x47
  4088dc:	add	x0, x0, x1
  4088e0:	str	x0, [x19, #8]
  4088e4:	b.ls	408794 <__fxstatat@plt+0x55e4>  // b.plast
  4088e8:	mov	w0, #0x1                   	// #1
  4088ec:	b	40880c <__fxstatat@plt+0x565c>
  4088f0:	umull	x7, w3, w10
  4088f4:	add	x5, x23, x7
  4088f8:	ldr	x1, [x23, x7]
  4088fc:	ldr	x4, [x5, #16]
  408900:	sub	x2, x11, x4
  408904:	cmp	x1, x2
  408908:	b.ls	40892c <__fxstatat@plt+0x577c>  // b.plast
  40890c:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408910:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408914:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408918:	add	x3, x3, #0x2f1
  40891c:	add	x1, x1, #0x268
  408920:	add	x0, x0, #0x2b1
  408924:	mov	w2, #0x8c                  	// #140
  408928:	b	408858 <__fxstatat@plt+0x56a8>
  40892c:	cbz	w21, 408968 <__fxstatat@plt+0x57b8>
  408930:	ldp	x2, x6, [x24]
  408934:	ldr	w8, [x5, #40]
  408938:	ldr	w14, [x24, #16]
  40893c:	and	w13, w8, #0xfffffffe
  408940:	cmp	w14, w13
  408944:	add	x2, x6, x2
  408948:	b.ne	40896c <__fxstatat@plt+0x57bc>  // b.any
  40894c:	cmp	x1, x2
  408950:	b.ne	40896c <__fxstatat@plt+0x57bc>  // b.any
  408954:	add	x1, x6, x4
  408958:	str	x1, [x24, #8]
  40895c:	str	w8, [x24, #16]
  408960:	add	w3, w3, #0x1
  408964:	b	408890 <__fxstatat@plt+0x56e0>
  408968:	ldr	x2, [x19, #8]
  40896c:	cmp	x1, x2
  408970:	b.cs	408998 <__fxstatat@plt+0x57e8>  // b.hs, b.nlast
  408974:	sub	x6, x2, x1
  408978:	cmp	x4, x6
  40897c:	b.hi	4087d8 <__fxstatat@plt+0x5628>  // b.pmore
  408980:	add	x1, x1, x4
  408984:	str	x2, [x23, x7]
  408988:	sub	x1, x1, x2
  40898c:	sub	w3, w3, #0x1
  408990:	str	x1, [x5, #16]
  408994:	b	408960 <__fxstatat@plt+0x57b0>
  408998:	umull	x2, w21, w12
  40899c:	add	w21, w21, #0x1
  4089a0:	add	x24, x0, x2
  4089a4:	str	x1, [x0, x2]
  4089a8:	ldr	w1, [x5, #40]
  4089ac:	str	x4, [x24, #8]
  4089b0:	str	w1, [x24, #16]
  4089b4:	b	408960 <__fxstatat@plt+0x57b0>
  4089b8:	ldp	w2, w4, [x1, #16]
  4089bc:	mov	x3, x0
  4089c0:	ldr	w0, [x1]
  4089c4:	ldr	x1, [x1, #8]
  4089c8:	b	402a60 <linkat@plt>
  4089cc:	stp	x29, x30, [sp, #-48]!
  4089d0:	mov	x29, sp
  4089d4:	stp	x19, x20, [sp, #16]
  4089d8:	mov	x20, x0
  4089dc:	mov	x19, x1
  4089e0:	str	x21, [sp, #32]
  4089e4:	bl	409778 <__fxstatat@plt+0x65c8>
  4089e8:	sub	x21, x0, x20
  4089ec:	add	x0, x21, #0x9
  4089f0:	cmp	x0, #0x100
  4089f4:	b.ls	408a04 <__fxstatat@plt+0x5854>  // b.plast
  4089f8:	bl	402bd0 <malloc@plt>
  4089fc:	mov	x19, x0
  408a00:	cbz	x0, 408a20 <__fxstatat@plt+0x5870>
  408a04:	mov	x2, x21
  408a08:	mov	x1, x20
  408a0c:	mov	x0, x19
  408a10:	bl	402f40 <mempcpy@plt>
  408a14:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408a18:	add	x1, x1, #0x302
  408a1c:	bl	402fe0 <strcpy@plt>
  408a20:	mov	x0, x19
  408a24:	ldp	x19, x20, [sp, #16]
  408a28:	ldr	x21, [sp, #32]
  408a2c:	ldp	x29, x30, [sp], #48
  408a30:	ret
  408a34:	mov	x3, x1
  408a38:	mov	x2, x0
  408a3c:	ldr	w1, [x1, #8]
  408a40:	ldr	x0, [x3]
  408a44:	b	4030a0 <symlinkat@plt>
  408a48:	stp	x29, x30, [sp, #-368]!
  408a4c:	mov	x29, sp
  408a50:	stp	x19, x20, [sp, #16]
  408a54:	and	w20, w5, #0xff
  408a58:	mov	w19, w6
  408a5c:	stp	x21, x22, [sp, #32]
  408a60:	mov	w21, w2
  408a64:	mov	x22, x3
  408a68:	stp	x23, x24, [sp, #48]
  408a6c:	mov	x24, x1
  408a70:	mov	w23, w4
  408a74:	stp	x25, x26, [sp, #64]
  408a78:	mov	w25, w0
  408a7c:	tbz	w6, #31, 408a94 <__fxstatat@plt+0x58e4>
  408a80:	bl	402a60 <linkat@plt>
  408a84:	mov	w19, w0
  408a88:	cbz	w0, 408a94 <__fxstatat@plt+0x58e4>
  408a8c:	bl	403110 <__errno_location@plt>
  408a90:	ldr	w19, [x0]
  408a94:	cmp	w19, #0x11
  408a98:	eor	w20, w20, #0x1
  408a9c:	cset	w0, ne  // ne = any
  408aa0:	orr	w0, w0, w20
  408aa4:	cbnz	w0, 408ac8 <__fxstatat@plt+0x5918>
  408aa8:	add	x26, sp, #0x70
  408aac:	mov	x0, x22
  408ab0:	mov	x1, x26
  408ab4:	bl	4089cc <__fxstatat@plt+0x581c>
  408ab8:	mov	x20, x0
  408abc:	cbnz	x0, 408ae4 <__fxstatat@plt+0x5934>
  408ac0:	bl	403110 <__errno_location@plt>
  408ac4:	ldr	w19, [x0]
  408ac8:	mov	w0, w19
  408acc:	ldp	x19, x20, [sp, #16]
  408ad0:	ldp	x21, x22, [sp, #32]
  408ad4:	ldp	x23, x24, [sp, #48]
  408ad8:	ldp	x25, x26, [sp, #64]
  408adc:	ldp	x29, x30, [sp], #368
  408ae0:	ret
  408ae4:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  408ae8:	add	x2, sp, #0x58
  408aec:	add	x3, x3, #0x9b8
  408af0:	mov	x4, #0x6                   	// #6
  408af4:	mov	w1, #0x0                   	// #0
  408af8:	str	w25, [sp, #88]
  408afc:	str	x24, [sp, #96]
  408b00:	stp	w21, w23, [sp, #104]
  408b04:	bl	40c910 <__fxstatat@plt+0x9760>
  408b08:	cbz	w0, 408b28 <__fxstatat@plt+0x5978>
  408b0c:	bl	403110 <__errno_location@plt>
  408b10:	ldr	w19, [x0]
  408b14:	cmp	x20, x26
  408b18:	b.eq	408ac8 <__fxstatat@plt+0x5918>  // b.none
  408b1c:	mov	x0, x20
  408b20:	bl	402ee0 <free@plt>
  408b24:	b	408ac8 <__fxstatat@plt+0x5918>
  408b28:	mov	x3, x22
  408b2c:	mov	w2, w21
  408b30:	mov	x1, x20
  408b34:	mov	w0, w21
  408b38:	bl	402f30 <renameat@plt>
  408b3c:	cbz	w0, 408b5c <__fxstatat@plt+0x59ac>
  408b40:	bl	403110 <__errno_location@plt>
  408b44:	ldr	w19, [x0]
  408b48:	mov	x1, x20
  408b4c:	mov	w0, w21
  408b50:	mov	w2, #0x0                   	// #0
  408b54:	bl	402ac0 <unlinkat@plt>
  408b58:	b	408b14 <__fxstatat@plt+0x5964>
  408b5c:	mov	w19, #0xffffffff            	// #-1
  408b60:	b	408b48 <__fxstatat@plt+0x5998>
  408b64:	stp	x29, x30, [sp, #-336]!
  408b68:	mov	x29, sp
  408b6c:	stp	x19, x20, [sp, #16]
  408b70:	and	w20, w3, #0xff
  408b74:	mov	w19, w4
  408b78:	stp	x21, x22, [sp, #32]
  408b7c:	mov	w21, w1
  408b80:	mov	x22, x2
  408b84:	stp	x23, x24, [sp, #48]
  408b88:	mov	x23, x0
  408b8c:	tbz	w4, #31, 408ba4 <__fxstatat@plt+0x59f4>
  408b90:	bl	4030a0 <symlinkat@plt>
  408b94:	mov	w19, w0
  408b98:	cbz	w0, 408ba4 <__fxstatat@plt+0x59f4>
  408b9c:	bl	403110 <__errno_location@plt>
  408ba0:	ldr	w19, [x0]
  408ba4:	cmp	w19, #0x11
  408ba8:	eor	w20, w20, #0x1
  408bac:	cset	w0, ne  // ne = any
  408bb0:	orr	w0, w0, w20
  408bb4:	cbnz	w0, 408bd8 <__fxstatat@plt+0x5a28>
  408bb8:	add	x24, sp, #0x50
  408bbc:	mov	x0, x22
  408bc0:	mov	x1, x24
  408bc4:	bl	4089cc <__fxstatat@plt+0x581c>
  408bc8:	mov	x20, x0
  408bcc:	cbnz	x0, 408bf0 <__fxstatat@plt+0x5a40>
  408bd0:	bl	403110 <__errno_location@plt>
  408bd4:	ldr	w19, [x0]
  408bd8:	mov	w0, w19
  408bdc:	ldp	x19, x20, [sp, #16]
  408be0:	ldp	x21, x22, [sp, #32]
  408be4:	ldp	x23, x24, [sp, #48]
  408be8:	ldp	x29, x30, [sp], #336
  408bec:	ret
  408bf0:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  408bf4:	add	x2, sp, #0x40
  408bf8:	add	x3, x3, #0xa34
  408bfc:	mov	x4, #0x6                   	// #6
  408c00:	mov	w1, #0x0                   	// #0
  408c04:	str	x23, [sp, #64]
  408c08:	str	w21, [sp, #72]
  408c0c:	bl	40c910 <__fxstatat@plt+0x9760>
  408c10:	cbz	w0, 408c30 <__fxstatat@plt+0x5a80>
  408c14:	bl	403110 <__errno_location@plt>
  408c18:	ldr	w19, [x0]
  408c1c:	cmp	x20, x24
  408c20:	b.eq	408bd8 <__fxstatat@plt+0x5a28>  // b.none
  408c24:	mov	x0, x20
  408c28:	bl	402ee0 <free@plt>
  408c2c:	b	408bd8 <__fxstatat@plt+0x5a28>
  408c30:	mov	x3, x22
  408c34:	mov	w2, w21
  408c38:	mov	x1, x20
  408c3c:	mov	w0, w21
  408c40:	bl	402f30 <renameat@plt>
  408c44:	cbz	w0, 408c64 <__fxstatat@plt+0x5ab4>
  408c48:	bl	403110 <__errno_location@plt>
  408c4c:	ldr	w19, [x0]
  408c50:	mov	x1, x20
  408c54:	mov	w0, w21
  408c58:	mov	w2, #0x0                   	// #0
  408c5c:	bl	402ac0 <unlinkat@plt>
  408c60:	b	408c1c <__fxstatat@plt+0x5a6c>
  408c64:	mov	w19, #0xffffffff            	// #-1
  408c68:	b	408c1c <__fxstatat@plt+0x5a6c>
  408c6c:	stp	x29, x30, [sp, #-48]!
  408c70:	mov	x29, sp
  408c74:	stp	x19, x20, [sp, #16]
  408c78:	mov	x20, x0
  408c7c:	stp	x21, x22, [sp, #32]
  408c80:	mov	x21, x2
  408c84:	bl	40ac90 <__fxstatat@plt+0x7ae0>
  408c88:	mov	w19, w0
  408c8c:	cmn	w0, #0x2
  408c90:	b.eq	408cb0 <__fxstatat@plt+0x5b00>  // b.none
  408c94:	cmn	w0, #0x1
  408c98:	b.eq	408cdc <__fxstatat@plt+0x5b2c>  // b.none
  408c9c:	mov	w0, w19
  408ca0:	ldp	x19, x20, [sp, #16]
  408ca4:	ldp	x21, x22, [sp, #32]
  408ca8:	ldp	x29, x30, [sp], #48
  408cac:	ret
  408cb0:	bl	403110 <__errno_location@plt>
  408cb4:	ldr	w21, [x0]
  408cb8:	mov	x0, x20
  408cbc:	bl	40c1d8 <__fxstatat@plt+0x9028>
  408cc0:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  408cc4:	mov	x3, x0
  408cc8:	add	x2, x2, #0xe23
  408ccc:	mov	w1, w21
  408cd0:	mov	w0, #0x0                   	// #0
  408cd4:	bl	402a00 <error@plt>
  408cd8:	b	408c9c <__fxstatat@plt+0x5aec>
  408cdc:	bl	403110 <__errno_location@plt>
  408ce0:	ldr	w22, [x0]
  408ce4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408ce8:	add	x1, x1, #0x60
  408cec:	mov	w2, #0x5                   	// #5
  408cf0:	mov	x0, #0x0                   	// #0
  408cf4:	bl	403060 <dcgettext@plt>
  408cf8:	mov	x20, x0
  408cfc:	mov	x0, x21
  408d00:	bl	40c1d8 <__fxstatat@plt+0x9028>
  408d04:	mov	x2, x20
  408d08:	mov	x3, x0
  408d0c:	mov	w1, w22
  408d10:	b	408cd0 <__fxstatat@plt+0x5b20>
  408d14:	stp	x29, x30, [sp, #-48]!
  408d18:	mov	x29, sp
  408d1c:	stp	x19, x20, [sp, #16]
  408d20:	stp	x21, x22, [sp, #32]
  408d24:	mov	x21, x0
  408d28:	bl	40ace8 <__fxstatat@plt+0x7b38>
  408d2c:	mov	w19, w0
  408d30:	cbz	w0, 408d70 <__fxstatat@plt+0x5bc0>
  408d34:	bl	403110 <__errno_location@plt>
  408d38:	ldr	w22, [x0]
  408d3c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  408d40:	add	x1, x1, #0xe9a
  408d44:	mov	w2, #0x5                   	// #5
  408d48:	mov	x0, #0x0                   	// #0
  408d4c:	bl	403060 <dcgettext@plt>
  408d50:	mov	x20, x0
  408d54:	mov	x0, x21
  408d58:	bl	40c1d8 <__fxstatat@plt+0x9028>
  408d5c:	mov	x2, x20
  408d60:	mov	x3, x0
  408d64:	mov	w1, w22
  408d68:	mov	w0, #0x0                   	// #0
  408d6c:	bl	402a00 <error@plt>
  408d70:	mov	w0, w19
  408d74:	ldp	x19, x20, [sp, #16]
  408d78:	ldp	x21, x22, [sp, #32]
  408d7c:	ldp	x29, x30, [sp], #48
  408d80:	ret
  408d84:	stp	x29, x30, [sp, #-64]!
  408d88:	cmp	x1, #0x401
  408d8c:	mov	x29, sp
  408d90:	stp	x19, x20, [sp, #16]
  408d94:	mov	x19, #0x401                 	// #1025
  408d98:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  408d9c:	stp	x21, x22, [sp, #32]
  408da0:	mov	x22, x0
  408da4:	stp	x23, x24, [sp, #48]
  408da8:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
  408dac:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  408db0:	mov	x0, x19
  408db4:	bl	402bd0 <malloc@plt>
  408db8:	mov	x20, x0
  408dbc:	cbz	x0, 408e0c <__fxstatat@plt+0x5c5c>
  408dc0:	mov	x1, x0
  408dc4:	mov	x2, x19
  408dc8:	mov	x0, x22
  408dcc:	bl	402a70 <readlink@plt>
  408dd0:	mov	x21, x0
  408dd4:	tbz	x0, #63, 408e00 <__fxstatat@plt+0x5c50>
  408dd8:	bl	403110 <__errno_location@plt>
  408ddc:	ldr	w0, [x0]
  408de0:	cmp	w0, #0x22
  408de4:	b.eq	408e00 <__fxstatat@plt+0x5c50>  // b.none
  408de8:	mov	x0, x20
  408dec:	bl	402ee0 <free@plt>
  408df0:	mov	x20, #0x0                   	// #0
  408df4:	b	408e0c <__fxstatat@plt+0x5c5c>
  408df8:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  408dfc:	b	408db0 <__fxstatat@plt+0x5c00>
  408e00:	cmp	x19, x21
  408e04:	b.ls	408e24 <__fxstatat@plt+0x5c74>  // b.plast
  408e08:	strb	wzr, [x20, x21]
  408e0c:	mov	x0, x20
  408e10:	ldp	x19, x20, [sp, #16]
  408e14:	ldp	x21, x22, [sp, #32]
  408e18:	ldp	x23, x24, [sp, #48]
  408e1c:	ldp	x29, x30, [sp], #64
  408e20:	ret
  408e24:	mov	x0, x20
  408e28:	bl	402ee0 <free@plt>
  408e2c:	cmp	x19, x24
  408e30:	b.hi	408e3c <__fxstatat@plt+0x5c8c>  // b.pmore
  408e34:	lsl	x19, x19, #1
  408e38:	b	408db0 <__fxstatat@plt+0x5c00>
  408e3c:	cmp	x19, x23
  408e40:	b.ls	408df8 <__fxstatat@plt+0x5c48>  // b.plast
  408e44:	bl	403110 <__errno_location@plt>
  408e48:	mov	w1, #0xc                   	// #12
  408e4c:	str	w1, [x0]
  408e50:	b	408df0 <__fxstatat@plt+0x5c40>
  408e54:	stp	x29, x30, [sp, #-32]!
  408e58:	mov	x29, sp
  408e5c:	str	x19, [sp, #16]
  408e60:	cbnz	x0, 408eac <__fxstatat@plt+0x5cfc>
  408e64:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408e68:	add	x0, x0, #0x310
  408e6c:	bl	403120 <getenv@plt>
  408e70:	mov	x19, x0
  408e74:	cbz	x0, 408e90 <__fxstatat@plt+0x5ce0>
  408e78:	ldrb	w0, [x19]
  408e7c:	cbz	w0, 408e90 <__fxstatat@plt+0x5ce0>
  408e80:	mov	x0, x19
  408e84:	bl	409778 <__fxstatat@plt+0x65c8>
  408e88:	cmp	x19, x0
  408e8c:	b.eq	408e98 <__fxstatat@plt+0x5ce8>  // b.none
  408e90:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  408e94:	add	x19, x19, #0x328
  408e98:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  408e9c:	str	x19, [x0, #2344]
  408ea0:	ldr	x19, [sp, #16]
  408ea4:	ldp	x29, x30, [sp], #32
  408ea8:	ret
  408eac:	mov	x19, x0
  408eb0:	b	408e78 <__fxstatat@plt+0x5cc8>
  408eb4:	stp	x29, x30, [sp, #-208]!
  408eb8:	mov	x29, sp
  408ebc:	stp	x27, x28, [sp, #80]
  408ec0:	mov	x27, x1
  408ec4:	mov	w28, w2
  408ec8:	str	w0, [sp, #152]
  408ecc:	and	w0, w3, #0xff
  408ed0:	stp	x19, x20, [sp, #16]
  408ed4:	stp	x21, x22, [sp, #32]
  408ed8:	stp	x23, x24, [sp, #48]
  408edc:	stp	x25, x26, [sp, #64]
  408ee0:	str	w0, [sp, #156]
  408ee4:	mov	x0, x1
  408ee8:	bl	409778 <__fxstatat@plt+0x65c8>
  408eec:	sub	x23, x0, x27
  408ef0:	bl	4029c0 <strlen@plt>
  408ef4:	add	x22, x23, x0
  408ef8:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  408efc:	str	x0, [sp, #112]
  408f00:	ldr	x1, [x0, #2344]
  408f04:	cbnz	x1, 408f10 <__fxstatat@plt+0x5d60>
  408f08:	mov	x0, #0x0                   	// #0
  408f0c:	bl	408e54 <__fxstatat@plt+0x5ca4>
  408f10:	ldr	x0, [sp, #112]
  408f14:	ldr	x0, [x0, #2344]
  408f18:	bl	4029c0 <strlen@plt>
  408f1c:	add	x26, x0, #0x1
  408f20:	cmp	x26, #0x9
  408f24:	add	x1, x22, #0x1
  408f28:	add	x0, x22, #0x1
  408f2c:	str	x0, [sp, #144]
  408f30:	mov	x0, #0x9                   	// #9
  408f34:	csel	x0, x26, x0, cs  // cs = hs, nlast
  408f38:	add	x0, x0, x1
  408f3c:	str	x0, [sp, #120]
  408f40:	bl	402bd0 <malloc@plt>
  408f44:	mov	x19, x0
  408f48:	cbz	x0, 409388 <__fxstatat@plt+0x61d8>
  408f4c:	mov	w0, #0xffffffff            	// #-1
  408f50:	mov	x20, #0x0                   	// #0
  408f54:	mov	x21, #0x0                   	// #0
  408f58:	str	w0, [sp, #204]
  408f5c:	adrp	x0, 412000 <__fxstatat@plt+0xee50>
  408f60:	add	x0, x0, #0x72a
  408f64:	str	x0, [sp, #136]
  408f68:	ldr	x2, [sp, #144]
  408f6c:	mov	x1, x27
  408f70:	mov	x0, x19
  408f74:	bl	402990 <memcpy@plt>
  408f78:	cmp	w28, #0x1
  408f7c:	b.ne	409000 <__fxstatat@plt+0x5e50>  // b.any
  408f80:	ldr	x0, [sp, #112]
  408f84:	mov	x2, x26
  408f88:	ldr	x1, [x0, #2344]
  408f8c:	add	x0, x19, x22
  408f90:	bl	402990 <memcpy@plt>
  408f94:	ldr	w0, [sp, #156]
  408f98:	cbz	w0, 4093a8 <__fxstatat@plt+0x61f8>
  408f9c:	ldr	w0, [sp, #204]
  408fa0:	tbz	w0, #31, 408fb0 <__fxstatat@plt+0x5e00>
  408fa4:	mov	w0, #0xffffff9c            	// #-100
  408fa8:	mov	x23, #0x0                   	// #0
  408fac:	str	w0, [sp, #204]
  408fb0:	ldr	w2, [sp, #204]
  408fb4:	cmp	w28, #0x1
  408fb8:	cset	w4, ne  // ne = any
  408fbc:	add	x3, x19, x23
  408fc0:	mov	x1, x27
  408fc4:	mov	w0, #0xffffff9c            	// #-100
  408fc8:	bl	40c1e4 <__fxstatat@plt+0x9034>
  408fcc:	cbz	w0, 4093a8 <__fxstatat@plt+0x61f8>
  408fd0:	bl	403110 <__errno_location@plt>
  408fd4:	ldr	w25, [x0]
  408fd8:	mov	x24, x0
  408fdc:	cmp	w25, #0x11
  408fe0:	b.eq	408f68 <__fxstatat@plt+0x5db8>  // b.none
  408fe4:	cbz	x21, 408ff0 <__fxstatat@plt+0x5e40>
  408fe8:	mov	x0, x21
  408fec:	bl	402d60 <closedir@plt>
  408ff0:	mov	x0, x19
  408ff4:	bl	402ee0 <free@plt>
  408ff8:	str	w25, [x24]
  408ffc:	b	409384 <__fxstatat@plt+0x61d4>
  409000:	add	x25, x19, x23
  409004:	mov	x0, x25
  409008:	bl	4097c8 <__fxstatat@plt+0x6618>
  40900c:	str	x0, [sp, #96]
  409010:	cbz	x21, 409054 <__fxstatat@plt+0x5ea4>
  409014:	mov	w24, #0x2                   	// #2
  409018:	mov	x0, x21
  40901c:	bl	402e80 <rewinddir@plt>
  409020:	ldr	x0, [sp, #120]
  409024:	str	x0, [sp, #104]
  409028:	mov	x0, #0x1                   	// #1
  40902c:	str	x0, [sp, #128]
  409030:	ldr	x0, [sp, #96]
  409034:	add	x0, x0, #0x4
  409038:	str	x0, [sp, #160]
  40903c:	ldr	x0, [sp, #96]
  409040:	add	x0, x0, #0x2
  409044:	str	x0, [sp, #96]
  409048:	add	x0, x22, #0x4
  40904c:	str	x0, [sp, #168]
  409050:	b	4092c0 <__fxstatat@plt+0x6110>
  409054:	ldr	x1, [sp, #136]
  409058:	ldrh	w0, [x19, x23]
  40905c:	str	w0, [sp, #104]
  409060:	mov	x0, x25
  409064:	bl	402fe0 <strcpy@plt>
  409068:	ldr	w0, [sp, #152]
  40906c:	add	x3, sp, #0xcc
  409070:	mov	x1, x19
  409074:	mov	w2, #0x0                   	// #0
  409078:	bl	40ab68 <__fxstatat@plt+0x79b8>
  40907c:	mov	x21, x0
  409080:	cbnz	x0, 409150 <__fxstatat@plt+0x5fa0>
  409084:	bl	403110 <__errno_location@plt>
  409088:	ldr	w0, [x0]
  40908c:	cmp	w0, #0xc
  409090:	cset	w24, eq  // eq = none
  409094:	add	w24, w24, #0x2
  409098:	ldrh	w0, [sp, #104]
  40909c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4090a0:	strh	w0, [x25]
  4090a4:	add	x1, x1, #0x325
  4090a8:	ldr	x0, [sp, #96]
  4090ac:	add	x0, x25, x0
  4090b0:	bl	402fe0 <strcpy@plt>
  4090b4:	cbnz	x21, 409020 <__fxstatat@plt+0x5e70>
  4090b8:	cmp	w24, #0x2
  4090bc:	b.eq	4092f4 <__fxstatat@plt+0x6144>  // b.none
  4090c0:	cmp	w24, #0x3
  4090c4:	b.eq	409370 <__fxstatat@plt+0x61c0>  // b.none
  4090c8:	cmp	w24, #0x1
  4090cc:	b.ne	408f94 <__fxstatat@plt+0x5de4>  // b.any
  4090d0:	mov	x0, x19
  4090d4:	bl	409778 <__fxstatat@plt+0x65c8>
  4090d8:	mov	x24, x0
  4090dc:	bl	4097c8 <__fxstatat@plt+0x6618>
  4090e0:	str	x0, [sp, #96]
  4090e4:	cmp	x0, #0xe
  4090e8:	b.ls	408f94 <__fxstatat@plt+0x5de4>  // b.plast
  4090ec:	cbnz	x20, 40933c <__fxstatat@plt+0x618c>
  4090f0:	bl	403110 <__errno_location@plt>
  4090f4:	ldr	w20, [sp, #204]
  4090f8:	mov	x25, x0
  4090fc:	tbz	w20, #31, 409318 <__fxstatat@plt+0x6168>
  409100:	ldrh	w2, [x24]
  409104:	mov	x0, x24
  409108:	ldr	x1, [sp, #136]
  40910c:	str	w2, [sp, #104]
  409110:	bl	402fe0 <strcpy@plt>
  409114:	str	wzr, [x25]
  409118:	mov	w1, #0x3                   	// #3
  40911c:	mov	x0, x19
  409120:	bl	402b00 <pathconf@plt>
  409124:	ldr	w1, [x25]
  409128:	ldr	w2, [sp, #104]
  40912c:	cmp	w1, #0x0
  409130:	strh	w2, [x24]
  409134:	cset	x20, eq  // eq = none
  409138:	sub	x20, x0, x20
  40913c:	tbz	x20, #63, 40933c <__fxstatat@plt+0x618c>
  409140:	cmn	x20, #0x1
  409144:	b.eq	408f94 <__fxstatat@plt+0x5de4>  // b.none
  409148:	mov	x20, #0xe                   	// #14
  40914c:	b	409348 <__fxstatat@plt+0x6198>
  409150:	mov	w24, #0x2                   	// #2
  409154:	b	409098 <__fxstatat@plt+0x5ee8>
  409158:	add	x25, x0, #0x13
  40915c:	mov	x0, x25
  409160:	bl	4029c0 <strlen@plt>
  409164:	ldr	x1, [sp, #160]
  409168:	cmp	x0, x1
  40916c:	b.cc	4092c0 <__fxstatat@plt+0x6110>  // b.lo, b.ul, b.last
  409170:	ldr	x2, [sp, #96]
  409174:	mov	x1, x25
  409178:	add	x0, x19, x23
  40917c:	bl	402e20 <memcmp@plt>
  409180:	cbnz	w0, 4092c0 <__fxstatat@plt+0x6110>
  409184:	ldr	x0, [sp, #96]
  409188:	add	x6, x25, x0
  40918c:	ldrb	w1, [x25, x0]
  409190:	sub	w0, w1, #0x31
  409194:	and	w0, w0, #0xff
  409198:	cmp	w0, #0x8
  40919c:	b.hi	4092c0 <__fxstatat@plt+0x6110>  // b.pmore
  4091a0:	cmp	w1, #0x39
  4091a4:	mov	x25, #0x1                   	// #1
  4091a8:	cset	w3, eq  // eq = none
  4091ac:	ldrb	w0, [x6, x25]
  4091b0:	sub	w1, w0, #0x30
  4091b4:	cmp	w1, #0x9
  4091b8:	b.ls	4092d0 <__fxstatat@plt+0x6120>  // b.plast
  4091bc:	cmp	w0, #0x7e
  4091c0:	b.ne	4092c0 <__fxstatat@plt+0x6110>  // b.any
  4091c4:	add	x0, x6, x25
  4091c8:	ldrb	w0, [x0, #1]
  4091cc:	cbnz	w0, 4092c0 <__fxstatat@plt+0x6110>
  4091d0:	ldr	x0, [sp, #128]
  4091d4:	cmp	x25, x0
  4091d8:	b.hi	40920c <__fxstatat@plt+0x605c>  // b.pmore
  4091dc:	str	w3, [sp, #184]
  4091e0:	b.ne	4092c0 <__fxstatat@plt+0x6110>  // b.any
  4091e4:	add	x0, x22, #0x2
  4091e8:	mov	x1, x6
  4091ec:	mov	x2, x25
  4091f0:	add	x0, x19, x0
  4091f4:	str	x6, [sp, #176]
  4091f8:	bl	402e20 <memcmp@plt>
  4091fc:	ldr	w3, [sp, #184]
  409200:	cmp	w0, #0x0
  409204:	ldr	x6, [sp, #176]
  409208:	b.gt	4092c0 <__fxstatat@plt+0x6110>
  40920c:	and	x4, x3, #0xff
  409210:	mov	w24, w3
  409214:	add	x0, x25, x4
  409218:	str	x0, [sp, #128]
  40921c:	ldr	x0, [sp, #168]
  409220:	add	x1, x25, x4
  409224:	add	x3, x0, x1
  409228:	ldr	x0, [sp, #104]
  40922c:	cmp	x3, x0
  409230:	b.ls	4092e0 <__fxstatat@plt+0x6130>  // b.plast
  409234:	cmp	x3, #0x0
  409238:	lsl	x0, x3, #1
  40923c:	cset	x1, lt  // lt = tstop
  409240:	tbnz	x3, #62, 40924c <__fxstatat@plt+0x609c>
  409244:	cmp	x1, #0x0
  409248:	csel	x3, x3, x0, ne  // ne = any
  40924c:	mov	x1, x3
  409250:	mov	x0, x19
  409254:	str	x3, [sp, #104]
  409258:	stp	x6, x4, [sp, #176]
  40925c:	bl	402d10 <realloc@plt>
  409260:	cbz	x0, 409370 <__fxstatat@plt+0x61c0>
  409264:	ldp	x6, x4, [sp, #176]
  409268:	mov	x19, x0
  40926c:	ldr	x3, [sp, #104]
  409270:	add	x1, x19, x22
  409274:	add	x0, x1, #0x2
  409278:	mov	w2, #0x7e2e                	// #32302
  40927c:	add	x4, x0, x4
  409280:	strh	w2, [x19, x22]
  409284:	mov	w2, #0x30                  	// #48
  409288:	strb	w2, [x1, #2]
  40928c:	mov	x0, x4
  409290:	add	x2, x25, #0x2
  409294:	mov	x1, x6
  409298:	str	x3, [sp, #104]
  40929c:	bl	402990 <memcpy@plt>
  4092a0:	add	x0, x0, x25
  4092a4:	ldr	x3, [sp, #104]
  4092a8:	ldrb	w1, [x0, #-1]!
  4092ac:	cmp	w1, #0x39
  4092b0:	b.eq	4092e8 <__fxstatat@plt+0x6138>  // b.none
  4092b4:	add	w1, w1, #0x1
  4092b8:	strb	w1, [x0]
  4092bc:	str	x3, [sp, #104]
  4092c0:	mov	x0, x21
  4092c4:	bl	402d00 <readdir@plt>
  4092c8:	cbnz	x0, 409158 <__fxstatat@plt+0x5fa8>
  4092cc:	b	4090b8 <__fxstatat@plt+0x5f08>
  4092d0:	cmp	w0, #0x39
  4092d4:	add	x25, x25, #0x1
  4092d8:	csel	w3, w3, wzr, eq  // eq = none
  4092dc:	b	4091ac <__fxstatat@plt+0x5ffc>
  4092e0:	ldr	x3, [sp, #104]
  4092e4:	b	409270 <__fxstatat@plt+0x60c0>
  4092e8:	mov	w1, #0x30                  	// #48
  4092ec:	strb	w1, [x0]
  4092f0:	b	4092a8 <__fxstatat@plt+0x60f8>
  4092f4:	cmp	w28, #0x2
  4092f8:	b.ne	4090d0 <__fxstatat@plt+0x5f20>  // b.any
  4092fc:	ldr	x0, [sp, #112]
  409300:	mov	x2, x26
  409304:	mov	w28, #0x1                   	// #1
  409308:	ldr	x1, [x0, #2344]
  40930c:	add	x0, x19, x22
  409310:	bl	402990 <memcpy@plt>
  409314:	b	4090d0 <__fxstatat@plt+0x5f20>
  409318:	str	wzr, [x25]
  40931c:	mov	w0, w20
  409320:	mov	w1, #0x3                   	// #3
  409324:	bl	402df0 <fpathconf@plt>
  409328:	ldr	w1, [x25]
  40932c:	cmp	w1, #0x0
  409330:	cset	x20, eq  // eq = none
  409334:	sub	x20, x0, x20
  409338:	b	40913c <__fxstatat@plt+0x5f8c>
  40933c:	ldr	x0, [sp, #96]
  409340:	cmp	x0, x20
  409344:	b.ls	408f94 <__fxstatat@plt+0x5de4>  // b.plast
  409348:	add	x0, x19, x22
  40934c:	sub	x0, x0, x24
  409350:	cmp	x0, x20
  409354:	b.cc	40935c <__fxstatat@plt+0x61ac>  // b.lo, b.ul, b.last
  409358:	sub	x0, x20, #0x1
  40935c:	mov	w1, #0x7e                  	// #126
  409360:	strb	w1, [x24, x0]
  409364:	add	x24, x24, x0
  409368:	strb	wzr, [x24, #1]
  40936c:	b	408f94 <__fxstatat@plt+0x5de4>
  409370:	mov	x0, x19
  409374:	bl	402ee0 <free@plt>
  409378:	bl	403110 <__errno_location@plt>
  40937c:	mov	w1, #0xc                   	// #12
  409380:	str	w1, [x0]
  409384:	mov	x19, #0x0                   	// #0
  409388:	mov	x0, x19
  40938c:	ldp	x19, x20, [sp, #16]
  409390:	ldp	x21, x22, [sp, #32]
  409394:	ldp	x23, x24, [sp, #48]
  409398:	ldp	x25, x26, [sp, #64]
  40939c:	ldp	x27, x28, [sp, #80]
  4093a0:	ldp	x29, x30, [sp], #208
  4093a4:	ret
  4093a8:	cbz	x21, 409388 <__fxstatat@plt+0x61d8>
  4093ac:	mov	x0, x21
  4093b0:	bl	402d60 <closedir@plt>
  4093b4:	b	409388 <__fxstatat@plt+0x61d8>
  4093b8:	mov	w3, #0x1                   	// #1
  4093bc:	b	408eb4 <__fxstatat@plt+0x5d04>
  4093c0:	stp	x29, x30, [sp, #-16]!
  4093c4:	mov	w3, #0x0                   	// #0
  4093c8:	mov	x29, sp
  4093cc:	bl	408eb4 <__fxstatat@plt+0x5d04>
  4093d0:	cbnz	x0, 4093d8 <__fxstatat@plt+0x6228>
  4093d4:	bl	40dd3c <__fxstatat@plt+0xab8c>
  4093d8:	ldp	x29, x30, [sp], #16
  4093dc:	ret
  4093e0:	cbz	x1, 409428 <__fxstatat@plt+0x6278>
  4093e4:	ldrb	w2, [x1]
  4093e8:	cbz	w2, 409428 <__fxstatat@plt+0x6278>
  4093ec:	stp	x29, x30, [sp, #-32]!
  4093f0:	adrp	x2, 428000 <__fxstatat@plt+0x24e50>
  4093f4:	mov	x4, #0x4                   	// #4
  4093f8:	mov	x29, sp
  4093fc:	ldr	x5, [x2, #1192]
  409400:	str	x19, [sp, #16]
  409404:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  409408:	add	x19, x19, #0x368
  40940c:	mov	x3, x19
  409410:	add	x2, x19, #0x20
  409414:	bl	4105a0 <__fxstatat@plt+0xd3f0>
  409418:	ldr	w0, [x19, x0, lsl #2]
  40941c:	ldr	x19, [sp, #16]
  409420:	ldp	x29, x30, [sp], #32
  409424:	ret
  409428:	mov	w0, #0x2                   	// #2
  40942c:	ret
  409430:	cbz	x1, 409440 <__fxstatat@plt+0x6290>
  409434:	ldrb	w2, [x1]
  409438:	cbz	w2, 409440 <__fxstatat@plt+0x6290>
  40943c:	b	4093e0 <__fxstatat@plt+0x6230>
  409440:	stp	x29, x30, [sp, #-16]!
  409444:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  409448:	add	x0, x0, #0x32b
  40944c:	mov	x29, sp
  409450:	bl	403120 <getenv@plt>
  409454:	mov	x1, x0
  409458:	ldp	x29, x30, [sp], #16
  40945c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  409460:	add	x0, x0, #0x32a
  409464:	b	40943c <__fxstatat@plt+0x628c>
  409468:	mov	x3, x0
  40946c:	cbnz	x0, 409488 <__fxstatat@plt+0x62d8>
  409470:	cmp	x1, #0x0
  409474:	mov	x3, #0x2000                	// #8192
  409478:	csel	x3, x1, x3, ne  // ne = any
  40947c:	cmp	x3, x2
  409480:	csel	x0, x3, x2, ls  // ls = plast
  409484:	b	4094c0 <__fxstatat@plt+0x6310>
  409488:	cbz	x1, 40947c <__fxstatat@plt+0x62cc>
  40948c:	mov	x4, x1
  409490:	udiv	x6, x0, x4
  409494:	mov	x5, x4
  409498:	msub	x4, x6, x4, x0
  40949c:	mov	x0, x5
  4094a0:	cbnz	x4, 409490 <__fxstatat@plt+0x62e0>
  4094a4:	udiv	x4, x3, x5
  4094a8:	mul	x0, x1, x4
  4094ac:	cmp	x0, x2
  4094b0:	b.hi	40947c <__fxstatat@plt+0x62cc>  // b.pmore
  4094b4:	udiv	x1, x0, x1
  4094b8:	cmp	x1, x4
  4094bc:	b.ne	40947c <__fxstatat@plt+0x62cc>  // b.any
  4094c0:	ret
  4094c4:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  4094c8:	str	x0, [x1, #2352]
  4094cc:	ret
  4094d0:	stp	x29, x30, [sp, #-48]!
  4094d4:	mov	x29, sp
  4094d8:	stp	x19, x20, [sp, #16]
  4094dc:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  4094e0:	ldr	x20, [x19, #1240]
  4094e4:	str	x21, [sp, #32]
  4094e8:	mov	x0, x20
  4094ec:	bl	40e0c0 <__fxstatat@plt+0xaf10>
  4094f0:	cbnz	x0, 409568 <__fxstatat@plt+0x63b8>
  4094f4:	mov	w20, #0x0                   	// #0
  4094f8:	ldr	x0, [x19, #1240]
  4094fc:	bl	410680 <__fxstatat@plt+0xd4d0>
  409500:	cbnz	w0, 409508 <__fxstatat@plt+0x6358>
  409504:	cbz	w20, 4095ac <__fxstatat@plt+0x63fc>
  409508:	mov	w2, #0x5                   	// #5
  40950c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409510:	mov	x0, #0x0                   	// #0
  409514:	add	x1, x1, #0x3d0
  409518:	bl	403060 <dcgettext@plt>
  40951c:	mov	x19, x0
  409520:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  409524:	ldr	x20, [x0, #2352]
  409528:	bl	403110 <__errno_location@plt>
  40952c:	cbz	x20, 409590 <__fxstatat@plt+0x63e0>
  409530:	ldr	w21, [x0]
  409534:	mov	x0, x20
  409538:	bl	40c094 <__fxstatat@plt+0x8ee4>
  40953c:	mov	x3, x0
  409540:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  409544:	mov	x4, x19
  409548:	add	x2, x2, #0x3e3
  40954c:	mov	w1, w21
  409550:	mov	w0, #0x0                   	// #0
  409554:	bl	402a00 <error@plt>
  409558:	bl	4095d4 <__fxstatat@plt+0x6424>
  40955c:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  409560:	ldr	w0, [x0, #1096]
  409564:	bl	4029b0 <_exit@plt>
  409568:	mov	x0, x20
  40956c:	mov	w2, #0x1                   	// #1
  409570:	mov	x1, #0x0                   	// #0
  409574:	bl	40e100 <__fxstatat@plt+0xaf50>
  409578:	cbnz	w0, 4094f4 <__fxstatat@plt+0x6344>
  40957c:	ldr	x0, [x19, #1240]
  409580:	bl	40e078 <__fxstatat@plt+0xaec8>
  409584:	cmp	w0, #0x0
  409588:	cset	w20, ne  // ne = any
  40958c:	b	4094f8 <__fxstatat@plt+0x6348>
  409590:	ldr	w1, [x0]
  409594:	mov	x3, x19
  409598:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40959c:	mov	w0, #0x0                   	// #0
  4095a0:	add	x2, x2, #0xe23
  4095a4:	bl	402a00 <error@plt>
  4095a8:	b	409558 <__fxstatat@plt+0x63a8>
  4095ac:	ldp	x19, x20, [sp, #16]
  4095b0:	ldr	x21, [sp, #32]
  4095b4:	ldp	x29, x30, [sp], #48
  4095b8:	b	4095d4 <__fxstatat@plt+0x6424>
  4095bc:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  4095c0:	str	x0, [x1, #2360]
  4095c4:	ret
  4095c8:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  4095cc:	strb	w0, [x1, #2368]
  4095d0:	ret
  4095d4:	stp	x29, x30, [sp, #-48]!
  4095d8:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  4095dc:	mov	x29, sp
  4095e0:	ldr	x0, [x0, #1232]
  4095e4:	stp	x19, x20, [sp, #16]
  4095e8:	stp	x21, x22, [sp, #32]
  4095ec:	bl	410680 <__fxstatat@plt+0xd4d0>
  4095f0:	cbz	w0, 409684 <__fxstatat@plt+0x64d4>
  4095f4:	adrp	x21, 428000 <__fxstatat@plt+0x24e50>
  4095f8:	add	x0, x21, #0x938
  4095fc:	ldrb	w22, [x0, #8]
  409600:	bl	403110 <__errno_location@plt>
  409604:	mov	x19, x0
  409608:	cbz	w22, 409618 <__fxstatat@plt+0x6468>
  40960c:	ldr	w0, [x0]
  409610:	cmp	w0, #0x20
  409614:	b.eq	409684 <__fxstatat@plt+0x64d4>  // b.none
  409618:	mov	w2, #0x5                   	// #5
  40961c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409620:	mov	x0, #0x0                   	// #0
  409624:	add	x1, x1, #0x3ea
  409628:	bl	403060 <dcgettext@plt>
  40962c:	mov	x20, x0
  409630:	ldr	x0, [x21, #2360]
  409634:	cbz	x0, 409668 <__fxstatat@plt+0x64b8>
  409638:	ldr	w19, [x19]
  40963c:	bl	40c094 <__fxstatat@plt+0x8ee4>
  409640:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  409644:	mov	x3, x0
  409648:	mov	x4, x20
  40964c:	add	x2, x2, #0x3e3
  409650:	mov	w1, w19
  409654:	mov	w0, #0x0                   	// #0
  409658:	bl	402a00 <error@plt>
  40965c:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  409660:	ldr	w0, [x0, #1096]
  409664:	bl	4029b0 <_exit@plt>
  409668:	ldr	w1, [x19]
  40966c:	mov	x3, x20
  409670:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  409674:	mov	w0, #0x0                   	// #0
  409678:	add	x2, x2, #0xe23
  40967c:	bl	402a00 <error@plt>
  409680:	b	40965c <__fxstatat@plt+0x64ac>
  409684:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  409688:	ldr	x0, [x0, #1208]
  40968c:	bl	410680 <__fxstatat@plt+0xd4d0>
  409690:	cbnz	w0, 40965c <__fxstatat@plt+0x64ac>
  409694:	ldp	x19, x20, [sp, #16]
  409698:	ldp	x21, x22, [sp, #32]
  40969c:	ldp	x29, x30, [sp], #48
  4096a0:	ret
  4096a4:	stp	x29, x30, [sp, #-16]!
  4096a8:	mov	x29, sp
  4096ac:	bl	409710 <__fxstatat@plt+0x6560>
  4096b0:	cbnz	x0, 4096b8 <__fxstatat@plt+0x6508>
  4096b4:	bl	40dd3c <__fxstatat@plt+0xab8c>
  4096b8:	ldp	x29, x30, [sp], #16
  4096bc:	ret
  4096c0:	stp	x29, x30, [sp, #-32]!
  4096c4:	mov	x29, sp
  4096c8:	stp	x19, x20, [sp, #16]
  4096cc:	mov	x19, x0
  4096d0:	ldrb	w1, [x0]
  4096d4:	cmp	w1, #0x2f
  4096d8:	cset	x20, eq  // eq = none
  4096dc:	bl	409778 <__fxstatat@plt+0x65c8>
  4096e0:	sub	x0, x0, x19
  4096e4:	cmp	x0, x20
  4096e8:	b.hi	4096f8 <__fxstatat@plt+0x6548>  // b.pmore
  4096ec:	ldp	x19, x20, [sp, #16]
  4096f0:	ldp	x29, x30, [sp], #32
  4096f4:	ret
  4096f8:	sub	x1, x0, #0x1
  4096fc:	ldrb	w2, [x19, x1]
  409700:	cmp	w2, #0x2f
  409704:	b.ne	4096ec <__fxstatat@plt+0x653c>  // b.any
  409708:	mov	x0, x1
  40970c:	b	4096e4 <__fxstatat@plt+0x6534>
  409710:	stp	x29, x30, [sp, #-48]!
  409714:	mov	x29, sp
  409718:	stp	x19, x20, [sp, #16]
  40971c:	str	x21, [sp, #32]
  409720:	mov	x21, x0
  409724:	bl	4096c0 <__fxstatat@plt+0x6510>
  409728:	cmp	x0, #0x0
  40972c:	mov	x19, x0
  409730:	add	x0, x0, #0x1
  409734:	cinc	x0, x0, eq  // eq = none
  409738:	bl	402bd0 <malloc@plt>
  40973c:	mov	x20, x0
  409740:	cbz	x0, 409764 <__fxstatat@plt+0x65b4>
  409744:	mov	x2, x19
  409748:	mov	x1, x21
  40974c:	bl	402990 <memcpy@plt>
  409750:	cbnz	x19, 409760 <__fxstatat@plt+0x65b0>
  409754:	mov	w0, #0x2e                  	// #46
  409758:	mov	x19, #0x1                   	// #1
  40975c:	strb	w0, [x20]
  409760:	strb	wzr, [x20, x19]
  409764:	mov	x0, x20
  409768:	ldp	x19, x20, [sp, #16]
  40976c:	ldr	x21, [sp, #32]
  409770:	ldp	x29, x30, [sp], #48
  409774:	ret
  409778:	ldrb	w1, [x0]
  40977c:	cmp	w1, #0x2f
  409780:	b.eq	409798 <__fxstatat@plt+0x65e8>  // b.none
  409784:	mov	x1, x0
  409788:	mov	w2, #0x0                   	// #0
  40978c:	ldrb	w3, [x1]
  409790:	cbnz	w3, 4097a0 <__fxstatat@plt+0x65f0>
  409794:	ret
  409798:	add	x0, x0, #0x1
  40979c:	b	409778 <__fxstatat@plt+0x65c8>
  4097a0:	cmp	w3, #0x2f
  4097a4:	b.eq	4097b4 <__fxstatat@plt+0x6604>  // b.none
  4097a8:	cbnz	w2, 4097bc <__fxstatat@plt+0x660c>
  4097ac:	add	x1, x1, #0x1
  4097b0:	b	40978c <__fxstatat@plt+0x65dc>
  4097b4:	mov	w2, #0x1                   	// #1
  4097b8:	b	4097ac <__fxstatat@plt+0x65fc>
  4097bc:	mov	x0, x1
  4097c0:	mov	w2, #0x0                   	// #0
  4097c4:	b	4097ac <__fxstatat@plt+0x65fc>
  4097c8:	stp	x29, x30, [sp, #-32]!
  4097cc:	mov	x29, sp
  4097d0:	str	x19, [sp, #16]
  4097d4:	mov	x19, x0
  4097d8:	bl	4029c0 <strlen@plt>
  4097dc:	cmp	x0, #0x1
  4097e0:	b.ls	4097f4 <__fxstatat@plt+0x6644>  // b.plast
  4097e4:	sub	x1, x0, #0x1
  4097e8:	ldrb	w2, [x19, x1]
  4097ec:	cmp	w2, #0x2f
  4097f0:	b.eq	409800 <__fxstatat@plt+0x6650>  // b.none
  4097f4:	ldr	x19, [sp, #16]
  4097f8:	ldp	x29, x30, [sp], #32
  4097fc:	ret
  409800:	mov	x0, x1
  409804:	b	4097dc <__fxstatat@plt+0x662c>
  409808:	stp	x29, x30, [sp, #-32]!
  40980c:	mov	x29, sp
  409810:	str	x19, [sp, #16]
  409814:	mov	x19, x0
  409818:	bl	409778 <__fxstatat@plt+0x65c8>
  40981c:	ldrb	w1, [x0]
  409820:	cmp	w1, #0x0
  409824:	csel	x19, x19, x0, eq  // eq = none
  409828:	mov	x0, x19
  40982c:	bl	4097c8 <__fxstatat@plt+0x6618>
  409830:	ldrb	w1, [x19, x0]
  409834:	strb	wzr, [x19, x0]
  409838:	cmp	w1, #0x0
  40983c:	cset	w0, ne  // ne = any
  409840:	ldr	x19, [sp, #16]
  409844:	ldp	x29, x30, [sp], #32
  409848:	ret
  40984c:	b	402dd0 <posix_fadvise@plt>
  409850:	cbz	x0, 409880 <__fxstatat@plt+0x66d0>
  409854:	stp	x29, x30, [sp, #-32]!
  409858:	mov	x29, sp
  40985c:	str	x19, [sp, #16]
  409860:	mov	w19, w1
  409864:	bl	402b60 <fileno@plt>
  409868:	mov	w3, w19
  40986c:	mov	x2, #0x0                   	// #0
  409870:	ldr	x19, [sp, #16]
  409874:	mov	x1, #0x0                   	// #0
  409878:	ldp	x29, x30, [sp], #32
  40987c:	b	402dd0 <posix_fadvise@plt>
  409880:	ret
  409884:	stp	x29, x30, [sp, #-64]!
  409888:	mov	x29, sp
  40988c:	str	x2, [sp, #56]
  409890:	tbz	w1, #6, 4098c4 <__fxstatat@plt+0x6714>
  409894:	add	x2, sp, #0x40
  409898:	stp	x2, x2, [sp, #16]
  40989c:	add	x2, sp, #0x30
  4098a0:	str	x2, [sp, #32]
  4098a4:	mov	w2, #0xfffffff8            	// #-8
  4098a8:	str	w2, [sp, #40]
  4098ac:	ldr	w2, [sp, #56]
  4098b0:	str	wzr, [sp, #44]
  4098b4:	bl	402c00 <open@plt>
  4098b8:	bl	40cab8 <__fxstatat@plt+0x9908>
  4098bc:	ldp	x29, x30, [sp], #64
  4098c0:	ret
  4098c4:	mov	w2, #0x0                   	// #0
  4098c8:	b	4098b4 <__fxstatat@plt+0x6704>
  4098cc:	cbz	x0, 409954 <__fxstatat@plt+0x67a4>
  4098d0:	stp	x29, x30, [sp, #-48]!
  4098d4:	mov	x29, sp
  4098d8:	stp	x19, x20, [sp, #16]
  4098dc:	mov	x20, x0
  4098e0:	mov	x0, #0x18                  	// #24
  4098e4:	stp	x21, x22, [sp, #32]
  4098e8:	mov	x22, x1
  4098ec:	mov	x21, x2
  4098f0:	bl	40db48 <__fxstatat@plt+0xa998>
  4098f4:	mov	x19, x0
  4098f8:	mov	x0, x22
  4098fc:	bl	40dd14 <__fxstatat@plt+0xab64>
  409900:	mov	x1, x19
  409904:	str	x0, [x19]
  409908:	ldr	x0, [x21, #8]
  40990c:	str	x0, [x19, #8]
  409910:	ldr	x0, [x21]
  409914:	str	x0, [x19, #16]
  409918:	mov	x0, x20
  40991c:	bl	40a924 <__fxstatat@plt+0x7774>
  409920:	cbnz	x0, 409928 <__fxstatat@plt+0x6778>
  409924:	bl	40dd3c <__fxstatat@plt+0xab8c>
  409928:	cmp	x19, x0
  40992c:	b.eq	409944 <__fxstatat@plt+0x6794>  // b.none
  409930:	mov	x0, x19
  409934:	ldp	x19, x20, [sp, #16]
  409938:	ldp	x21, x22, [sp, #32]
  40993c:	ldp	x29, x30, [sp], #48
  409940:	b	40ab40 <__fxstatat@plt+0x7990>
  409944:	ldp	x19, x20, [sp, #16]
  409948:	ldp	x21, x22, [sp, #32]
  40994c:	ldp	x29, x30, [sp], #48
  409950:	ret
  409954:	ret
  409958:	cbz	x0, 409990 <__fxstatat@plt+0x67e0>
  40995c:	stp	x29, x30, [sp, #-48]!
  409960:	mov	x29, sp
  409964:	str	x1, [sp, #24]
  409968:	ldr	x1, [x2, #8]
  40996c:	str	x1, [sp, #32]
  409970:	ldr	x1, [x2]
  409974:	str	x1, [sp, #40]
  409978:	add	x1, sp, #0x18
  40997c:	bl	40a248 <__fxstatat@plt+0x7098>
  409980:	cmp	x0, #0x0
  409984:	cset	w0, ne  // ne = any
  409988:	ldp	x29, x30, [sp], #48
  40998c:	ret
  409990:	mov	w0, #0x0                   	// #0
  409994:	ret
  409998:	ldr	w1, [x0, #16]
  40999c:	and	w1, w1, #0xf000
  4099a0:	cmp	w1, #0x8, lsl #12
  4099a4:	b.ne	4099d0 <__fxstatat@plt+0x6820>  // b.any
  4099a8:	ldr	x0, [x0, #48]
  4099ac:	mov	w2, #0x5                   	// #5
  4099b0:	cbnz	x0, 4099c0 <__fxstatat@plt+0x6810>
  4099b4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4099b8:	add	x1, x1, #0x3f6
  4099bc:	b	403060 <dcgettext@plt>
  4099c0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4099c4:	add	x1, x1, #0x409
  4099c8:	mov	x0, #0x0                   	// #0
  4099cc:	b	4099bc <__fxstatat@plt+0x680c>
  4099d0:	cmp	w1, #0x4, lsl #12
  4099d4:	mov	w2, #0x5                   	// #5
  4099d8:	b.ne	4099e8 <__fxstatat@plt+0x6838>  // b.any
  4099dc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4099e0:	add	x1, x1, #0x23d
  4099e4:	b	4099c8 <__fxstatat@plt+0x6818>
  4099e8:	cmp	w1, #0xa, lsl #12
  4099ec:	b.ne	4099fc <__fxstatat@plt+0x684c>  // b.any
  4099f0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4099f4:	add	x1, x1, #0x416
  4099f8:	b	4099c8 <__fxstatat@plt+0x6818>
  4099fc:	cmp	w1, #0x6, lsl #12
  409a00:	b.ne	409a10 <__fxstatat@plt+0x6860>  // b.any
  409a04:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409a08:	add	x1, x1, #0x424
  409a0c:	b	4099c8 <__fxstatat@plt+0x6818>
  409a10:	cmp	w1, #0x2, lsl #12
  409a14:	b.ne	409a24 <__fxstatat@plt+0x6874>  // b.any
  409a18:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409a1c:	add	x1, x1, #0x437
  409a20:	b	4099c8 <__fxstatat@plt+0x6818>
  409a24:	cmp	w1, #0x1, lsl #12
  409a28:	b.ne	409a38 <__fxstatat@plt+0x6888>  // b.any
  409a2c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409a30:	add	x1, x1, #0x44e
  409a34:	b	4099c8 <__fxstatat@plt+0x6818>
  409a38:	cmp	w1, #0xc, lsl #12
  409a3c:	b.ne	409a4c <__fxstatat@plt+0x689c>  // b.any
  409a40:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409a44:	add	x1, x1, #0x453
  409a48:	b	4099c8 <__fxstatat@plt+0x6818>
  409a4c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409a50:	add	x1, x1, #0x45a
  409a54:	b	4099c8 <__fxstatat@plt+0x6818>
  409a58:	and	w2, w0, #0xf000
  409a5c:	cmp	w2, #0x8, lsl #12
  409a60:	b.eq	409b6c <__fxstatat@plt+0x69bc>  // b.none
  409a64:	cmp	w2, #0x4, lsl #12
  409a68:	b.eq	409b74 <__fxstatat@plt+0x69c4>  // b.none
  409a6c:	cmp	w2, #0x6, lsl #12
  409a70:	b.eq	409b7c <__fxstatat@plt+0x69cc>  // b.none
  409a74:	cmp	w2, #0x2, lsl #12
  409a78:	b.eq	409b84 <__fxstatat@plt+0x69d4>  // b.none
  409a7c:	cmp	w2, #0xa, lsl #12
  409a80:	b.eq	409b8c <__fxstatat@plt+0x69dc>  // b.none
  409a84:	cmp	w2, #0x1, lsl #12
  409a88:	b.eq	409b94 <__fxstatat@plt+0x69e4>  // b.none
  409a8c:	cmp	w2, #0xc, lsl #12
  409a90:	mov	w3, #0x3f                  	// #63
  409a94:	mov	w2, #0x73                  	// #115
  409a98:	csel	w2, w2, w3, eq  // eq = none
  409a9c:	tst	x0, #0x100
  409aa0:	mov	w3, #0x2d                  	// #45
  409aa4:	strb	w2, [x1]
  409aa8:	mov	w2, #0x72                  	// #114
  409aac:	csel	w2, w2, w3, ne  // ne = any
  409ab0:	tst	x0, #0x80
  409ab4:	strb	w2, [x1, #1]
  409ab8:	mov	w2, #0x77                  	// #119
  409abc:	csel	w2, w2, w3, ne  // ne = any
  409ac0:	strb	w2, [x1, #2]
  409ac4:	and	w2, w0, #0x40
  409ac8:	tbz	w0, #11, 409b9c <__fxstatat@plt+0x69ec>
  409acc:	cmp	w2, #0x0
  409ad0:	mov	w3, #0x53                  	// #83
  409ad4:	mov	w2, #0x73                  	// #115
  409ad8:	csel	w2, w2, w3, ne  // ne = any
  409adc:	tst	x0, #0x20
  409ae0:	mov	w3, #0x2d                  	// #45
  409ae4:	strb	w2, [x1, #3]
  409ae8:	mov	w2, #0x72                  	// #114
  409aec:	csel	w2, w2, w3, ne  // ne = any
  409af0:	tst	x0, #0x10
  409af4:	strb	w2, [x1, #4]
  409af8:	mov	w2, #0x77                  	// #119
  409afc:	csel	w2, w2, w3, ne  // ne = any
  409b00:	strb	w2, [x1, #5]
  409b04:	and	w2, w0, #0x8
  409b08:	tbz	w0, #10, 409ba8 <__fxstatat@plt+0x69f8>
  409b0c:	cmp	w2, #0x0
  409b10:	mov	w3, #0x53                  	// #83
  409b14:	mov	w2, #0x73                  	// #115
  409b18:	csel	w2, w2, w3, ne  // ne = any
  409b1c:	tst	x0, #0x4
  409b20:	mov	w3, #0x72                  	// #114
  409b24:	strb	w2, [x1, #6]
  409b28:	mov	w2, #0x2d                  	// #45
  409b2c:	csel	w3, w3, w2, ne  // ne = any
  409b30:	tst	x0, #0x2
  409b34:	strb	w3, [x1, #7]
  409b38:	mov	w3, #0x77                  	// #119
  409b3c:	csel	w3, w3, w2, ne  // ne = any
  409b40:	strb	w3, [x1, #8]
  409b44:	and	w3, w0, #0x1
  409b48:	tbz	w0, #9, 409bb4 <__fxstatat@plt+0x6a04>
  409b4c:	cmp	w3, #0x0
  409b50:	mov	w0, #0x74                  	// #116
  409b54:	mov	w2, #0x54                  	// #84
  409b58:	csel	w0, w0, w2, ne  // ne = any
  409b5c:	strb	w0, [x1, #9]
  409b60:	mov	w0, #0x20                  	// #32
  409b64:	strh	w0, [x1, #10]
  409b68:	ret
  409b6c:	mov	w2, #0x2d                  	// #45
  409b70:	b	409a9c <__fxstatat@plt+0x68ec>
  409b74:	mov	w2, #0x64                  	// #100
  409b78:	b	409a9c <__fxstatat@plt+0x68ec>
  409b7c:	mov	w2, #0x62                  	// #98
  409b80:	b	409a9c <__fxstatat@plt+0x68ec>
  409b84:	mov	w2, #0x63                  	// #99
  409b88:	b	409a9c <__fxstatat@plt+0x68ec>
  409b8c:	mov	w2, #0x6c                  	// #108
  409b90:	b	409a9c <__fxstatat@plt+0x68ec>
  409b94:	mov	w2, #0x70                  	// #112
  409b98:	b	409a9c <__fxstatat@plt+0x68ec>
  409b9c:	cmp	w2, #0x0
  409ba0:	mov	w2, #0x78                  	// #120
  409ba4:	b	409ad8 <__fxstatat@plt+0x6928>
  409ba8:	cmp	w2, #0x0
  409bac:	mov	w2, #0x78                  	// #120
  409bb0:	b	409b18 <__fxstatat@plt+0x6968>
  409bb4:	cmp	w3, #0x0
  409bb8:	mov	w0, #0x78                  	// #120
  409bbc:	b	409b58 <__fxstatat@plt+0x69a8>
  409bc0:	ldr	w0, [x0, #16]
  409bc4:	b	409a58 <__fxstatat@plt+0x68a8>
  409bc8:	stp	x29, x30, [sp, #-16]!
  409bcc:	mov	x29, sp
  409bd0:	bl	409be4 <__fxstatat@plt+0x6a34>
  409bd4:	cbnz	x0, 409bdc <__fxstatat@plt+0x6a2c>
  409bd8:	bl	40dd3c <__fxstatat@plt+0xab8c>
  409bdc:	ldp	x29, x30, [sp], #16
  409be0:	ret
  409be4:	stp	x29, x30, [sp, #-80]!
  409be8:	mov	x29, sp
  409bec:	stp	x19, x20, [sp, #16]
  409bf0:	stp	x21, x22, [sp, #32]
  409bf4:	mov	x21, x1
  409bf8:	mov	x22, x2
  409bfc:	stp	x23, x24, [sp, #48]
  409c00:	mov	x23, x0
  409c04:	stp	x25, x26, [sp, #64]
  409c08:	bl	409778 <__fxstatat@plt+0x65c8>
  409c0c:	mov	x19, x0
  409c10:	sub	x19, x19, x23
  409c14:	bl	4097c8 <__fxstatat@plt+0x6618>
  409c18:	mov	x20, x0
  409c1c:	add	x19, x19, x0
  409c20:	mov	x0, x21
  409c24:	bl	4029c0 <strlen@plt>
  409c28:	mov	x24, x0
  409c2c:	add	x0, x0, #0x1
  409c30:	cbz	x20, 409cb8 <__fxstatat@plt+0x6b08>
  409c34:	add	x1, x23, x19
  409c38:	ldurb	w1, [x1, #-1]
  409c3c:	cmp	w1, #0x2f
  409c40:	b.eq	409ccc <__fxstatat@plt+0x6b1c>  // b.none
  409c44:	ldrb	w1, [x21]
  409c48:	mov	w20, #0x2f                  	// #47
  409c4c:	cmp	w1, #0x2f
  409c50:	csel	w20, wzr, w20, eq  // eq = none
  409c54:	cmp	w20, #0x0
  409c58:	cinc	x1, x19, ne  // ne = any
  409c5c:	cset	x26, ne  // ne = any
  409c60:	add	x0, x1, x0
  409c64:	bl	402bd0 <malloc@plt>
  409c68:	mov	x25, x0
  409c6c:	cbz	x0, 409c9c <__fxstatat@plt+0x6aec>
  409c70:	mov	x2, x19
  409c74:	mov	x1, x23
  409c78:	bl	402f40 <mempcpy@plt>
  409c7c:	strb	w20, [x0]
  409c80:	add	x0, x0, x26
  409c84:	cbz	x22, 409c8c <__fxstatat@plt+0x6adc>
  409c88:	str	x0, [x22]
  409c8c:	mov	x2, x24
  409c90:	mov	x1, x21
  409c94:	bl	402f40 <mempcpy@plt>
  409c98:	strb	wzr, [x0]
  409c9c:	mov	x0, x25
  409ca0:	ldp	x19, x20, [sp, #16]
  409ca4:	ldp	x21, x22, [sp, #32]
  409ca8:	ldp	x23, x24, [sp, #48]
  409cac:	ldp	x25, x26, [sp, #64]
  409cb0:	ldp	x29, x30, [sp], #80
  409cb4:	ret
  409cb8:	ldrb	w1, [x21]
  409cbc:	mov	w20, #0x2e                  	// #46
  409cc0:	cmp	w1, #0x2f
  409cc4:	csel	w20, wzr, w20, ne  // ne = any
  409cc8:	b	409c54 <__fxstatat@plt+0x6aa4>
  409ccc:	mov	w20, #0x0                   	// #0
  409cd0:	b	409c54 <__fxstatat@plt+0x6aa4>
  409cd4:	stp	x29, x30, [sp, #-48]!
  409cd8:	mov	x29, sp
  409cdc:	stp	x19, x20, [sp, #16]
  409ce0:	mov	x20, x1
  409ce4:	mov	x19, x2
  409ce8:	stp	x21, x22, [sp, #32]
  409cec:	mov	w22, w0
  409cf0:	mov	x21, #0x0                   	// #0
  409cf4:	cbz	x19, 409d20 <__fxstatat@plt+0x6b70>
  409cf8:	mov	x2, x19
  409cfc:	mov	x1, x20
  409d00:	mov	w0, w22
  409d04:	bl	40c3ec <__fxstatat@plt+0x923c>
  409d08:	cmn	x0, #0x1
  409d0c:	b.eq	409d20 <__fxstatat@plt+0x6b70>  // b.none
  409d10:	cbnz	x0, 409d34 <__fxstatat@plt+0x6b84>
  409d14:	bl	403110 <__errno_location@plt>
  409d18:	mov	w1, #0x1c                  	// #28
  409d1c:	str	w1, [x0]
  409d20:	mov	x0, x21
  409d24:	ldp	x19, x20, [sp, #16]
  409d28:	ldp	x21, x22, [sp, #32]
  409d2c:	ldp	x29, x30, [sp], #48
  409d30:	ret
  409d34:	add	x21, x21, x0
  409d38:	add	x20, x20, x0
  409d3c:	sub	x19, x19, x0
  409d40:	b	409cf4 <__fxstatat@plt+0x6b44>
  409d44:	ror	x2, x0, #3
  409d48:	udiv	x0, x2, x1
  409d4c:	msub	x0, x0, x1, x2
  409d50:	ret
  409d54:	cmp	x1, x0
  409d58:	cset	w0, eq  // eq = none
  409d5c:	ret
  409d60:	ldrb	w2, [x1, #16]
  409d64:	cbnz	w2, 409d88 <__fxstatat@plt+0x6bd8>
  409d68:	ucvtf	s0, x0
  409d6c:	ldr	s1, [x1, #8]
  409d70:	mov	w0, #0x5f800000            	// #1602224128
  409d74:	fdiv	s0, s0, s1
  409d78:	fmov	s1, w0
  409d7c:	fcmpe	s0, s1
  409d80:	b.ge	409da0 <__fxstatat@plt+0x6bf0>  // b.tcont
  409d84:	fcvtzu	x0, s0
  409d88:	cmp	x0, #0xa
  409d8c:	mov	x1, #0xa                   	// #10
  409d90:	csel	x0, x0, x1, cs  // cs = hs, nlast
  409d94:	orr	x0, x0, #0x1
  409d98:	cmn	x0, #0x1
  409d9c:	b.ne	409dd0 <__fxstatat@plt+0x6c20>  // b.any
  409da0:	mov	x0, #0x0                   	// #0
  409da4:	b	409df0 <__fxstatat@plt+0x6c40>
  409da8:	add	x2, x1, #0x1
  409dac:	add	x1, x1, #0x2
  409db0:	add	x3, x3, x2, lsl #2
  409db4:	udiv	x2, x0, x1
  409db8:	cmp	x0, x3
  409dbc:	msub	x2, x2, x1, x0
  409dc0:	b.ls	409ddc <__fxstatat@plt+0x6c2c>  // b.plast
  409dc4:	cbnz	x2, 409da8 <__fxstatat@plt+0x6bf8>
  409dc8:	add	x0, x0, #0x2
  409dcc:	b	409d98 <__fxstatat@plt+0x6be8>
  409dd0:	mov	x3, #0x9                   	// #9
  409dd4:	mov	x1, #0x3                   	// #3
  409dd8:	b	409db4 <__fxstatat@plt+0x6c04>
  409ddc:	cbz	x2, 409dc8 <__fxstatat@plt+0x6c18>
  409de0:	cmp	xzr, x0, lsr #61
  409de4:	cset	x1, ne  // ne = any
  409de8:	tbnz	x0, #60, 409da0 <__fxstatat@plt+0x6bf0>
  409dec:	cbnz	x1, 409da0 <__fxstatat@plt+0x6bf0>
  409df0:	ret
  409df4:	stp	x29, x30, [sp, #-32]!
  409df8:	mov	x29, sp
  409dfc:	str	x19, [sp, #16]
  409e00:	mov	x19, x0
  409e04:	mov	x0, x1
  409e08:	ldr	x1, [x19, #16]
  409e0c:	ldr	x2, [x19, #48]
  409e10:	blr	x2
  409e14:	ldr	x1, [x19, #16]
  409e18:	cmp	x1, x0
  409e1c:	b.hi	409e24 <__fxstatat@plt+0x6c74>  // b.pmore
  409e20:	bl	402dc0 <abort@plt>
  409e24:	ldr	x1, [x19]
  409e28:	ldr	x19, [sp, #16]
  409e2c:	add	x0, x1, x0, lsl #4
  409e30:	ldp	x29, x30, [sp], #32
  409e34:	ret
  409e38:	stp	x29, x30, [sp, #-64]!
  409e3c:	mov	x29, sp
  409e40:	stp	x21, x22, [sp, #32]
  409e44:	mov	x22, x2
  409e48:	mov	x21, x1
  409e4c:	stp	x19, x20, [sp, #16]
  409e50:	mov	x20, x0
  409e54:	str	x23, [sp, #48]
  409e58:	and	w23, w3, #0xff
  409e5c:	bl	409df4 <__fxstatat@plt+0x6c44>
  409e60:	str	x0, [x22]
  409e64:	ldr	x1, [x0]
  409e68:	cbnz	x1, 409e84 <__fxstatat@plt+0x6cd4>
  409e6c:	mov	x0, #0x0                   	// #0
  409e70:	ldp	x19, x20, [sp, #16]
  409e74:	ldp	x21, x22, [sp, #32]
  409e78:	ldr	x23, [sp, #48]
  409e7c:	ldp	x29, x30, [sp], #64
  409e80:	ret
  409e84:	mov	x19, x0
  409e88:	cmp	x1, x21
  409e8c:	b.eq	409ea4 <__fxstatat@plt+0x6cf4>  // b.none
  409e90:	ldr	x2, [x20, #56]
  409e94:	mov	x0, x21
  409e98:	blr	x2
  409e9c:	tst	w0, #0xff
  409ea0:	b.eq	409ef0 <__fxstatat@plt+0x6d40>  // b.none
  409ea4:	ldr	x0, [x19]
  409ea8:	cbz	w23, 409e70 <__fxstatat@plt+0x6cc0>
  409eac:	ldr	x1, [x19, #8]
  409eb0:	cbz	x1, 409ed0 <__fxstatat@plt+0x6d20>
  409eb4:	ldp	x2, x3, [x1]
  409eb8:	stp	x2, x3, [x19]
  409ebc:	str	xzr, [x1]
  409ec0:	ldr	x2, [x20, #72]
  409ec4:	str	x2, [x1, #8]
  409ec8:	str	x1, [x20, #72]
  409ecc:	b	409e70 <__fxstatat@plt+0x6cc0>
  409ed0:	str	xzr, [x19]
  409ed4:	b	409e70 <__fxstatat@plt+0x6cc0>
  409ed8:	ldr	x2, [x20, #56]
  409edc:	mov	x0, x21
  409ee0:	blr	x2
  409ee4:	tst	w0, #0xff
  409ee8:	b.ne	409f04 <__fxstatat@plt+0x6d54>  // b.any
  409eec:	ldr	x19, [x19, #8]
  409ef0:	ldr	x0, [x19, #8]
  409ef4:	cbz	x0, 409e6c <__fxstatat@plt+0x6cbc>
  409ef8:	ldr	x1, [x0]
  409efc:	cmp	x1, x21
  409f00:	b.ne	409ed8 <__fxstatat@plt+0x6d28>  // b.any
  409f04:	ldr	x1, [x19, #8]
  409f08:	ldr	x0, [x1]
  409f0c:	cbz	w23, 409e70 <__fxstatat@plt+0x6cc0>
  409f10:	ldr	x2, [x1, #8]
  409f14:	str	x2, [x19, #8]
  409f18:	b	409ebc <__fxstatat@plt+0x6d0c>
  409f1c:	ldr	x1, [x0]
  409f20:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  409f24:	add	x2, x2, #0x4d4
  409f28:	cmp	x1, x2
  409f2c:	b.eq	409fac <__fxstatat@plt+0x6dfc>  // b.none
  409f30:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  409f34:	ldr	s1, [x1, #8]
  409f38:	ldr	s2, [x3, #1232]
  409f3c:	fcmpe	s1, s2
  409f40:	b.le	409fa0 <__fxstatat@plt+0x6df0>
  409f44:	mov	w3, #0x6666                	// #26214
  409f48:	movk	w3, #0x3f66, lsl #16
  409f4c:	fmov	s0, w3
  409f50:	fcmpe	s1, s0
  409f54:	b.pl	409fa0 <__fxstatat@plt+0x6df0>  // b.nfrst
  409f58:	mov	w3, #0xcccd                	// #52429
  409f5c:	ldr	s3, [x1, #12]
  409f60:	movk	w3, #0x3f8c, lsl #16
  409f64:	fmov	s0, w3
  409f68:	fcmpe	s3, s0
  409f6c:	b.le	409fa0 <__fxstatat@plt+0x6df0>
  409f70:	ldr	s0, [x1]
  409f74:	fcmpe	s0, #0.0
  409f78:	b.lt	409fa0 <__fxstatat@plt+0x6df0>  // b.tstop
  409f7c:	fadd	s0, s0, s2
  409f80:	ldr	s2, [x1, #4]
  409f84:	fcmpe	s0, s2
  409f88:	b.pl	409fa0 <__fxstatat@plt+0x6df0>  // b.nfrst
  409f8c:	fmov	s3, #1.000000000000000000e+00
  409f90:	fcmpe	s2, s3
  409f94:	b.hi	409fa0 <__fxstatat@plt+0x6df0>  // b.pmore
  409f98:	fcmpe	s1, s0
  409f9c:	b.gt	409fac <__fxstatat@plt+0x6dfc>
  409fa0:	str	x2, [x0]
  409fa4:	mov	w0, #0x0                   	// #0
  409fa8:	ret
  409fac:	mov	w0, #0x1                   	// #1
  409fb0:	b	409fa8 <__fxstatat@plt+0x6df8>
  409fb4:	stp	x29, x30, [sp, #-64]!
  409fb8:	mov	x29, sp
  409fbc:	stp	x21, x22, [sp, #32]
  409fc0:	mov	x22, x1
  409fc4:	ldr	x21, [x1]
  409fc8:	stp	x19, x20, [sp, #16]
  409fcc:	mov	x19, x0
  409fd0:	stp	x23, x24, [sp, #48]
  409fd4:	and	w23, w2, #0xff
  409fd8:	ldr	x0, [x22, #8]
  409fdc:	cmp	x0, x21
  409fe0:	b.hi	409fec <__fxstatat@plt+0x6e3c>  // b.pmore
  409fe4:	mov	w23, #0x1                   	// #1
  409fe8:	b	40a0b4 <__fxstatat@plt+0x6f04>
  409fec:	ldr	x0, [x21]
  409ff0:	cbz	x0, 40a04c <__fxstatat@plt+0x6e9c>
  409ff4:	ldr	x20, [x21, #8]
  409ff8:	cbnz	x20, 40a054 <__fxstatat@plt+0x6ea4>
  409ffc:	str	xzr, [x21, #8]
  40a000:	ldr	x24, [x21]
  40a004:	cbnz	w23, 40a04c <__fxstatat@plt+0x6e9c>
  40a008:	mov	x1, x24
  40a00c:	mov	x0, x19
  40a010:	bl	409df4 <__fxstatat@plt+0x6c44>
  40a014:	mov	x20, x0
  40a018:	ldr	x0, [x0]
  40a01c:	cbz	x0, 40a0cc <__fxstatat@plt+0x6f1c>
  40a020:	ldr	x0, [x19, #72]
  40a024:	cbz	x0, 40a0a8 <__fxstatat@plt+0x6ef8>
  40a028:	ldr	x1, [x0, #8]
  40a02c:	str	x1, [x19, #72]
  40a030:	ldr	x1, [x20, #8]
  40a034:	stp	x24, x1, [x0]
  40a038:	str	x0, [x20, #8]
  40a03c:	ldr	x0, [x22, #24]
  40a040:	str	xzr, [x21]
  40a044:	sub	x0, x0, #0x1
  40a048:	str	x0, [x22, #24]
  40a04c:	add	x21, x21, #0x10
  40a050:	b	409fd8 <__fxstatat@plt+0x6e28>
  40a054:	ldr	x24, [x20]
  40a058:	mov	x0, x19
  40a05c:	mov	x1, x24
  40a060:	bl	409df4 <__fxstatat@plt+0x6c44>
  40a064:	ldr	x2, [x0]
  40a068:	ldr	x1, [x20, #8]
  40a06c:	cbz	x2, 40a084 <__fxstatat@plt+0x6ed4>
  40a070:	ldr	x2, [x0, #8]
  40a074:	str	x2, [x20, #8]
  40a078:	str	x20, [x0, #8]
  40a07c:	mov	x20, x1
  40a080:	b	409ff8 <__fxstatat@plt+0x6e48>
  40a084:	str	x24, [x0]
  40a088:	ldr	x0, [x19, #24]
  40a08c:	add	x0, x0, #0x1
  40a090:	str	x0, [x19, #24]
  40a094:	str	xzr, [x20]
  40a098:	ldr	x0, [x19, #72]
  40a09c:	str	x0, [x20, #8]
  40a0a0:	str	x20, [x19, #72]
  40a0a4:	b	40a07c <__fxstatat@plt+0x6ecc>
  40a0a8:	mov	x0, #0x10                  	// #16
  40a0ac:	bl	402bd0 <malloc@plt>
  40a0b0:	cbnz	x0, 40a030 <__fxstatat@plt+0x6e80>
  40a0b4:	mov	w0, w23
  40a0b8:	ldp	x19, x20, [sp, #16]
  40a0bc:	ldp	x21, x22, [sp, #32]
  40a0c0:	ldp	x23, x24, [sp, #48]
  40a0c4:	ldp	x29, x30, [sp], #64
  40a0c8:	ret
  40a0cc:	ldr	x0, [x19, #24]
  40a0d0:	str	x24, [x20]
  40a0d4:	add	x0, x0, #0x1
  40a0d8:	str	x0, [x19, #24]
  40a0dc:	b	40a03c <__fxstatat@plt+0x6e8c>
  40a0e0:	ldr	x0, [x0, #16]
  40a0e4:	ret
  40a0e8:	ldr	x0, [x0, #24]
  40a0ec:	ret
  40a0f0:	ldr	x0, [x0, #32]
  40a0f4:	ret
  40a0f8:	ldp	x1, x4, [x0]
  40a0fc:	mov	x0, #0x0                   	// #0
  40a100:	cmp	x4, x1
  40a104:	b.hi	40a10c <__fxstatat@plt+0x6f5c>  // b.pmore
  40a108:	ret
  40a10c:	ldr	x2, [x1]
  40a110:	cbz	x2, 40a134 <__fxstatat@plt+0x6f84>
  40a114:	mov	x3, x1
  40a118:	mov	x2, #0x1                   	// #1
  40a11c:	b	40a124 <__fxstatat@plt+0x6f74>
  40a120:	add	x2, x2, #0x1
  40a124:	ldr	x3, [x3, #8]
  40a128:	cbnz	x3, 40a120 <__fxstatat@plt+0x6f70>
  40a12c:	cmp	x0, x2
  40a130:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40a134:	add	x1, x1, #0x10
  40a138:	b	40a100 <__fxstatat@plt+0x6f50>
  40a13c:	ldp	x2, x5, [x0]
  40a140:	mov	x1, #0x0                   	// #0
  40a144:	mov	x3, #0x0                   	// #0
  40a148:	cmp	x5, x2
  40a14c:	b.hi	40a16c <__fxstatat@plt+0x6fbc>  // b.pmore
  40a150:	ldr	x2, [x0, #24]
  40a154:	cmp	x2, x3
  40a158:	b.ne	40a198 <__fxstatat@plt+0x6fe8>  // b.any
  40a15c:	ldr	x0, [x0, #32]
  40a160:	cmp	x0, x1
  40a164:	cset	w0, eq  // eq = none
  40a168:	ret
  40a16c:	ldr	x4, [x2]
  40a170:	cbz	x4, 40a188 <__fxstatat@plt+0x6fd8>
  40a174:	add	x3, x3, #0x1
  40a178:	add	x1, x1, #0x1
  40a17c:	mov	x4, x2
  40a180:	ldr	x4, [x4, #8]
  40a184:	cbnz	x4, 40a190 <__fxstatat@plt+0x6fe0>
  40a188:	add	x2, x2, #0x10
  40a18c:	b	40a148 <__fxstatat@plt+0x6f98>
  40a190:	add	x1, x1, #0x1
  40a194:	b	40a180 <__fxstatat@plt+0x6fd0>
  40a198:	mov	w0, #0x0                   	// #0
  40a19c:	b	40a168 <__fxstatat@plt+0x6fb8>
  40a1a0:	stp	x29, x30, [sp, #-48]!
  40a1a4:	mov	x5, x0
  40a1a8:	mov	x29, sp
  40a1ac:	stp	x19, x20, [sp, #16]
  40a1b0:	mov	x19, x1
  40a1b4:	stp	x21, x22, [sp, #32]
  40a1b8:	ldp	x20, x22, [x0, #16]
  40a1bc:	bl	40a0f8 <__fxstatat@plt+0x6f48>
  40a1c0:	ldr	x3, [x5, #32]
  40a1c4:	mov	x21, x0
  40a1c8:	mov	w1, #0x1                   	// #1
  40a1cc:	mov	x0, x19
  40a1d0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40a1d4:	add	x2, x2, #0x465
  40a1d8:	bl	402e50 <__fprintf_chk@plt>
  40a1dc:	mov	x3, x20
  40a1e0:	mov	x0, x19
  40a1e4:	mov	w1, #0x1                   	// #1
  40a1e8:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40a1ec:	add	x2, x2, #0x47d
  40a1f0:	bl	402e50 <__fprintf_chk@plt>
  40a1f4:	ucvtf	d1, x22
  40a1f8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a1fc:	fmov	d0, x0
  40a200:	mov	x3, x22
  40a204:	mov	x0, x19
  40a208:	mov	w1, #0x1                   	// #1
  40a20c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40a210:	add	x2, x2, #0x495
  40a214:	fmul	d1, d1, d0
  40a218:	ucvtf	d0, x20
  40a21c:	fdiv	d0, d1, d0
  40a220:	bl	402e50 <__fprintf_chk@plt>
  40a224:	mov	x3, x21
  40a228:	mov	x0, x19
  40a22c:	ldp	x19, x20, [sp, #16]
  40a230:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40a234:	ldp	x21, x22, [sp, #32]
  40a238:	add	x2, x2, #0x4b6
  40a23c:	ldp	x29, x30, [sp], #48
  40a240:	mov	w1, #0x1                   	// #1
  40a244:	b	402e50 <__fprintf_chk@plt>
  40a248:	stp	x29, x30, [sp, #-48]!
  40a24c:	mov	x29, sp
  40a250:	stp	x19, x20, [sp, #16]
  40a254:	mov	x20, x1
  40a258:	str	x21, [sp, #32]
  40a25c:	mov	x21, x0
  40a260:	bl	409df4 <__fxstatat@plt+0x6c44>
  40a264:	mov	x19, x0
  40a268:	ldr	x0, [x0]
  40a26c:	cbz	x0, 40a2ac <__fxstatat@plt+0x70fc>
  40a270:	ldr	x1, [x19]
  40a274:	cmp	x1, x20
  40a278:	b.ne	40a290 <__fxstatat@plt+0x70e0>  // b.any
  40a27c:	ldr	x0, [x19]
  40a280:	ldp	x19, x20, [sp, #16]
  40a284:	ldr	x21, [sp, #32]
  40a288:	ldp	x29, x30, [sp], #48
  40a28c:	ret
  40a290:	ldr	x2, [x21, #56]
  40a294:	mov	x0, x20
  40a298:	blr	x2
  40a29c:	tst	w0, #0xff
  40a2a0:	b.ne	40a27c <__fxstatat@plt+0x70cc>  // b.any
  40a2a4:	ldr	x19, [x19, #8]
  40a2a8:	cbnz	x19, 40a270 <__fxstatat@plt+0x70c0>
  40a2ac:	mov	x0, #0x0                   	// #0
  40a2b0:	b	40a280 <__fxstatat@plt+0x70d0>
  40a2b4:	ldr	x1, [x0, #32]
  40a2b8:	cbz	x1, 40a2e4 <__fxstatat@plt+0x7134>
  40a2bc:	ldp	x1, x2, [x0]
  40a2c0:	cmp	x2, x1
  40a2c4:	b.hi	40a2d4 <__fxstatat@plt+0x7124>  // b.pmore
  40a2c8:	stp	x29, x30, [sp, #-16]!
  40a2cc:	mov	x29, sp
  40a2d0:	bl	402dc0 <abort@plt>
  40a2d4:	ldr	x0, [x1]
  40a2d8:	cbnz	x0, 40a2e8 <__fxstatat@plt+0x7138>
  40a2dc:	add	x1, x1, #0x10
  40a2e0:	b	40a2c0 <__fxstatat@plt+0x7110>
  40a2e4:	mov	x0, #0x0                   	// #0
  40a2e8:	ret
  40a2ec:	stp	x29, x30, [sp, #-32]!
  40a2f0:	mov	x29, sp
  40a2f4:	stp	x19, x20, [sp, #16]
  40a2f8:	mov	x19, x0
  40a2fc:	mov	x20, x1
  40a300:	bl	409df4 <__fxstatat@plt+0x6c44>
  40a304:	mov	x2, x0
  40a308:	mov	x3, x0
  40a30c:	ldp	x0, x3, [x3]
  40a310:	cmp	x0, x20
  40a314:	b.ne	40a32c <__fxstatat@plt+0x717c>  // b.any
  40a318:	cbz	x3, 40a330 <__fxstatat@plt+0x7180>
  40a31c:	ldr	x0, [x3]
  40a320:	ldp	x19, x20, [sp, #16]
  40a324:	ldp	x29, x30, [sp], #32
  40a328:	ret
  40a32c:	cbnz	x3, 40a30c <__fxstatat@plt+0x715c>
  40a330:	ldr	x1, [x19, #8]
  40a334:	add	x2, x2, #0x10
  40a338:	cmp	x1, x2
  40a33c:	b.hi	40a348 <__fxstatat@plt+0x7198>  // b.pmore
  40a340:	mov	x0, #0x0                   	// #0
  40a344:	b	40a320 <__fxstatat@plt+0x7170>
  40a348:	ldr	x0, [x2]
  40a34c:	cbz	x0, 40a334 <__fxstatat@plt+0x7184>
  40a350:	b	40a320 <__fxstatat@plt+0x7170>
  40a354:	mov	x4, x0
  40a358:	sub	x1, x1, #0x8
  40a35c:	mov	x0, #0x0                   	// #0
  40a360:	ldr	x3, [x4]
  40a364:	ldr	x5, [x4, #8]
  40a368:	cmp	x5, x3
  40a36c:	b.hi	40a374 <__fxstatat@plt+0x71c4>  // b.pmore
  40a370:	ret
  40a374:	ldr	x5, [x3]
  40a378:	cbz	x5, 40a39c <__fxstatat@plt+0x71ec>
  40a37c:	mov	x5, x3
  40a380:	cmp	x2, x0
  40a384:	b.ls	40a370 <__fxstatat@plt+0x71c0>  // b.plast
  40a388:	add	x0, x0, #0x1
  40a38c:	ldr	x6, [x5]
  40a390:	str	x6, [x1, x0, lsl #3]
  40a394:	ldr	x5, [x5, #8]
  40a398:	cbnz	x5, 40a380 <__fxstatat@plt+0x71d0>
  40a39c:	add	x3, x3, #0x10
  40a3a0:	b	40a364 <__fxstatat@plt+0x71b4>
  40a3a4:	stp	x29, x30, [sp, #-64]!
  40a3a8:	mov	x29, sp
  40a3ac:	stp	x19, x20, [sp, #16]
  40a3b0:	mov	x20, x0
  40a3b4:	ldr	x19, [x0]
  40a3b8:	stp	x23, x24, [sp, #48]
  40a3bc:	mov	x23, x1
  40a3c0:	mov	x24, x2
  40a3c4:	stp	x21, x22, [sp, #32]
  40a3c8:	mov	x22, #0x0                   	// #0
  40a3cc:	ldr	x0, [x20, #8]
  40a3d0:	cmp	x0, x19
  40a3d4:	b.hi	40a3f0 <__fxstatat@plt+0x7240>  // b.pmore
  40a3d8:	mov	x0, x22
  40a3dc:	ldp	x19, x20, [sp, #16]
  40a3e0:	ldp	x21, x22, [sp, #32]
  40a3e4:	ldp	x23, x24, [sp, #48]
  40a3e8:	ldp	x29, x30, [sp], #64
  40a3ec:	ret
  40a3f0:	ldr	x0, [x19]
  40a3f4:	cbz	x0, 40a41c <__fxstatat@plt+0x726c>
  40a3f8:	mov	x21, x19
  40a3fc:	ldr	x0, [x21]
  40a400:	mov	x1, x24
  40a404:	blr	x23
  40a408:	tst	w0, #0xff
  40a40c:	b.eq	40a3d8 <__fxstatat@plt+0x7228>  // b.none
  40a410:	ldr	x21, [x21, #8]
  40a414:	add	x22, x22, #0x1
  40a418:	cbnz	x21, 40a3fc <__fxstatat@plt+0x724c>
  40a41c:	add	x19, x19, #0x10
  40a420:	b	40a3cc <__fxstatat@plt+0x721c>
  40a424:	mov	x3, x0
  40a428:	mov	x4, #0x1f                  	// #31
  40a42c:	mov	x0, #0x0                   	// #0
  40a430:	ldrb	w2, [x3]
  40a434:	cbnz	w2, 40a43c <__fxstatat@plt+0x728c>
  40a438:	ret
  40a43c:	and	x2, x2, #0xff
  40a440:	add	x3, x3, #0x1
  40a444:	madd	x2, x0, x4, x2
  40a448:	udiv	x0, x2, x1
  40a44c:	msub	x0, x0, x1, x2
  40a450:	b	40a430 <__fxstatat@plt+0x7280>
  40a454:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40a458:	add	x1, x1, #0x4d4
  40a45c:	ldp	x2, x3, [x1]
  40a460:	stp	x2, x3, [x0]
  40a464:	ldr	w1, [x1, #16]
  40a468:	str	w1, [x0, #16]
  40a46c:	ret
  40a470:	stp	x29, x30, [sp, #-64]!
  40a474:	mov	x29, sp
  40a478:	stp	x19, x20, [sp, #16]
  40a47c:	mov	x20, x1
  40a480:	stp	x21, x22, [sp, #32]
  40a484:	mov	x21, x3
  40a488:	stp	x23, x24, [sp, #48]
  40a48c:	mov	x24, x0
  40a490:	mov	x23, x4
  40a494:	cbnz	x2, 40a530 <__fxstatat@plt+0x7380>
  40a498:	adrp	x22, 409000 <__fxstatat@plt+0x5e50>
  40a49c:	add	x22, x22, #0xd44
  40a4a0:	cbnz	x21, 40a4ac <__fxstatat@plt+0x72fc>
  40a4a4:	adrp	x21, 409000 <__fxstatat@plt+0x5e50>
  40a4a8:	add	x21, x21, #0xd54
  40a4ac:	mov	x0, #0x50                  	// #80
  40a4b0:	bl	402bd0 <malloc@plt>
  40a4b4:	mov	x19, x0
  40a4b8:	cbz	x0, 40a518 <__fxstatat@plt+0x7368>
  40a4bc:	cbnz	x20, 40a4c8 <__fxstatat@plt+0x7318>
  40a4c0:	adrp	x20, 413000 <__fxstatat@plt+0xfe50>
  40a4c4:	add	x20, x20, #0x4d4
  40a4c8:	mov	x0, x19
  40a4cc:	str	x20, [x0, #40]!
  40a4d0:	bl	409f1c <__fxstatat@plt+0x6d6c>
  40a4d4:	tst	w0, #0xff
  40a4d8:	b.eq	40a538 <__fxstatat@plt+0x7388>  // b.none
  40a4dc:	mov	x1, x20
  40a4e0:	mov	x0, x24
  40a4e4:	bl	409d60 <__fxstatat@plt+0x6bb0>
  40a4e8:	str	x0, [x19, #16]
  40a4ec:	mov	x20, x0
  40a4f0:	cbz	x0, 40a538 <__fxstatat@plt+0x7388>
  40a4f4:	mov	x1, #0x10                  	// #16
  40a4f8:	bl	402cf0 <calloc@plt>
  40a4fc:	str	x0, [x19]
  40a500:	cbz	x0, 40a538 <__fxstatat@plt+0x7388>
  40a504:	add	x20, x0, x20, lsl #4
  40a508:	str	x20, [x19, #8]
  40a50c:	stp	xzr, xzr, [x19, #24]
  40a510:	stp	x22, x21, [x19, #48]
  40a514:	stp	x23, xzr, [x19, #64]
  40a518:	mov	x0, x19
  40a51c:	ldp	x19, x20, [sp, #16]
  40a520:	ldp	x21, x22, [sp, #32]
  40a524:	ldp	x23, x24, [sp, #48]
  40a528:	ldp	x29, x30, [sp], #64
  40a52c:	ret
  40a530:	mov	x22, x2
  40a534:	b	40a4a0 <__fxstatat@plt+0x72f0>
  40a538:	mov	x0, x19
  40a53c:	mov	x19, #0x0                   	// #0
  40a540:	bl	402ee0 <free@plt>
  40a544:	b	40a518 <__fxstatat@plt+0x7368>
  40a548:	stp	x29, x30, [sp, #-48]!
  40a54c:	mov	x29, sp
  40a550:	stp	x19, x20, [sp, #16]
  40a554:	mov	x19, x0
  40a558:	ldr	x20, [x0]
  40a55c:	str	x21, [sp, #32]
  40a560:	ldr	x0, [x19, #8]
  40a564:	cmp	x0, x20
  40a568:	b.hi	40a580 <__fxstatat@plt+0x73d0>  // b.pmore
  40a56c:	ldr	x21, [sp, #32]
  40a570:	stp	xzr, xzr, [x19, #24]
  40a574:	ldp	x19, x20, [sp, #16]
  40a578:	ldp	x29, x30, [sp], #48
  40a57c:	ret
  40a580:	ldr	x0, [x20]
  40a584:	cbz	x0, 40a5a4 <__fxstatat@plt+0x73f4>
  40a588:	ldr	x21, [x20, #8]
  40a58c:	ldr	x1, [x19, #64]
  40a590:	cbnz	x21, 40a5ac <__fxstatat@plt+0x73fc>
  40a594:	cbz	x1, 40a5a0 <__fxstatat@plt+0x73f0>
  40a598:	ldr	x0, [x20]
  40a59c:	blr	x1
  40a5a0:	stp	xzr, xzr, [x20]
  40a5a4:	add	x20, x20, #0x10
  40a5a8:	b	40a560 <__fxstatat@plt+0x73b0>
  40a5ac:	cbz	x1, 40a5b8 <__fxstatat@plt+0x7408>
  40a5b0:	ldr	x0, [x21]
  40a5b4:	blr	x1
  40a5b8:	ldr	x0, [x21, #8]
  40a5bc:	ldr	x1, [x19, #72]
  40a5c0:	stp	xzr, x1, [x21]
  40a5c4:	str	x21, [x19, #72]
  40a5c8:	mov	x21, x0
  40a5cc:	b	40a58c <__fxstatat@plt+0x73dc>
  40a5d0:	stp	x29, x30, [sp, #-48]!
  40a5d4:	mov	x29, sp
  40a5d8:	stp	x19, x20, [sp, #16]
  40a5dc:	mov	x19, x0
  40a5e0:	ldr	x0, [x0, #64]
  40a5e4:	str	x21, [sp, #32]
  40a5e8:	cbnz	x0, 40a620 <__fxstatat@plt+0x7470>
  40a5ec:	ldr	x20, [x19]
  40a5f0:	ldr	x0, [x19, #8]
  40a5f4:	cmp	x0, x20
  40a5f8:	b.hi	40a664 <__fxstatat@plt+0x74b4>  // b.pmore
  40a5fc:	ldr	x0, [x19, #72]
  40a600:	cbnz	x0, 40a684 <__fxstatat@plt+0x74d4>
  40a604:	ldr	x0, [x19]
  40a608:	bl	402ee0 <free@plt>
  40a60c:	mov	x0, x19
  40a610:	ldp	x19, x20, [sp, #16]
  40a614:	ldr	x21, [sp, #32]
  40a618:	ldp	x29, x30, [sp], #48
  40a61c:	b	402ee0 <free@plt>
  40a620:	ldr	x0, [x19, #32]
  40a624:	cbz	x0, 40a5ec <__fxstatat@plt+0x743c>
  40a628:	ldr	x20, [x19]
  40a62c:	ldr	x0, [x19, #8]
  40a630:	cmp	x0, x20
  40a634:	b.ls	40a5ec <__fxstatat@plt+0x743c>  // b.plast
  40a638:	ldr	x0, [x20]
  40a63c:	cbnz	x0, 40a648 <__fxstatat@plt+0x7498>
  40a640:	add	x20, x20, #0x10
  40a644:	b	40a62c <__fxstatat@plt+0x747c>
  40a648:	mov	x21, x20
  40a64c:	ldr	x0, [x21]
  40a650:	ldr	x1, [x19, #64]
  40a654:	blr	x1
  40a658:	ldr	x21, [x21, #8]
  40a65c:	cbnz	x21, 40a64c <__fxstatat@plt+0x749c>
  40a660:	b	40a640 <__fxstatat@plt+0x7490>
  40a664:	ldr	x0, [x20, #8]
  40a668:	cbnz	x0, 40a674 <__fxstatat@plt+0x74c4>
  40a66c:	add	x20, x20, #0x10
  40a670:	b	40a5f0 <__fxstatat@plt+0x7440>
  40a674:	ldr	x21, [x0, #8]
  40a678:	bl	402ee0 <free@plt>
  40a67c:	mov	x0, x21
  40a680:	b	40a668 <__fxstatat@plt+0x74b8>
  40a684:	ldr	x20, [x0, #8]
  40a688:	bl	402ee0 <free@plt>
  40a68c:	mov	x0, x20
  40a690:	b	40a600 <__fxstatat@plt+0x7450>
  40a694:	stp	x29, x30, [sp, #-128]!
  40a698:	mov	x29, sp
  40a69c:	stp	x19, x20, [sp, #16]
  40a6a0:	mov	x19, x0
  40a6a4:	mov	x0, x1
  40a6a8:	str	x21, [sp, #32]
  40a6ac:	ldr	x21, [x19, #40]
  40a6b0:	mov	x1, x21
  40a6b4:	bl	409d60 <__fxstatat@plt+0x6bb0>
  40a6b8:	cbnz	x0, 40a6d4 <__fxstatat@plt+0x7524>
  40a6bc:	mov	w20, #0x0                   	// #0
  40a6c0:	mov	w0, w20
  40a6c4:	ldp	x19, x20, [sp, #16]
  40a6c8:	ldr	x21, [sp, #32]
  40a6cc:	ldp	x29, x30, [sp], #128
  40a6d0:	ret
  40a6d4:	ldr	x1, [x19, #16]
  40a6d8:	mov	x20, x0
  40a6dc:	cmp	x1, x0
  40a6e0:	b.eq	40a7b8 <__fxstatat@plt+0x7608>  // b.none
  40a6e4:	mov	x1, #0x10                  	// #16
  40a6e8:	bl	402cf0 <calloc@plt>
  40a6ec:	str	x0, [sp, #48]
  40a6f0:	cbz	x0, 40a6bc <__fxstatat@plt+0x750c>
  40a6f4:	stp	x20, xzr, [sp, #64]
  40a6f8:	add	x20, x0, x20, lsl #4
  40a6fc:	mov	x1, x19
  40a700:	ldr	x0, [x19, #48]
  40a704:	str	x0, [sp, #96]
  40a708:	ldr	x0, [x19, #56]
  40a70c:	str	x0, [sp, #104]
  40a710:	ldr	x0, [x19, #64]
  40a714:	str	x0, [sp, #112]
  40a718:	ldr	x0, [x19, #72]
  40a71c:	mov	w2, #0x0                   	// #0
  40a720:	str	x20, [sp, #56]
  40a724:	stp	xzr, x21, [sp, #80]
  40a728:	str	x0, [sp, #120]
  40a72c:	add	x0, sp, #0x30
  40a730:	bl	409fb4 <__fxstatat@plt+0x6e04>
  40a734:	ands	w20, w0, #0xff
  40a738:	b.eq	40a770 <__fxstatat@plt+0x75c0>  // b.none
  40a73c:	ldr	x0, [x19]
  40a740:	bl	402ee0 <free@plt>
  40a744:	ldr	x0, [sp, #48]
  40a748:	str	x0, [x19]
  40a74c:	ldr	x0, [sp, #56]
  40a750:	str	x0, [x19, #8]
  40a754:	ldr	x0, [sp, #64]
  40a758:	str	x0, [x19, #16]
  40a75c:	ldr	x0, [sp, #72]
  40a760:	str	x0, [x19, #24]
  40a764:	ldr	x0, [sp, #120]
  40a768:	str	x0, [x19, #72]
  40a76c:	b	40a6c0 <__fxstatat@plt+0x7510>
  40a770:	ldr	x0, [sp, #120]
  40a774:	str	x0, [x19, #72]
  40a778:	add	x1, sp, #0x30
  40a77c:	mov	x0, x19
  40a780:	mov	w2, #0x1                   	// #1
  40a784:	bl	409fb4 <__fxstatat@plt+0x6e04>
  40a788:	tst	w0, #0xff
  40a78c:	b.ne	40a794 <__fxstatat@plt+0x75e4>  // b.any
  40a790:	bl	402dc0 <abort@plt>
  40a794:	add	x1, sp, #0x30
  40a798:	mov	x0, x19
  40a79c:	mov	w2, #0x0                   	// #0
  40a7a0:	bl	409fb4 <__fxstatat@plt+0x6e04>
  40a7a4:	tst	w0, #0xff
  40a7a8:	b.eq	40a790 <__fxstatat@plt+0x75e0>  // b.none
  40a7ac:	ldr	x0, [sp, #48]
  40a7b0:	bl	402ee0 <free@plt>
  40a7b4:	b	40a6c0 <__fxstatat@plt+0x7510>
  40a7b8:	mov	w20, #0x1                   	// #1
  40a7bc:	b	40a6c0 <__fxstatat@plt+0x7510>
  40a7c0:	stp	x29, x30, [sp, #-64]!
  40a7c4:	mov	x29, sp
  40a7c8:	stp	x19, x20, [sp, #16]
  40a7cc:	str	x21, [sp, #32]
  40a7d0:	cbnz	x1, 40a7d8 <__fxstatat@plt+0x7628>
  40a7d4:	bl	402dc0 <abort@plt>
  40a7d8:	mov	x21, x2
  40a7dc:	mov	x19, x0
  40a7e0:	mov	x20, x1
  40a7e4:	add	x2, sp, #0x38
  40a7e8:	mov	w3, #0x0                   	// #0
  40a7ec:	bl	409e38 <__fxstatat@plt+0x6c88>
  40a7f0:	cbz	x0, 40a804 <__fxstatat@plt+0x7654>
  40a7f4:	cbz	x21, 40a7fc <__fxstatat@plt+0x764c>
  40a7f8:	str	x0, [x21]
  40a7fc:	mov	w0, #0x0                   	// #0
  40a800:	b	40a87c <__fxstatat@plt+0x76cc>
  40a804:	ldr	x0, [x19, #24]
  40a808:	ldr	x1, [x19, #40]
  40a80c:	ucvtf	s1, x0
  40a810:	ldr	x0, [x19, #16]
  40a814:	ldr	s2, [x1, #8]
  40a818:	ucvtf	s0, x0
  40a81c:	fmul	s0, s0, s2
  40a820:	fcmpe	s1, s0
  40a824:	b.le	40a8b8 <__fxstatat@plt+0x7708>
  40a828:	add	x0, x19, #0x28
  40a82c:	bl	409f1c <__fxstatat@plt+0x6d6c>
  40a830:	ldr	x0, [x19, #16]
  40a834:	ldr	x1, [x19, #40]
  40a838:	ucvtf	s0, x0
  40a83c:	ldr	x0, [x19, #24]
  40a840:	ldr	s2, [x1, #8]
  40a844:	ucvtf	s1, x0
  40a848:	fmul	s3, s2, s0
  40a84c:	fcmpe	s1, s3
  40a850:	b.le	40a8b8 <__fxstatat@plt+0x7708>
  40a854:	ldrb	w0, [x1, #16]
  40a858:	ldr	s1, [x1, #12]
  40a85c:	fmul	s0, s0, s1
  40a860:	cbnz	w0, 40a868 <__fxstatat@plt+0x76b8>
  40a864:	fmul	s0, s0, s2
  40a868:	mov	w0, #0x5f800000            	// #1602224128
  40a86c:	fmov	s1, w0
  40a870:	fcmpe	s0, s1
  40a874:	b.lt	40a88c <__fxstatat@plt+0x76dc>  // b.tstop
  40a878:	mov	w0, #0xffffffff            	// #-1
  40a87c:	ldp	x19, x20, [sp, #16]
  40a880:	ldr	x21, [sp, #32]
  40a884:	ldp	x29, x30, [sp], #64
  40a888:	ret
  40a88c:	fcvtzu	x1, s0
  40a890:	mov	x0, x19
  40a894:	bl	40a694 <__fxstatat@plt+0x74e4>
  40a898:	tst	w0, #0xff
  40a89c:	b.eq	40a878 <__fxstatat@plt+0x76c8>  // b.none
  40a8a0:	add	x2, sp, #0x38
  40a8a4:	mov	x1, x20
  40a8a8:	mov	x0, x19
  40a8ac:	mov	w3, #0x0                   	// #0
  40a8b0:	bl	409e38 <__fxstatat@plt+0x6c88>
  40a8b4:	cbnz	x0, 40a7d4 <__fxstatat@plt+0x7624>
  40a8b8:	ldr	x21, [sp, #56]
  40a8bc:	ldr	x0, [x21]
  40a8c0:	cbz	x0, 40a904 <__fxstatat@plt+0x7754>
  40a8c4:	ldr	x0, [x19, #72]
  40a8c8:	cbz	x0, 40a8f4 <__fxstatat@plt+0x7744>
  40a8cc:	ldr	x1, [x0, #8]
  40a8d0:	str	x1, [x19, #72]
  40a8d4:	ldr	x1, [x21, #8]
  40a8d8:	stp	x20, x1, [x0]
  40a8dc:	str	x0, [x21, #8]
  40a8e0:	ldr	x0, [x19, #32]
  40a8e4:	add	x0, x0, #0x1
  40a8e8:	str	x0, [x19, #32]
  40a8ec:	mov	w0, #0x1                   	// #1
  40a8f0:	b	40a87c <__fxstatat@plt+0x76cc>
  40a8f4:	mov	x0, #0x10                  	// #16
  40a8f8:	bl	402bd0 <malloc@plt>
  40a8fc:	cbz	x0, 40a878 <__fxstatat@plt+0x76c8>
  40a900:	b	40a8d4 <__fxstatat@plt+0x7724>
  40a904:	ldr	x0, [x19, #32]
  40a908:	str	x20, [x21]
  40a90c:	add	x0, x0, #0x1
  40a910:	str	x0, [x19, #32]
  40a914:	ldr	x0, [x19, #24]
  40a918:	add	x0, x0, #0x1
  40a91c:	str	x0, [x19, #24]
  40a920:	b	40a8ec <__fxstatat@plt+0x773c>
  40a924:	stp	x29, x30, [sp, #-48]!
  40a928:	mov	x29, sp
  40a92c:	add	x2, sp, #0x28
  40a930:	str	x19, [sp, #16]
  40a934:	mov	x19, x1
  40a938:	bl	40a7c0 <__fxstatat@plt+0x7610>
  40a93c:	cmn	w0, #0x1
  40a940:	b.eq	40a95c <__fxstatat@plt+0x77ac>  // b.none
  40a944:	cbnz	w0, 40a94c <__fxstatat@plt+0x779c>
  40a948:	ldr	x19, [sp, #40]
  40a94c:	mov	x0, x19
  40a950:	ldr	x19, [sp, #16]
  40a954:	ldp	x29, x30, [sp], #48
  40a958:	ret
  40a95c:	mov	x19, #0x0                   	// #0
  40a960:	b	40a94c <__fxstatat@plt+0x779c>
  40a964:	stp	x29, x30, [sp, #-64]!
  40a968:	mov	w3, #0x1                   	// #1
  40a96c:	mov	x29, sp
  40a970:	add	x2, sp, #0x38
  40a974:	stp	x19, x20, [sp, #16]
  40a978:	mov	x19, x0
  40a97c:	str	x21, [sp, #32]
  40a980:	bl	409e38 <__fxstatat@plt+0x6c88>
  40a984:	mov	x20, x0
  40a988:	cbz	x0, 40aa2c <__fxstatat@plt+0x787c>
  40a98c:	ldr	x0, [x19, #32]
  40a990:	sub	x0, x0, #0x1
  40a994:	str	x0, [x19, #32]
  40a998:	ldr	x0, [sp, #56]
  40a99c:	ldr	x0, [x0]
  40a9a0:	cbnz	x0, 40aa2c <__fxstatat@plt+0x787c>
  40a9a4:	ldr	x1, [x19, #24]
  40a9a8:	ldr	x0, [x19, #40]
  40a9ac:	sub	x1, x1, #0x1
  40a9b0:	ucvtf	s0, x1
  40a9b4:	ldr	s2, [x0]
  40a9b8:	str	x1, [x19, #24]
  40a9bc:	ldr	x1, [x19, #16]
  40a9c0:	ucvtf	s1, x1
  40a9c4:	fmul	s1, s1, s2
  40a9c8:	fcmpe	s0, s1
  40a9cc:	b.pl	40aa2c <__fxstatat@plt+0x787c>  // b.nfrst
  40a9d0:	add	x0, x19, #0x28
  40a9d4:	bl	409f1c <__fxstatat@plt+0x6d6c>
  40a9d8:	ldr	x1, [x19, #16]
  40a9dc:	ldr	x0, [x19, #40]
  40a9e0:	ucvtf	s0, x1
  40a9e4:	ldr	x1, [x19, #24]
  40a9e8:	ldr	s1, [x0]
  40a9ec:	ucvtf	s2, x1
  40a9f0:	fmul	s1, s0, s1
  40a9f4:	fcmpe	s2, s1
  40a9f8:	b.pl	40aa2c <__fxstatat@plt+0x787c>  // b.nfrst
  40a9fc:	ldrb	w1, [x0, #16]
  40aa00:	ldr	s1, [x0, #4]
  40aa04:	fmul	s0, s0, s1
  40aa08:	cbz	w1, 40aa40 <__fxstatat@plt+0x7890>
  40aa0c:	fcvtzu	x1, s0
  40aa10:	mov	x0, x19
  40aa14:	bl	40a694 <__fxstatat@plt+0x74e4>
  40aa18:	tst	w0, #0xff
  40aa1c:	b.ne	40aa2c <__fxstatat@plt+0x787c>  // b.any
  40aa20:	ldr	x0, [x19, #72]
  40aa24:	cbnz	x0, 40aa4c <__fxstatat@plt+0x789c>
  40aa28:	str	xzr, [x19, #72]
  40aa2c:	mov	x0, x20
  40aa30:	ldp	x19, x20, [sp, #16]
  40aa34:	ldr	x21, [sp, #32]
  40aa38:	ldp	x29, x30, [sp], #64
  40aa3c:	ret
  40aa40:	ldr	s1, [x0, #8]
  40aa44:	fmul	s0, s0, s1
  40aa48:	b	40aa0c <__fxstatat@plt+0x785c>
  40aa4c:	ldr	x21, [x0, #8]
  40aa50:	bl	402ee0 <free@plt>
  40aa54:	mov	x0, x21
  40aa58:	b	40aa24 <__fxstatat@plt+0x7874>
  40aa5c:	stp	x29, x30, [sp, #-32]!
  40aa60:	mov	x29, sp
  40aa64:	stp	x19, x20, [sp, #16]
  40aa68:	mov	x20, x0
  40aa6c:	mov	x19, x1
  40aa70:	ldr	x0, [x0]
  40aa74:	bl	4108b4 <__fxstatat@plt+0xd704>
  40aa78:	ldr	x1, [x20, #8]
  40aa7c:	eor	x0, x0, x1
  40aa80:	udiv	x1, x0, x19
  40aa84:	msub	x0, x1, x19, x0
  40aa88:	ldp	x19, x20, [sp, #16]
  40aa8c:	ldp	x29, x30, [sp], #32
  40aa90:	ret
  40aa94:	ldr	x0, [x0, #8]
  40aa98:	udiv	x2, x0, x1
  40aa9c:	msub	x0, x2, x1, x0
  40aaa0:	ret
  40aaa4:	ldr	x3, [x0, #8]
  40aaa8:	ldr	x2, [x1, #8]
  40aaac:	cmp	x3, x2
  40aab0:	b.ne	40aae8 <__fxstatat@plt+0x7938>  // b.any
  40aab4:	ldr	x3, [x0, #16]
  40aab8:	ldr	x2, [x1, #16]
  40aabc:	cmp	x3, x2
  40aac0:	b.ne	40aae8 <__fxstatat@plt+0x7938>  // b.any
  40aac4:	stp	x29, x30, [sp, #-16]!
  40aac8:	mov	x29, sp
  40aacc:	ldr	x1, [x1]
  40aad0:	ldr	x0, [x0]
  40aad4:	bl	40c5b4 <__fxstatat@plt+0x9404>
  40aad8:	and	w0, w0, #0xff
  40aadc:	and	w0, w0, #0x1
  40aae0:	ldp	x29, x30, [sp], #16
  40aae4:	ret
  40aae8:	mov	w0, #0x0                   	// #0
  40aaec:	and	w0, w0, #0x1
  40aaf0:	ret
  40aaf4:	ldr	x3, [x0, #8]
  40aaf8:	ldr	x2, [x1, #8]
  40aafc:	cmp	x3, x2
  40ab00:	b.ne	40ab38 <__fxstatat@plt+0x7988>  // b.any
  40ab04:	ldr	x3, [x0, #16]
  40ab08:	ldr	x2, [x1, #16]
  40ab0c:	cmp	x3, x2
  40ab10:	b.ne	40ab38 <__fxstatat@plt+0x7988>  // b.any
  40ab14:	stp	x29, x30, [sp, #-16]!
  40ab18:	mov	x29, sp
  40ab1c:	ldr	x0, [x0]
  40ab20:	ldr	x1, [x1]
  40ab24:	bl	402e60 <strcmp@plt>
  40ab28:	cmp	w0, #0x0
  40ab2c:	cset	w0, eq  // eq = none
  40ab30:	ldp	x29, x30, [sp], #16
  40ab34:	ret
  40ab38:	mov	w0, #0x0                   	// #0
  40ab3c:	ret
  40ab40:	stp	x29, x30, [sp, #-32]!
  40ab44:	mov	x29, sp
  40ab48:	str	x19, [sp, #16]
  40ab4c:	mov	x19, x0
  40ab50:	ldr	x0, [x0]
  40ab54:	bl	402ee0 <free@plt>
  40ab58:	mov	x0, x19
  40ab5c:	ldr	x19, [sp, #16]
  40ab60:	ldp	x29, x30, [sp], #32
  40ab64:	b	402ee0 <free@plt>
  40ab68:	stp	x29, x30, [sp, #-48]!
  40ab6c:	mov	x29, sp
  40ab70:	stp	x21, x22, [sp, #32]
  40ab74:	mov	x21, x3
  40ab78:	mov	w3, #0x4900                	// #18688
  40ab7c:	movk	w3, #0x8, lsl #16
  40ab80:	orr	w2, w2, w3
  40ab84:	stp	x19, x20, [sp, #16]
  40ab88:	bl	4109c4 <__fxstatat@plt+0xd814>
  40ab8c:	tbnz	w0, #31, 40abd4 <__fxstatat@plt+0x7a24>
  40ab90:	mov	w20, w0
  40ab94:	bl	402da0 <fdopendir@plt>
  40ab98:	mov	x19, x0
  40ab9c:	cbz	x0, 40abb8 <__fxstatat@plt+0x7a08>
  40aba0:	str	w20, [x21]
  40aba4:	mov	x0, x19
  40aba8:	ldp	x19, x20, [sp, #16]
  40abac:	ldp	x21, x22, [sp, #32]
  40abb0:	ldp	x29, x30, [sp], #48
  40abb4:	ret
  40abb8:	bl	403110 <__errno_location@plt>
  40abbc:	mov	x21, x0
  40abc0:	mov	w0, w20
  40abc4:	ldr	w22, [x21]
  40abc8:	bl	402d70 <close@plt>
  40abcc:	str	w22, [x21]
  40abd0:	b	40aba4 <__fxstatat@plt+0x79f4>
  40abd4:	mov	x19, #0x0                   	// #0
  40abd8:	b	40aba4 <__fxstatat@plt+0x79f4>
  40abdc:	stp	x29, x30, [sp, #-48]!
  40abe0:	mov	x29, sp
  40abe4:	stp	x19, x20, [sp, #16]
  40abe8:	str	x21, [sp, #32]
  40abec:	cbnz	x0, 40ac08 <__fxstatat@plt+0x7a58>
  40abf0:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40abf4:	ldr	x1, [x0, #1208]
  40abf8:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40abfc:	add	x0, x0, #0x4e8
  40ac00:	bl	4029d0 <fputs@plt>
  40ac04:	bl	402dc0 <abort@plt>
  40ac08:	mov	x19, x0
  40ac0c:	mov	w1, #0x2f                  	// #47
  40ac10:	bl	402d80 <strrchr@plt>
  40ac14:	mov	x20, x0
  40ac18:	cbz	x0, 40ac68 <__fxstatat@plt+0x7ab8>
  40ac1c:	add	x21, x0, #0x1
  40ac20:	sub	x0, x21, x19
  40ac24:	cmp	x0, #0x6
  40ac28:	b.le	40ac68 <__fxstatat@plt+0x7ab8>
  40ac2c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40ac30:	sub	x0, x20, #0x6
  40ac34:	add	x1, x1, #0x520
  40ac38:	mov	x2, #0x7                   	// #7
  40ac3c:	bl	402c40 <strncmp@plt>
  40ac40:	cbnz	w0, 40ac68 <__fxstatat@plt+0x7ab8>
  40ac44:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40ac48:	mov	x0, x21
  40ac4c:	add	x1, x1, #0x528
  40ac50:	mov	x2, #0x3                   	// #3
  40ac54:	bl	402c40 <strncmp@plt>
  40ac58:	cbnz	w0, 40ac88 <__fxstatat@plt+0x7ad8>
  40ac5c:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40ac60:	add	x19, x20, #0x4
  40ac64:	str	x19, [x0, #1248]
  40ac68:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40ac6c:	ldr	x21, [sp, #32]
  40ac70:	str	x19, [x0, #2376]
  40ac74:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40ac78:	str	x19, [x0, #1200]
  40ac7c:	ldp	x19, x20, [sp, #16]
  40ac80:	ldp	x29, x30, [sp], #48
  40ac84:	ret
  40ac88:	mov	x19, x21
  40ac8c:	b	40ac68 <__fxstatat@plt+0x7ab8>
  40ac90:	stp	x29, x30, [sp, #-64]!
  40ac94:	mov	x29, sp
  40ac98:	stp	x19, x20, [sp, #16]
  40ac9c:	mov	x19, x2
  40aca0:	mov	w20, w3
  40aca4:	mov	w2, w4
  40aca8:	add	x3, sp, #0x20
  40acac:	bl	410018 <__fxstatat@plt+0xce68>
  40acb0:	cbnz	w0, 40ace0 <__fxstatat@plt+0x7b30>
  40acb4:	mov	x1, x19
  40acb8:	mov	w2, w20
  40acbc:	add	x0, sp, #0x20
  40acc0:	bl	4101d8 <__fxstatat@plt+0xd028>
  40acc4:	mov	w19, w0
  40acc8:	add	x0, sp, #0x20
  40accc:	bl	40ffdc <__fxstatat@plt+0xce2c>
  40acd0:	mov	w0, w19
  40acd4:	ldp	x19, x20, [sp, #16]
  40acd8:	ldp	x29, x30, [sp], #64
  40acdc:	ret
  40ace0:	mov	w19, #0xfffffffe            	// #-2
  40ace4:	b	40acd0 <__fxstatat@plt+0x7b20>
  40ace8:	stp	x29, x30, [sp, #-64]!
  40acec:	mov	x29, sp
  40acf0:	stp	xzr, xzr, [sp, #32]
  40acf4:	str	w2, [sp, #32]
  40acf8:	mov	w2, w1
  40acfc:	mov	x1, x0
  40ad00:	add	x0, sp, #0x20
  40ad04:	str	x19, [sp, #16]
  40ad08:	stp	xzr, xzr, [sp, #48]
  40ad0c:	bl	4101d8 <__fxstatat@plt+0xd028>
  40ad10:	mov	w19, w0
  40ad14:	add	x0, sp, #0x20
  40ad18:	bl	40ffdc <__fxstatat@plt+0xce2c>
  40ad1c:	mov	w0, w19
  40ad20:	ldr	x19, [sp, #16]
  40ad24:	ldp	x29, x30, [sp], #64
  40ad28:	ret
  40ad2c:	stp	xzr, xzr, [x8]
  40ad30:	cmp	w0, #0xa
  40ad34:	stp	xzr, xzr, [x8, #16]
  40ad38:	stp	xzr, xzr, [x8, #32]
  40ad3c:	str	xzr, [x8, #48]
  40ad40:	b.ne	40ad50 <__fxstatat@plt+0x7ba0>  // b.any
  40ad44:	stp	x29, x30, [sp, #-16]!
  40ad48:	mov	x29, sp
  40ad4c:	bl	402dc0 <abort@plt>
  40ad50:	str	w0, [x8]
  40ad54:	ret
  40ad58:	stp	x29, x30, [sp, #-48]!
  40ad5c:	mov	w2, #0x5                   	// #5
  40ad60:	mov	x29, sp
  40ad64:	stp	x19, x20, [sp, #16]
  40ad68:	mov	x20, x0
  40ad6c:	str	x21, [sp, #32]
  40ad70:	mov	w21, w1
  40ad74:	mov	x1, x0
  40ad78:	mov	x0, #0x0                   	// #0
  40ad7c:	bl	403060 <dcgettext@plt>
  40ad80:	mov	x19, x0
  40ad84:	cmp	x20, x0
  40ad88:	b.ne	40adfc <__fxstatat@plt+0x7c4c>  // b.any
  40ad8c:	bl	410998 <__fxstatat@plt+0xd7e8>
  40ad90:	ldrb	w2, [x0]
  40ad94:	and	w2, w2, #0xffffffdf
  40ad98:	cmp	w2, #0x55
  40ad9c:	b.ne	40ae10 <__fxstatat@plt+0x7c60>  // b.any
  40ada0:	ldrb	w1, [x0, #1]
  40ada4:	and	w1, w1, #0xffffffdf
  40ada8:	cmp	w1, #0x54
  40adac:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40adb0:	ldrb	w1, [x0, #2]
  40adb4:	and	w1, w1, #0xffffffdf
  40adb8:	cmp	w1, #0x46
  40adbc:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40adc0:	ldrb	w1, [x0, #3]
  40adc4:	cmp	w1, #0x2d
  40adc8:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40adcc:	ldrb	w1, [x0, #4]
  40add0:	cmp	w1, #0x38
  40add4:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40add8:	ldrb	w0, [x0, #5]
  40addc:	cbnz	w0, 40ae88 <__fxstatat@plt+0x7cd8>
  40ade0:	ldrb	w1, [x19]
  40ade4:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ade8:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  40adec:	add	x0, x0, #0x52c
  40adf0:	cmp	w1, #0x60
  40adf4:	add	x19, x19, #0x537
  40adf8:	csel	x19, x19, x0, eq  // eq = none
  40adfc:	mov	x0, x19
  40ae00:	ldp	x19, x20, [sp, #16]
  40ae04:	ldr	x21, [sp, #32]
  40ae08:	ldp	x29, x30, [sp], #48
  40ae0c:	ret
  40ae10:	cmp	w2, #0x47
  40ae14:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae18:	ldrb	w1, [x0, #1]
  40ae1c:	and	w1, w1, #0xffffffdf
  40ae20:	cmp	w1, #0x42
  40ae24:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae28:	ldrb	w1, [x0, #2]
  40ae2c:	cmp	w1, #0x31
  40ae30:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae34:	ldrb	w1, [x0, #3]
  40ae38:	cmp	w1, #0x38
  40ae3c:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae40:	ldrb	w1, [x0, #4]
  40ae44:	cmp	w1, #0x30
  40ae48:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae4c:	ldrb	w1, [x0, #5]
  40ae50:	cmp	w1, #0x33
  40ae54:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae58:	ldrb	w1, [x0, #6]
  40ae5c:	cmp	w1, #0x30
  40ae60:	b.ne	40ae88 <__fxstatat@plt+0x7cd8>  // b.any
  40ae64:	ldrb	w0, [x0, #7]
  40ae68:	cbnz	w0, 40ae88 <__fxstatat@plt+0x7cd8>
  40ae6c:	ldrb	w1, [x19]
  40ae70:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ae74:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  40ae78:	add	x0, x0, #0x530
  40ae7c:	cmp	w1, #0x60
  40ae80:	add	x19, x19, #0x533
  40ae84:	b	40adf8 <__fxstatat@plt+0x7c48>
  40ae88:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ae8c:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  40ae90:	cmp	w21, #0x9
  40ae94:	add	x0, x0, #0x53b
  40ae98:	add	x19, x19, #0x750
  40ae9c:	b	40adf8 <__fxstatat@plt+0x7c48>
  40aea0:	sub	sp, sp, #0xf0
  40aea4:	stp	x29, x30, [sp, #16]
  40aea8:	add	x29, sp, #0x10
  40aeac:	stp	x19, x20, [sp, #32]
  40aeb0:	stp	x21, x22, [sp, #48]
  40aeb4:	mov	x21, x2
  40aeb8:	stp	x23, x24, [sp, #64]
  40aebc:	mov	x24, x3
  40aec0:	stp	x25, x26, [sp, #80]
  40aec4:	mov	w25, w4
  40aec8:	mov	x26, x0
  40aecc:	stp	x27, x28, [sp, #96]
  40aed0:	str	x1, [sp, #112]
  40aed4:	str	w5, [sp, #120]
  40aed8:	str	x7, [sp, #128]
  40aedc:	str	x6, [sp, #152]
  40aee0:	bl	402f00 <__ctype_get_mb_cur_max@plt>
  40aee4:	str	x0, [sp, #160]
  40aee8:	cmp	w25, #0xa
  40aeec:	ldr	x0, [sp, #120]
  40aef0:	str	xzr, [sp, #136]
  40aef4:	ubfx	x28, x0, #1, #1
  40aef8:	mov	w0, #0x1                   	// #1
  40aefc:	str	w0, [sp, #148]
  40af00:	b.hi	40b0fc <__fxstatat@plt+0x7f4c>  // b.pmore
  40af04:	mov	w20, #0x0                   	// #0
  40af08:	mov	w23, #0x0                   	// #0
  40af0c:	mov	w22, #0x0                   	// #0
  40af10:	mov	x10, #0x0                   	// #0
  40af14:	mov	x6, #0x0                   	// #0
  40af18:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40af1c:	add	x0, x0, #0x590
  40af20:	ldrb	w0, [x0, w25, uxtw]
  40af24:	adr	x1, 40af30 <__fxstatat@plt+0x7d80>
  40af28:	add	x0, x1, w0, sxtb #2
  40af2c:	br	x0
  40af30:	ldr	x0, [sp, #112]
  40af34:	mov	w28, #0x0                   	// #0
  40af38:	str	x0, [sp, #136]
  40af3c:	b	40af18 <__fxstatat@plt+0x7d68>
  40af40:	mov	w28, #0x0                   	// #0
  40af44:	mov	x19, #0x0                   	// #0
  40af48:	b	40af68 <__fxstatat@plt+0x7db8>
  40af4c:	mov	w28, #0x1                   	// #1
  40af50:	adrp	x6, 413000 <__fxstatat@plt+0xfe50>
  40af54:	mov	w22, w28
  40af58:	add	x6, x6, #0x750
  40af5c:	mov	x10, #0x1                   	// #1
  40af60:	mov	x19, #0x0                   	// #0
  40af64:	mov	w25, #0x5                   	// #5
  40af68:	ldr	x0, [sp, #136]
  40af6c:	mov	x13, #0x0                   	// #0
  40af70:	str	w20, [sp, #144]
  40af74:	ldr	x27, [sp, #112]
  40af78:	str	x0, [sp, #112]
  40af7c:	cmn	x24, #0x1
  40af80:	b.ne	40b99c <__fxstatat@plt+0x87ec>  // b.any
  40af84:	ldrb	w0, [x21, x13]
  40af88:	cmp	w0, #0x0
  40af8c:	cset	w14, ne  // ne = any
  40af90:	cmp	w25, #0x2
  40af94:	cbnz	w14, 40b120 <__fxstatat@plt+0x7f70>
  40af98:	cset	w0, eq  // eq = none
  40af9c:	cmp	x19, #0x0
  40afa0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40afa4:	b.eq	40afac <__fxstatat@plt+0x7dfc>  // b.none
  40afa8:	cbnz	w28, 40b234 <__fxstatat@plt+0x8084>
  40afac:	eor	w5, w28, #0x1
  40afb0:	ands	w0, w0, w5
  40afb4:	b.eq	40ba00 <__fxstatat@plt+0x8850>  // b.none
  40afb8:	ldr	w1, [sp, #144]
  40afbc:	cbz	w1, 40b9c4 <__fxstatat@plt+0x8814>
  40afc0:	ldr	w0, [sp, #148]
  40afc4:	cbz	w0, 40b9a4 <__fxstatat@plt+0x87f4>
  40afc8:	ldr	w5, [sp, #120]
  40afcc:	mov	x3, x24
  40afd0:	ldr	x1, [sp, #112]
  40afd4:	mov	x2, x21
  40afd8:	ldr	x7, [sp, #128]
  40afdc:	mov	w4, #0x5                   	// #5
  40afe0:	ldr	x6, [sp, #152]
  40afe4:	ldr	x0, [sp, #240]
  40afe8:	str	x0, [sp]
  40afec:	mov	x0, x26
  40aff0:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40aff4:	b	40b9e0 <__fxstatat@plt+0x8830>
  40aff8:	adrp	x6, 413000 <__fxstatat@plt+0xfe50>
  40affc:	add	x6, x6, #0x750
  40b000:	cbnz	w28, 40b114 <__fxstatat@plt+0x7f64>
  40b004:	ldr	x0, [sp, #112]
  40b008:	cbz	x0, 40b014 <__fxstatat@plt+0x7e64>
  40b00c:	mov	w0, #0x22                  	// #34
  40b010:	strb	w0, [x26]
  40b014:	mov	x10, #0x1                   	// #1
  40b018:	mov	w22, #0x1                   	// #1
  40b01c:	mov	x19, x10
  40b020:	b	40af68 <__fxstatat@plt+0x7db8>
  40b024:	cmp	w25, #0xa
  40b028:	b.eq	40b054 <__fxstatat@plt+0x7ea4>  // b.none
  40b02c:	mov	w1, w25
  40b030:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40b034:	add	x0, x0, #0x53d
  40b038:	bl	40ad58 <__fxstatat@plt+0x7ba8>
  40b03c:	mov	w1, w25
  40b040:	str	x0, [sp, #128]
  40b044:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40b048:	add	x0, x0, #0x53b
  40b04c:	bl	40ad58 <__fxstatat@plt+0x7ba8>
  40b050:	str	x0, [sp, #240]
  40b054:	mov	x19, #0x0                   	// #0
  40b058:	cbnz	w28, 40b068 <__fxstatat@plt+0x7eb8>
  40b05c:	ldr	x0, [sp, #128]
  40b060:	ldrb	w0, [x0, x19]
  40b064:	cbnz	w0, 40b080 <__fxstatat@plt+0x7ed0>
  40b068:	ldr	x0, [sp, #240]
  40b06c:	mov	w22, #0x1                   	// #1
  40b070:	bl	4029c0 <strlen@plt>
  40b074:	mov	x10, x0
  40b078:	ldr	x6, [sp, #240]
  40b07c:	b	40af68 <__fxstatat@plt+0x7db8>
  40b080:	ldr	x1, [sp, #112]
  40b084:	cmp	x1, x19
  40b088:	b.ls	40b090 <__fxstatat@plt+0x7ee0>  // b.plast
  40b08c:	strb	w0, [x26, x19]
  40b090:	add	x19, x19, #0x1
  40b094:	b	40b05c <__fxstatat@plt+0x7eac>
  40b098:	cbnz	w28, 40b0e4 <__fxstatat@plt+0x7f34>
  40b09c:	mov	w22, #0x1                   	// #1
  40b0a0:	ldr	x0, [sp, #112]
  40b0a4:	adrp	x6, 413000 <__fxstatat@plt+0xfe50>
  40b0a8:	add	x6, x6, #0x53b
  40b0ac:	cbz	x0, 40b0b8 <__fxstatat@plt+0x7f08>
  40b0b0:	mov	w0, #0x27                  	// #39
  40b0b4:	strb	w0, [x26]
  40b0b8:	mov	x10, #0x1                   	// #1
  40b0bc:	mov	w28, #0x0                   	// #0
  40b0c0:	mov	x19, x10
  40b0c4:	b	40b0f4 <__fxstatat@plt+0x7f44>
  40b0c8:	cbz	w28, 40b0a0 <__fxstatat@plt+0x7ef0>
  40b0cc:	adrp	x6, 413000 <__fxstatat@plt+0xfe50>
  40b0d0:	mov	x10, #0x1                   	// #1
  40b0d4:	add	x6, x6, #0x53b
  40b0d8:	b	40af44 <__fxstatat@plt+0x7d94>
  40b0dc:	mov	w28, #0x1                   	// #1
  40b0e0:	mov	w22, w28
  40b0e4:	adrp	x6, 413000 <__fxstatat@plt+0xfe50>
  40b0e8:	add	x6, x6, #0x53b
  40b0ec:	mov	x10, #0x1                   	// #1
  40b0f0:	mov	x19, #0x0                   	// #0
  40b0f4:	mov	w25, #0x2                   	// #2
  40b0f8:	b	40af68 <__fxstatat@plt+0x7db8>
  40b0fc:	bl	402dc0 <abort@plt>
  40b100:	mov	w28, #0x0                   	// #0
  40b104:	mov	w22, #0x1                   	// #1
  40b108:	b	40af44 <__fxstatat@plt+0x7d94>
  40b10c:	mov	w28, #0x1                   	// #1
  40b110:	b	40b0e4 <__fxstatat@plt+0x7f34>
  40b114:	mov	w22, w28
  40b118:	mov	x10, #0x1                   	// #1
  40b11c:	b	40af44 <__fxstatat@plt+0x7d94>
  40b120:	add	x0, x21, x13
  40b124:	str	x0, [sp, #136]
  40b128:	cset	w3, ne  // ne = any
  40b12c:	ands	w3, w22, w3
  40b130:	b.eq	40b1e4 <__fxstatat@plt+0x8034>  // b.none
  40b134:	cbz	x10, 40b1e4 <__fxstatat@plt+0x8034>
  40b138:	cmp	x10, #0x1
  40b13c:	add	x20, x13, x10
  40b140:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40b144:	b.ne	40b174 <__fxstatat@plt+0x7fc4>  // b.any
  40b148:	mov	x0, x21
  40b14c:	stp	x13, x6, [sp, #168]
  40b150:	str	x10, [sp, #184]
  40b154:	str	w3, [sp, #192]
  40b158:	str	w14, [sp, #200]
  40b15c:	bl	4029c0 <strlen@plt>
  40b160:	ldp	x13, x6, [sp, #168]
  40b164:	mov	x24, x0
  40b168:	ldr	w3, [sp, #192]
  40b16c:	ldr	w14, [sp, #200]
  40b170:	ldr	x10, [sp, #184]
  40b174:	cmp	x20, x24
  40b178:	b.hi	40b1e4 <__fxstatat@plt+0x8034>  // b.pmore
  40b17c:	ldr	x0, [sp, #136]
  40b180:	mov	x2, x10
  40b184:	mov	x1, x6
  40b188:	stp	x6, x10, [sp, #168]
  40b18c:	str	x13, [sp, #184]
  40b190:	str	w3, [sp, #192]
  40b194:	str	w14, [sp, #200]
  40b198:	bl	402e20 <memcmp@plt>
  40b19c:	ldr	w3, [sp, #192]
  40b1a0:	ldr	w14, [sp, #200]
  40b1a4:	ldp	x6, x10, [sp, #168]
  40b1a8:	ldr	x13, [sp, #184]
  40b1ac:	cbnz	w0, 40b1e4 <__fxstatat@plt+0x8034>
  40b1b0:	cbnz	w28, 40ba2c <__fxstatat@plt+0x887c>
  40b1b4:	mov	w18, w3
  40b1b8:	ldr	x0, [sp, #136]
  40b1bc:	ldrb	w7, [x0]
  40b1c0:	cmp	w7, #0x3f
  40b1c4:	b.ls	40b20c <__fxstatat@plt+0x805c>  // b.plast
  40b1c8:	cmp	w7, #0x5a
  40b1cc:	b.hi	40b2c0 <__fxstatat@plt+0x8110>  // b.pmore
  40b1d0:	cmp	w7, #0x40
  40b1d4:	b.eq	40b2d0 <__fxstatat@plt+0x8120>  // b.none
  40b1d8:	mov	w20, w14
  40b1dc:	mov	w3, #0x0                   	// #0
  40b1e0:	b	40b524 <__fxstatat@plt+0x8374>
  40b1e4:	mov	w18, #0x0                   	// #0
  40b1e8:	b	40b1b8 <__fxstatat@plt+0x8008>
  40b1ec:	cmp	w0, #0x23
  40b1f0:	b.hi	40b2d0 <__fxstatat@plt+0x8120>  // b.pmore
  40b1f4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40b1f8:	add	x1, x1, #0x59c
  40b1fc:	ldrh	w0, [x1, w0, uxtw #1]
  40b200:	adr	x1, 40b20c <__fxstatat@plt+0x805c>
  40b204:	add	x0, x1, w0, sxth #2
  40b208:	br	x0
  40b20c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40b210:	add	x0, x0, #0x5e4
  40b214:	ldrh	w0, [x0, w7, uxtw #1]
  40b218:	adr	x1, 40b224 <__fxstatat@plt+0x8074>
  40b21c:	add	x0, x1, w0, sxth #2
  40b220:	br	x0
  40b224:	mov	w0, #0x72                  	// #114
  40b228:	cmp	w28, #0x0
  40b22c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b230:	b.ne	40b240 <__fxstatat@plt+0x8090>  // b.any
  40b234:	mov	w25, #0x2                   	// #2
  40b238:	b	40b47c <__fxstatat@plt+0x82cc>
  40b23c:	mov	w0, #0x62                  	// #98
  40b240:	cbz	w22, 40b404 <__fxstatat@plt+0x8254>
  40b244:	mov	w7, w0
  40b248:	mov	w20, #0x0                   	// #0
  40b24c:	cmp	w25, #0x2
  40b250:	cset	w0, eq  // eq = none
  40b254:	cbnz	w28, 40b47c <__fxstatat@plt+0x82cc>
  40b258:	eor	w1, w23, #0x1
  40b25c:	ands	w0, w0, w1
  40b260:	b.eq	40b2a4 <__fxstatat@plt+0x80f4>  // b.none
  40b264:	cmp	x27, x19
  40b268:	b.ls	40b274 <__fxstatat@plt+0x80c4>  // b.plast
  40b26c:	mov	w1, #0x27                  	// #39
  40b270:	strb	w1, [x26, x19]
  40b274:	add	x1, x19, #0x1
  40b278:	cmp	x27, x1
  40b27c:	b.ls	40b288 <__fxstatat@plt+0x80d8>  // b.plast
  40b280:	mov	w2, #0x24                  	// #36
  40b284:	strb	w2, [x26, x1]
  40b288:	add	x1, x19, #0x2
  40b28c:	cmp	x27, x1
  40b290:	b.ls	40b29c <__fxstatat@plt+0x80ec>  // b.plast
  40b294:	mov	w2, #0x27                  	// #39
  40b298:	strb	w2, [x26, x1]
  40b29c:	add	x19, x19, #0x3
  40b2a0:	mov	w23, w0
  40b2a4:	cmp	x27, x19
  40b2a8:	b.ls	40b2b4 <__fxstatat@plt+0x8104>  // b.plast
  40b2ac:	mov	w0, #0x5c                  	// #92
  40b2b0:	strb	w0, [x26, x19]
  40b2b4:	add	x19, x19, #0x1
  40b2b8:	mov	w3, w14
  40b2bc:	b	40b560 <__fxstatat@plt+0x83b0>
  40b2c0:	sub	w0, w7, #0x5b
  40b2c4:	and	w1, w0, #0xff
  40b2c8:	cmp	w1, #0x23
  40b2cc:	b.ls	40b1ec <__fxstatat@plt+0x803c>  // b.plast
  40b2d0:	ldr	x0, [sp, #160]
  40b2d4:	cmp	x0, #0x1
  40b2d8:	b.ne	40b6d0 <__fxstatat@plt+0x8520>  // b.any
  40b2dc:	str	x13, [sp, #136]
  40b2e0:	stp	x6, x10, [sp, #168]
  40b2e4:	str	w7, [sp, #184]
  40b2e8:	str	w18, [sp, #192]
  40b2ec:	str	w14, [sp, #200]
  40b2f0:	bl	402e70 <__ctype_b_loc@plt>
  40b2f4:	ldr	w7, [sp, #184]
  40b2f8:	ldr	x0, [x0]
  40b2fc:	ldp	x15, x6, [sp, #160]
  40b300:	ldrh	w20, [x0, w7, uxtw #1]
  40b304:	ldr	w18, [sp, #192]
  40b308:	ldr	w14, [sp, #200]
  40b30c:	ldr	x13, [sp, #136]
  40b310:	ubfx	x20, x20, #14, #1
  40b314:	ldr	x10, [sp, #176]
  40b318:	eor	w3, w20, #0x1
  40b31c:	and	w3, w22, w3
  40b320:	ands	w3, w3, #0xff
  40b324:	b.eq	40b524 <__fxstatat@plt+0x8374>  // b.none
  40b328:	mov	w20, #0x0                   	// #0
  40b32c:	b	40b840 <__fxstatat@plt+0x8690>
  40b330:	cbz	w22, 40b3fc <__fxstatat@plt+0x824c>
  40b334:	cmp	w25, #0x2
  40b338:	cset	w0, eq  // eq = none
  40b33c:	cbnz	w28, 40ba2c <__fxstatat@plt+0x887c>
  40b340:	eor	w1, w23, #0x1
  40b344:	ands	w1, w0, w1
  40b348:	b.eq	40b3f4 <__fxstatat@plt+0x8244>  // b.none
  40b34c:	cmp	x27, x19
  40b350:	b.ls	40b35c <__fxstatat@plt+0x81ac>  // b.plast
  40b354:	mov	w0, #0x27                  	// #39
  40b358:	strb	w0, [x26, x19]
  40b35c:	add	x0, x19, #0x1
  40b360:	cmp	x27, x0
  40b364:	b.ls	40b370 <__fxstatat@plt+0x81c0>  // b.plast
  40b368:	mov	w2, #0x24                  	// #36
  40b36c:	strb	w2, [x26, x0]
  40b370:	add	x0, x19, #0x2
  40b374:	cmp	x27, x0
  40b378:	b.ls	40b384 <__fxstatat@plt+0x81d4>  // b.plast
  40b37c:	mov	w2, #0x27                  	// #39
  40b380:	strb	w2, [x26, x0]
  40b384:	add	x0, x19, #0x3
  40b388:	mov	w23, w1
  40b38c:	cmp	x27, x0
  40b390:	b.ls	40b39c <__fxstatat@plt+0x81ec>  // b.plast
  40b394:	mov	w1, #0x5c                  	// #92
  40b398:	strb	w1, [x26, x0]
  40b39c:	add	x19, x0, #0x1
  40b3a0:	cbz	w3, 40b970 <__fxstatat@plt+0x87c0>
  40b3a4:	add	x1, x13, #0x1
  40b3a8:	cmp	x1, x24
  40b3ac:	b.cs	40b3ec <__fxstatat@plt+0x823c>  // b.hs, b.nlast
  40b3b0:	ldrb	w1, [x21, x1]
  40b3b4:	sub	w1, w1, #0x30
  40b3b8:	and	w1, w1, #0xff
  40b3bc:	cmp	w1, #0x9
  40b3c0:	b.hi	40b3ec <__fxstatat@plt+0x823c>  // b.pmore
  40b3c4:	cmp	x27, x19
  40b3c8:	b.ls	40b3d4 <__fxstatat@plt+0x8224>  // b.plast
  40b3cc:	mov	w1, #0x30                  	// #48
  40b3d0:	strb	w1, [x26, x19]
  40b3d4:	add	x1, x0, #0x2
  40b3d8:	cmp	x27, x1
  40b3dc:	b.ls	40b3e8 <__fxstatat@plt+0x8238>  // b.plast
  40b3e0:	mov	w2, #0x30                  	// #48
  40b3e4:	strb	w2, [x26, x1]
  40b3e8:	add	x19, x0, #0x3
  40b3ec:	mov	w20, #0x0                   	// #0
  40b3f0:	b	40b978 <__fxstatat@plt+0x87c8>
  40b3f4:	mov	x0, x19
  40b3f8:	b	40b38c <__fxstatat@plt+0x81dc>
  40b3fc:	ldr	x0, [sp, #120]
  40b400:	tbnz	w0, #0, 40b5b8 <__fxstatat@plt+0x8408>
  40b404:	mov	w20, #0x0                   	// #0
  40b408:	b	40b1dc <__fxstatat@plt+0x802c>
  40b40c:	cmp	w25, #0x2
  40b410:	b.eq	40b478 <__fxstatat@plt+0x82c8>  // b.none
  40b414:	cmp	w25, #0x5
  40b418:	b.ne	40b404 <__fxstatat@plt+0x8254>  // b.any
  40b41c:	ldr	x0, [sp, #120]
  40b420:	tbz	w0, #2, 40b404 <__fxstatat@plt+0x8254>
  40b424:	add	x1, x13, #0x2
  40b428:	cmp	x1, x24
  40b42c:	b.cs	40b404 <__fxstatat@plt+0x8254>  // b.hs, b.nlast
  40b430:	ldr	x0, [sp, #136]
  40b434:	ldrb	w0, [x0, #1]
  40b438:	cmp	w0, #0x3f
  40b43c:	b.ne	40b404 <__fxstatat@plt+0x8254>  // b.any
  40b440:	ldrb	w7, [x21, x1]
  40b444:	cmp	w7, #0x2f
  40b448:	b.hi	40b4b4 <__fxstatat@plt+0x8304>  // b.pmore
  40b44c:	cmp	w7, #0x20
  40b450:	b.ls	40b988 <__fxstatat@plt+0x87d8>  // b.plast
  40b454:	sub	w2, w7, #0x21
  40b458:	cmp	w2, #0xe
  40b45c:	b.hi	40b980 <__fxstatat@plt+0x87d0>  // b.pmore
  40b460:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40b464:	add	x0, x0, #0x664
  40b468:	ldrh	w0, [x0, w2, uxtw #1]
  40b46c:	adr	x2, 40b478 <__fxstatat@plt+0x82c8>
  40b470:	add	x0, x2, w0, sxth #2
  40b474:	br	x0
  40b478:	cbz	w28, 40b404 <__fxstatat@plt+0x8254>
  40b47c:	ldr	x0, [sp, #240]
  40b480:	cmp	w22, #0x0
  40b484:	str	x0, [sp]
  40b488:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b48c:	ldr	w0, [sp, #120]
  40b490:	mov	x3, x24
  40b494:	mov	x2, x21
  40b498:	mov	x1, x27
  40b49c:	and	w5, w0, #0xfffffffd
  40b4a0:	mov	x6, #0x0                   	// #0
  40b4a4:	mov	w0, #0x4                   	// #4
  40b4a8:	csel	w4, w25, w0, ne  // ne = any
  40b4ac:	ldr	x7, [sp, #128]
  40b4b0:	b	40afec <__fxstatat@plt+0x7e3c>
  40b4b4:	sub	w2, w7, #0x3c
  40b4b8:	and	w2, w2, #0xff
  40b4bc:	cmp	w2, #0x2
  40b4c0:	b.hi	40b988 <__fxstatat@plt+0x87d8>  // b.pmore
  40b4c4:	cbnz	w28, 40b47c <__fxstatat@plt+0x82cc>
  40b4c8:	cmp	x27, x19
  40b4cc:	b.ls	40b4d8 <__fxstatat@plt+0x8328>  // b.plast
  40b4d0:	mov	w0, #0x3f                  	// #63
  40b4d4:	strb	w0, [x26, x19]
  40b4d8:	add	x0, x19, #0x1
  40b4dc:	cmp	x27, x0
  40b4e0:	b.ls	40b4ec <__fxstatat@plt+0x833c>  // b.plast
  40b4e4:	mov	w2, #0x22                  	// #34
  40b4e8:	strb	w2, [x26, x0]
  40b4ec:	add	x0, x19, #0x2
  40b4f0:	cmp	x27, x0
  40b4f4:	b.ls	40b500 <__fxstatat@plt+0x8350>  // b.plast
  40b4f8:	mov	w2, #0x22                  	// #34
  40b4fc:	strb	w2, [x26, x0]
  40b500:	add	x0, x19, #0x3
  40b504:	cmp	x27, x0
  40b508:	b.ls	40b514 <__fxstatat@plt+0x8364>  // b.plast
  40b50c:	mov	w2, #0x3f                  	// #63
  40b510:	strb	w2, [x26, x0]
  40b514:	add	x19, x19, #0x4
  40b518:	mov	x13, x1
  40b51c:	mov	w20, #0x0                   	// #0
  40b520:	mov	w3, #0x0                   	// #0
  40b524:	cmp	w25, #0x2
  40b528:	eor	w0, w22, #0x1
  40b52c:	cset	w1, eq  // eq = none
  40b530:	orr	w0, w1, w0
  40b534:	tst	w0, #0xff
  40b538:	b.eq	40b540 <__fxstatat@plt+0x8390>  // b.none
  40b53c:	cbz	w28, 40b55c <__fxstatat@plt+0x83ac>
  40b540:	ldr	x0, [sp, #152]
  40b544:	cbz	x0, 40b55c <__fxstatat@plt+0x83ac>
  40b548:	ldr	x1, [sp, #152]
  40b54c:	ubfx	x0, x7, #5, #8
  40b550:	ldr	w0, [x1, x0, lsl #2]
  40b554:	lsr	w0, w0, w7
  40b558:	tbnz	w0, #0, 40b24c <__fxstatat@plt+0x809c>
  40b55c:	cbnz	w18, 40b24c <__fxstatat@plt+0x809c>
  40b560:	eor	w3, w3, #0x1
  40b564:	tst	w23, w3
  40b568:	b.eq	40b598 <__fxstatat@plt+0x83e8>  // b.none
  40b56c:	cmp	x27, x19
  40b570:	b.ls	40b57c <__fxstatat@plt+0x83cc>  // b.plast
  40b574:	mov	w0, #0x27                  	// #39
  40b578:	strb	w0, [x26, x19]
  40b57c:	add	x0, x19, #0x1
  40b580:	cmp	x27, x0
  40b584:	b.ls	40b590 <__fxstatat@plt+0x83e0>  // b.plast
  40b588:	mov	w1, #0x27                  	// #39
  40b58c:	strb	w1, [x26, x0]
  40b590:	add	x19, x19, #0x2
  40b594:	mov	w23, #0x0                   	// #0
  40b598:	cmp	x27, x19
  40b59c:	b.ls	40b5a4 <__fxstatat@plt+0x83f4>  // b.plast
  40b5a0:	strb	w7, [x26, x19]
  40b5a4:	ldr	w0, [sp, #148]
  40b5a8:	cmp	w20, #0x0
  40b5ac:	add	x19, x19, #0x1
  40b5b0:	csel	w0, w0, wzr, ne  // ne = any
  40b5b4:	str	w0, [sp, #148]
  40b5b8:	add	x13, x13, #0x1
  40b5bc:	b	40af7c <__fxstatat@plt+0x7dcc>
  40b5c0:	mov	w0, #0x74                  	// #116
  40b5c4:	b	40b228 <__fxstatat@plt+0x8078>
  40b5c8:	mov	w0, #0x76                  	// #118
  40b5cc:	b	40b240 <__fxstatat@plt+0x8090>
  40b5d0:	cmp	w25, #0x2
  40b5d4:	b.ne	40b5e8 <__fxstatat@plt+0x8438>  // b.any
  40b5d8:	cbnz	w28, 40b47c <__fxstatat@plt+0x82cc>
  40b5dc:	mov	w20, #0x0                   	// #0
  40b5e0:	mov	w3, #0x0                   	// #0
  40b5e4:	b	40b560 <__fxstatat@plt+0x83b0>
  40b5e8:	cmp	w22, #0x0
  40b5ec:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  40b5f0:	b.eq	40b5f8 <__fxstatat@plt+0x8448>  // b.none
  40b5f4:	cbnz	x10, 40b5dc <__fxstatat@plt+0x842c>
  40b5f8:	mov	w0, w7
  40b5fc:	b	40b228 <__fxstatat@plt+0x8078>
  40b600:	mov	w0, #0x6e                  	// #110
  40b604:	b	40b228 <__fxstatat@plt+0x8078>
  40b608:	mov	w0, #0x61                  	// #97
  40b60c:	b	40b240 <__fxstatat@plt+0x8090>
  40b610:	mov	w0, #0x66                  	// #102
  40b614:	b	40b240 <__fxstatat@plt+0x8090>
  40b618:	cmn	x24, #0x1
  40b61c:	b.ne	40b648 <__fxstatat@plt+0x8498>  // b.any
  40b620:	ldrb	w0, [x21, #1]
  40b624:	cmp	w0, #0x0
  40b628:	cset	w0, ne  // ne = any
  40b62c:	cbnz	w0, 40b404 <__fxstatat@plt+0x8254>
  40b630:	cbnz	x13, 40b404 <__fxstatat@plt+0x8254>
  40b634:	mov	w20, w14
  40b638:	cmp	w25, #0x2
  40b63c:	csel	w3, w28, wzr, eq  // eq = none
  40b640:	cbz	w3, 40b524 <__fxstatat@plt+0x8374>
  40b644:	b	40b234 <__fxstatat@plt+0x8084>
  40b648:	cmp	x24, #0x1
  40b64c:	b	40b628 <__fxstatat@plt+0x8478>
  40b650:	mov	w20, #0x0                   	// #0
  40b654:	b	40b638 <__fxstatat@plt+0x8488>
  40b658:	cmp	w25, #0x2
  40b65c:	b.ne	40b990 <__fxstatat@plt+0x87e0>  // b.any
  40b660:	cbnz	w28, 40b47c <__fxstatat@plt+0x82cc>
  40b664:	ldr	x0, [sp, #112]
  40b668:	cmp	x27, #0x0
  40b66c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40b670:	b.eq	40b6c4 <__fxstatat@plt+0x8514>  // b.none
  40b674:	cmp	x27, x19
  40b678:	b.ls	40b684 <__fxstatat@plt+0x84d4>  // b.plast
  40b67c:	mov	w0, #0x27                  	// #39
  40b680:	strb	w0, [x26, x19]
  40b684:	add	x0, x19, #0x1
  40b688:	cmp	x0, x27
  40b68c:	b.cs	40b698 <__fxstatat@plt+0x84e8>  // b.hs, b.nlast
  40b690:	mov	w1, #0x5c                  	// #92
  40b694:	strb	w1, [x26, x0]
  40b698:	add	x0, x19, #0x2
  40b69c:	cmp	x0, x27
  40b6a0:	b.cs	40b6ac <__fxstatat@plt+0x84fc>  // b.hs, b.nlast
  40b6a4:	mov	w1, #0x27                  	// #39
  40b6a8:	strb	w1, [x26, x0]
  40b6ac:	add	x19, x19, #0x3
  40b6b0:	mov	w20, w14
  40b6b4:	mov	w3, #0x0                   	// #0
  40b6b8:	mov	w23, #0x0                   	// #0
  40b6bc:	str	w14, [sp, #144]
  40b6c0:	b	40b524 <__fxstatat@plt+0x8374>
  40b6c4:	str	x27, [sp, #112]
  40b6c8:	mov	x27, #0x0                   	// #0
  40b6cc:	b	40b684 <__fxstatat@plt+0x84d4>
  40b6d0:	str	xzr, [sp, #232]
  40b6d4:	cmn	x24, #0x1
  40b6d8:	b.ne	40b710 <__fxstatat@plt+0x8560>  // b.any
  40b6dc:	mov	x0, x21
  40b6e0:	stp	x13, x6, [sp, #168]
  40b6e4:	str	x10, [sp, #184]
  40b6e8:	str	w7, [sp, #192]
  40b6ec:	str	w18, [sp, #200]
  40b6f0:	str	w14, [sp, #208]
  40b6f4:	bl	4029c0 <strlen@plt>
  40b6f8:	ldp	x13, x6, [sp, #168]
  40b6fc:	mov	x24, x0
  40b700:	ldr	w7, [sp, #192]
  40b704:	ldr	w18, [sp, #200]
  40b708:	ldr	w14, [sp, #208]
  40b70c:	ldr	x10, [sp, #184]
  40b710:	mov	w20, w14
  40b714:	mov	x15, #0x0                   	// #0
  40b718:	add	x2, x13, x15
  40b71c:	add	x3, sp, #0xe8
  40b720:	add	x1, x21, x2
  40b724:	add	x0, sp, #0xe4
  40b728:	sub	x2, x24, x2
  40b72c:	stp	x1, x13, [sp, #168]
  40b730:	stp	x15, x6, [sp, #184]
  40b734:	str	x10, [sp, #200]
  40b738:	stp	w7, w18, [sp, #208]
  40b73c:	str	w14, [sp, #216]
  40b740:	bl	40fea8 <__fxstatat@plt+0xccf8>
  40b744:	ldp	w7, w18, [sp, #208]
  40b748:	mov	x3, x0
  40b74c:	ldr	w14, [sp, #216]
  40b750:	ldp	x13, x15, [sp, #176]
  40b754:	ldp	x6, x10, [sp, #192]
  40b758:	cbz	x0, 40b838 <__fxstatat@plt+0x8688>
  40b75c:	cmn	x0, #0x1
  40b760:	b.eq	40b788 <__fxstatat@plt+0x85d8>  // b.none
  40b764:	cmn	x0, #0x2
  40b768:	ldr	x1, [sp, #168]
  40b76c:	b.ne	40b798 <__fxstatat@plt+0x85e8>  // b.any
  40b770:	add	x0, x13, x15
  40b774:	cmp	x24, x0
  40b778:	b.ls	40b788 <__fxstatat@plt+0x85d8>  // b.plast
  40b77c:	ldr	x0, [sp, #136]
  40b780:	ldrb	w0, [x0, x15]
  40b784:	cbnz	w0, 40b790 <__fxstatat@plt+0x85e0>
  40b788:	mov	w20, #0x0                   	// #0
  40b78c:	b	40b838 <__fxstatat@plt+0x8688>
  40b790:	add	x15, x15, #0x1
  40b794:	b	40b770 <__fxstatat@plt+0x85c0>
  40b798:	cmp	w28, #0x0
  40b79c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b7a0:	b.ne	40b7e4 <__fxstatat@plt+0x8634>  // b.any
  40b7a4:	mov	x0, #0x1                   	// #1
  40b7a8:	b	40b7dc <__fxstatat@plt+0x862c>
  40b7ac:	ldrb	w2, [x1, x0]
  40b7b0:	sub	w2, w2, #0x5b
  40b7b4:	and	w2, w2, #0xff
  40b7b8:	cmp	w2, #0x21
  40b7bc:	b.hi	40b7d8 <__fxstatat@plt+0x8628>  // b.pmore
  40b7c0:	mov	x4, #0x1                   	// #1
  40b7c4:	lsl	x2, x4, x2
  40b7c8:	mov	x4, #0x2b                  	// #43
  40b7cc:	movk	x4, #0x2, lsl #32
  40b7d0:	tst	x2, x4
  40b7d4:	b.ne	40b234 <__fxstatat@plt+0x8084>  // b.any
  40b7d8:	add	x0, x0, #0x1
  40b7dc:	cmp	x0, x3
  40b7e0:	b.ne	40b7ac <__fxstatat@plt+0x85fc>  // b.any
  40b7e4:	ldr	w0, [sp, #228]
  40b7e8:	stp	x15, x13, [sp, #168]
  40b7ec:	stp	x6, x10, [sp, #184]
  40b7f0:	str	w7, [sp, #200]
  40b7f4:	stp	w18, w14, [sp, #208]
  40b7f8:	str	x3, [sp, #216]
  40b7fc:	bl	4030c0 <iswprint@plt>
  40b800:	ldr	x15, [sp, #168]
  40b804:	cmp	w0, #0x0
  40b808:	ldr	x3, [sp, #216]
  40b80c:	csel	w20, w20, wzr, ne  // ne = any
  40b810:	add	x0, sp, #0xe8
  40b814:	add	x15, x15, x3
  40b818:	str	x15, [sp, #168]
  40b81c:	str	x15, [sp, #216]
  40b820:	bl	402de0 <mbsinit@plt>
  40b824:	ldr	w7, [sp, #200]
  40b828:	ldp	w18, w14, [sp, #208]
  40b82c:	ldp	x15, x13, [sp, #168]
  40b830:	ldp	x6, x10, [sp, #184]
  40b834:	cbz	w0, 40b718 <__fxstatat@plt+0x8568>
  40b838:	cmp	x15, #0x1
  40b83c:	b.ls	40b318 <__fxstatat@plt+0x8168>  // b.plast
  40b840:	eor	w0, w20, #0x1
  40b844:	add	x15, x13, x15
  40b848:	and	w0, w22, w0
  40b84c:	mov	w3, #0x0                   	// #0
  40b850:	and	w0, w0, #0xff
  40b854:	mov	w16, #0x5c                  	// #92
  40b858:	mov	w1, #0x27                  	// #39
  40b85c:	mov	w17, #0x24                  	// #36
  40b860:	cbz	w0, 40b954 <__fxstatat@plt+0x87a4>
  40b864:	cmp	w25, #0x2
  40b868:	cset	w3, eq  // eq = none
  40b86c:	cbnz	w28, 40ba2c <__fxstatat@plt+0x887c>
  40b870:	eor	w2, w23, #0x1
  40b874:	ands	w2, w3, w2
  40b878:	b.eq	40b8b0 <__fxstatat@plt+0x8700>  // b.none
  40b87c:	cmp	x27, x19
  40b880:	b.ls	40b888 <__fxstatat@plt+0x86d8>  // b.plast
  40b884:	strb	w1, [x26, x19]
  40b888:	add	x3, x19, #0x1
  40b88c:	cmp	x27, x3
  40b890:	b.ls	40b898 <__fxstatat@plt+0x86e8>  // b.plast
  40b894:	strb	w17, [x26, x3]
  40b898:	add	x3, x19, #0x2
  40b89c:	cmp	x27, x3
  40b8a0:	b.ls	40b8a8 <__fxstatat@plt+0x86f8>  // b.plast
  40b8a4:	strb	w1, [x26, x3]
  40b8a8:	add	x19, x19, #0x3
  40b8ac:	mov	w23, w2
  40b8b0:	cmp	x27, x19
  40b8b4:	b.ls	40b8bc <__fxstatat@plt+0x870c>  // b.plast
  40b8b8:	strb	w16, [x26, x19]
  40b8bc:	add	x3, x19, #0x1
  40b8c0:	cmp	x27, x3
  40b8c4:	b.ls	40b8d4 <__fxstatat@plt+0x8724>  // b.plast
  40b8c8:	lsr	w2, w7, #6
  40b8cc:	add	w2, w2, #0x30
  40b8d0:	strb	w2, [x26, x3]
  40b8d4:	add	x3, x19, #0x2
  40b8d8:	cmp	x27, x3
  40b8dc:	b.ls	40b8ec <__fxstatat@plt+0x873c>  // b.plast
  40b8e0:	ubfx	x2, x7, #3, #3
  40b8e4:	add	w2, w2, #0x30
  40b8e8:	strb	w2, [x26, x3]
  40b8ec:	and	w7, w7, #0x7
  40b8f0:	add	x19, x19, #0x3
  40b8f4:	add	w7, w7, #0x30
  40b8f8:	mov	w3, w0
  40b8fc:	add	x2, x13, #0x1
  40b900:	eor	w14, w3, #0x1
  40b904:	and	w14, w23, w14
  40b908:	cmp	x2, x15
  40b90c:	b.cs	40b560 <__fxstatat@plt+0x83b0>  // b.hs, b.nlast
  40b910:	cbz	w14, 40b938 <__fxstatat@plt+0x8788>
  40b914:	cmp	x27, x19
  40b918:	b.ls	40b920 <__fxstatat@plt+0x8770>  // b.plast
  40b91c:	strb	w1, [x26, x19]
  40b920:	add	x13, x19, #0x1
  40b924:	cmp	x27, x13
  40b928:	b.ls	40b930 <__fxstatat@plt+0x8780>  // b.plast
  40b92c:	strb	w1, [x26, x13]
  40b930:	add	x19, x19, #0x2
  40b934:	mov	w23, #0x0                   	// #0
  40b938:	cmp	x27, x19
  40b93c:	b.ls	40b944 <__fxstatat@plt+0x8794>  // b.plast
  40b940:	strb	w7, [x26, x19]
  40b944:	ldrb	w7, [x21, x2]
  40b948:	add	x19, x19, #0x1
  40b94c:	mov	x13, x2
  40b950:	b	40b860 <__fxstatat@plt+0x86b0>
  40b954:	cbz	w18, 40b8fc <__fxstatat@plt+0x874c>
  40b958:	cmp	x27, x19
  40b95c:	b.ls	40b964 <__fxstatat@plt+0x87b4>  // b.plast
  40b960:	strb	w16, [x26, x19]
  40b964:	add	x19, x19, #0x1
  40b968:	mov	w18, #0x0                   	// #0
  40b96c:	b	40b8fc <__fxstatat@plt+0x874c>
  40b970:	mov	w3, w22
  40b974:	mov	w20, #0x0                   	// #0
  40b978:	mov	w7, #0x30                  	// #48
  40b97c:	b	40b524 <__fxstatat@plt+0x8374>
  40b980:	mov	w7, #0x3f                  	// #63
  40b984:	b	40b404 <__fxstatat@plt+0x8254>
  40b988:	mov	w7, w0
  40b98c:	b	40b404 <__fxstatat@plt+0x8254>
  40b990:	mov	w20, w14
  40b994:	str	w14, [sp, #144]
  40b998:	b	40b1dc <__fxstatat@plt+0x802c>
  40b99c:	cmp	x24, x13
  40b9a0:	b	40af8c <__fxstatat@plt+0x7ddc>
  40b9a4:	ldr	x0, [sp, #112]
  40b9a8:	cmp	x27, #0x0
  40b9ac:	cset	w28, eq  // eq = none
  40b9b0:	mov	w25, #0x2                   	// #2
  40b9b4:	cmp	x0, #0x0
  40b9b8:	csel	w20, w28, wzr, ne  // ne = any
  40b9bc:	cbnz	w20, 40af30 <__fxstatat@plt+0x7d80>
  40b9c0:	ldr	w0, [sp, #144]
  40b9c4:	cmp	x6, #0x0
  40b9c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40b9cc:	mov	x0, x19
  40b9d0:	b.ne	40ba24 <__fxstatat@plt+0x8874>  // b.any
  40b9d4:	cmp	x27, x0
  40b9d8:	b.ls	40b9e0 <__fxstatat@plt+0x8830>  // b.plast
  40b9dc:	strb	wzr, [x26, x0]
  40b9e0:	ldp	x29, x30, [sp, #16]
  40b9e4:	ldp	x19, x20, [sp, #32]
  40b9e8:	ldp	x21, x22, [sp, #48]
  40b9ec:	ldp	x23, x24, [sp, #64]
  40b9f0:	ldp	x25, x26, [sp, #80]
  40b9f4:	ldp	x27, x28, [sp, #96]
  40b9f8:	add	sp, sp, #0xf0
  40b9fc:	ret
  40ba00:	mov	w0, w5
  40ba04:	b	40b9c4 <__fxstatat@plt+0x8814>
  40ba08:	cmp	x27, x0
  40ba0c:	b.ls	40ba14 <__fxstatat@plt+0x8864>  // b.plast
  40ba10:	strb	w1, [x26, x0]
  40ba14:	add	x0, x0, #0x1
  40ba18:	ldrb	w1, [x6, x0]
  40ba1c:	cbnz	w1, 40ba08 <__fxstatat@plt+0x8858>
  40ba20:	b	40b9d4 <__fxstatat@plt+0x8824>
  40ba24:	sub	x6, x6, x19
  40ba28:	b	40ba18 <__fxstatat@plt+0x8868>
  40ba2c:	mov	w22, w28
  40ba30:	b	40b47c <__fxstatat@plt+0x82cc>
  40ba34:	sub	sp, sp, #0x80
  40ba38:	stp	x29, x30, [sp, #16]
  40ba3c:	add	x29, sp, #0x10
  40ba40:	stp	x19, x20, [sp, #32]
  40ba44:	mov	w19, w0
  40ba48:	mov	x20, x3
  40ba4c:	stp	x21, x22, [sp, #48]
  40ba50:	stp	x23, x24, [sp, #64]
  40ba54:	mov	x24, x1
  40ba58:	stp	x25, x26, [sp, #80]
  40ba5c:	mov	x25, x2
  40ba60:	stp	x27, x28, [sp, #96]
  40ba64:	bl	403110 <__errno_location@plt>
  40ba68:	mov	x23, x0
  40ba6c:	ldr	w0, [x0]
  40ba70:	adrp	x27, 428000 <__fxstatat@plt+0x24e50>
  40ba74:	str	w0, [sp, #116]
  40ba78:	ldr	x28, [x27, #1104]
  40ba7c:	tbz	w19, #31, 40ba84 <__fxstatat@plt+0x88d4>
  40ba80:	bl	402dc0 <abort@plt>
  40ba84:	add	x22, x27, #0x450
  40ba88:	ldr	w0, [x22, #8]
  40ba8c:	cmp	w0, w19
  40ba90:	b.gt	40bafc <__fxstatat@plt+0x894c>
  40ba94:	mov	w0, #0x7fffffff            	// #2147483647
  40ba98:	cmp	w19, w0
  40ba9c:	b.ne	40baa4 <__fxstatat@plt+0x88f4>  // b.any
  40baa0:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40baa4:	add	x2, x22, #0x10
  40baa8:	add	w26, w19, #0x1
  40baac:	cmp	x28, x2
  40bab0:	str	x2, [sp, #120]
  40bab4:	csel	x0, x28, xzr, ne  // ne = any
  40bab8:	sbfiz	x1, x26, #4, #32
  40babc:	bl	40dba8 <__fxstatat@plt+0xa9f8>
  40bac0:	str	x0, [x27, #1104]
  40bac4:	ldr	x2, [sp, #120]
  40bac8:	mov	x21, x0
  40bacc:	cmp	x28, x2
  40bad0:	b.ne	40badc <__fxstatat@plt+0x892c>  // b.any
  40bad4:	ldp	x0, x1, [x22, #16]
  40bad8:	stp	x0, x1, [x21]
  40badc:	ldr	w0, [x22, #8]
  40bae0:	mov	x28, x21
  40bae4:	mov	w1, #0x0                   	// #0
  40bae8:	sub	w2, w26, w0
  40baec:	add	x0, x21, w0, sxtw #4
  40baf0:	sbfiz	x2, x2, #4, #32
  40baf4:	bl	402ca0 <memset@plt>
  40baf8:	str	w26, [x22, #8]
  40bafc:	sbfiz	x9, x19, #4, #32
  40bb00:	add	x19, x28, w19, sxtw #4
  40bb04:	ldp	x7, x0, [x20, #40]
  40bb08:	add	x27, x20, #0x8
  40bb0c:	ldp	w4, w26, [x20]
  40bb10:	mov	x6, x27
  40bb14:	ldr	x22, [x28, x9]
  40bb18:	orr	w26, w26, #0x1
  40bb1c:	ldr	x21, [x19, #8]
  40bb20:	str	x0, [sp]
  40bb24:	mov	x3, x25
  40bb28:	mov	x2, x24
  40bb2c:	mov	x1, x22
  40bb30:	mov	w5, w26
  40bb34:	mov	x0, x21
  40bb38:	str	x9, [sp, #120]
  40bb3c:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40bb40:	cmp	x22, x0
  40bb44:	b.hi	40bba0 <__fxstatat@plt+0x89f0>  // b.pmore
  40bb48:	ldr	x9, [sp, #120]
  40bb4c:	add	x22, x0, #0x1
  40bb50:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40bb54:	add	x0, x0, #0x950
  40bb58:	cmp	x21, x0
  40bb5c:	str	x22, [x28, x9]
  40bb60:	b.eq	40bb6c <__fxstatat@plt+0x89bc>  // b.none
  40bb64:	mov	x0, x21
  40bb68:	bl	402ee0 <free@plt>
  40bb6c:	mov	x0, x22
  40bb70:	bl	40db48 <__fxstatat@plt+0xa998>
  40bb74:	ldp	x7, x1, [x20, #40]
  40bb78:	mov	x21, x0
  40bb7c:	ldr	w4, [x20]
  40bb80:	mov	x6, x27
  40bb84:	str	x0, [x19, #8]
  40bb88:	mov	w5, w26
  40bb8c:	str	x1, [sp]
  40bb90:	mov	x3, x25
  40bb94:	mov	x2, x24
  40bb98:	mov	x1, x22
  40bb9c:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40bba0:	ldr	w0, [sp, #116]
  40bba4:	ldp	x29, x30, [sp, #16]
  40bba8:	ldp	x19, x20, [sp, #32]
  40bbac:	ldp	x25, x26, [sp, #80]
  40bbb0:	ldp	x27, x28, [sp, #96]
  40bbb4:	str	w0, [x23]
  40bbb8:	mov	x0, x21
  40bbbc:	ldp	x21, x22, [sp, #48]
  40bbc0:	ldp	x23, x24, [sp, #64]
  40bbc4:	add	sp, sp, #0x80
  40bbc8:	ret
  40bbcc:	stp	x29, x30, [sp, #-48]!
  40bbd0:	mov	x29, sp
  40bbd4:	stp	x19, x20, [sp, #16]
  40bbd8:	mov	x19, x0
  40bbdc:	str	x21, [sp, #32]
  40bbe0:	bl	403110 <__errno_location@plt>
  40bbe4:	ldr	w21, [x0]
  40bbe8:	mov	x20, x0
  40bbec:	cbnz	x19, 40bbfc <__fxstatat@plt+0x8a4c>
  40bbf0:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  40bbf4:	add	x19, x19, #0x950
  40bbf8:	add	x19, x19, #0x100
  40bbfc:	mov	x0, x19
  40bc00:	mov	x1, #0x38                  	// #56
  40bc04:	bl	40dce4 <__fxstatat@plt+0xab34>
  40bc08:	str	w21, [x20]
  40bc0c:	ldp	x19, x20, [sp, #16]
  40bc10:	ldr	x21, [sp, #32]
  40bc14:	ldp	x29, x30, [sp], #48
  40bc18:	ret
  40bc1c:	cbnz	x0, 40bc2c <__fxstatat@plt+0x8a7c>
  40bc20:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40bc24:	add	x0, x0, #0x950
  40bc28:	add	x0, x0, #0x100
  40bc2c:	ldr	w0, [x0]
  40bc30:	ret
  40bc34:	cbnz	x0, 40bc44 <__fxstatat@plt+0x8a94>
  40bc38:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40bc3c:	add	x0, x0, #0x950
  40bc40:	add	x0, x0, #0x100
  40bc44:	str	w1, [x0]
  40bc48:	ret
  40bc4c:	and	w1, w1, #0xff
  40bc50:	cbnz	x0, 40bc60 <__fxstatat@plt+0x8ab0>
  40bc54:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40bc58:	add	x0, x0, #0x950
  40bc5c:	add	x0, x0, #0x100
  40bc60:	ubfx	x4, x1, #5, #3
  40bc64:	add	x0, x0, #0x8
  40bc68:	and	w3, w1, #0x1f
  40bc6c:	lsl	x4, x4, #2
  40bc70:	ldr	w6, [x0, x4]
  40bc74:	lsr	w5, w6, w3
  40bc78:	eor	w1, w5, w2
  40bc7c:	and	w1, w1, #0x1
  40bc80:	lsl	w1, w1, w3
  40bc84:	eor	w1, w1, w6
  40bc88:	str	w1, [x0, x4]
  40bc8c:	and	w0, w5, #0x1
  40bc90:	ret
  40bc94:	mov	x2, x0
  40bc98:	cbnz	x0, 40bca8 <__fxstatat@plt+0x8af8>
  40bc9c:	adrp	x2, 428000 <__fxstatat@plt+0x24e50>
  40bca0:	add	x2, x2, #0x950
  40bca4:	add	x2, x2, #0x100
  40bca8:	ldr	w0, [x2, #4]
  40bcac:	str	w1, [x2, #4]
  40bcb0:	ret
  40bcb4:	cbnz	x0, 40bcc4 <__fxstatat@plt+0x8b14>
  40bcb8:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40bcbc:	add	x0, x0, #0x950
  40bcc0:	add	x0, x0, #0x100
  40bcc4:	mov	w3, #0xa                   	// #10
  40bcc8:	str	w3, [x0]
  40bccc:	cmp	x1, #0x0
  40bcd0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40bcd4:	b.ne	40bce4 <__fxstatat@plt+0x8b34>  // b.any
  40bcd8:	stp	x29, x30, [sp, #-16]!
  40bcdc:	mov	x29, sp
  40bce0:	bl	402dc0 <abort@plt>
  40bce4:	stp	x1, x2, [x0, #40]
  40bce8:	ret
  40bcec:	sub	sp, sp, #0x60
  40bcf0:	stp	x29, x30, [sp, #16]
  40bcf4:	add	x29, sp, #0x10
  40bcf8:	stp	x19, x20, [sp, #32]
  40bcfc:	stp	x21, x22, [sp, #48]
  40bd00:	mov	x21, x0
  40bd04:	mov	x22, x1
  40bd08:	stp	x23, x24, [sp, #64]
  40bd0c:	mov	x23, x2
  40bd10:	mov	x24, x3
  40bd14:	str	x25, [sp, #80]
  40bd18:	cbnz	x4, 40bd7c <__fxstatat@plt+0x8bcc>
  40bd1c:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  40bd20:	add	x19, x19, #0x950
  40bd24:	add	x19, x19, #0x100
  40bd28:	bl	403110 <__errno_location@plt>
  40bd2c:	ldr	w25, [x0]
  40bd30:	mov	x20, x0
  40bd34:	add	x6, x19, #0x8
  40bd38:	ldr	x0, [x19, #48]
  40bd3c:	str	x0, [sp]
  40bd40:	mov	x3, x24
  40bd44:	mov	x2, x23
  40bd48:	ldp	w4, w5, [x19]
  40bd4c:	mov	x1, x22
  40bd50:	ldr	x7, [x19, #40]
  40bd54:	mov	x0, x21
  40bd58:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40bd5c:	ldp	x29, x30, [sp, #16]
  40bd60:	ldp	x21, x22, [sp, #48]
  40bd64:	ldp	x23, x24, [sp, #64]
  40bd68:	str	w25, [x20]
  40bd6c:	ldp	x19, x20, [sp, #32]
  40bd70:	ldr	x25, [sp, #80]
  40bd74:	add	sp, sp, #0x60
  40bd78:	ret
  40bd7c:	mov	x19, x4
  40bd80:	b	40bd28 <__fxstatat@plt+0x8b78>
  40bd84:	sub	sp, sp, #0x80
  40bd88:	stp	x29, x30, [sp, #16]
  40bd8c:	add	x29, sp, #0x10
  40bd90:	stp	x19, x20, [sp, #32]
  40bd94:	mov	x20, x2
  40bd98:	stp	x21, x22, [sp, #48]
  40bd9c:	stp	x23, x24, [sp, #64]
  40bda0:	mov	x23, x0
  40bda4:	mov	x24, x1
  40bda8:	stp	x25, x26, [sp, #80]
  40bdac:	stp	x27, x28, [sp, #96]
  40bdb0:	cbnz	x3, 40be80 <__fxstatat@plt+0x8cd0>
  40bdb4:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  40bdb8:	add	x19, x19, #0x950
  40bdbc:	add	x19, x19, #0x100
  40bdc0:	bl	403110 <__errno_location@plt>
  40bdc4:	ldr	w8, [x0]
  40bdc8:	mov	x22, x0
  40bdcc:	ldr	w5, [x19, #4]
  40bdd0:	ldr	x0, [x19, #48]
  40bdd4:	str	x0, [sp]
  40bdd8:	cmp	x20, #0x0
  40bddc:	add	x28, x19, #0x8
  40bde0:	cset	w25, eq  // eq = none
  40bde4:	ldr	w4, [x19]
  40bde8:	ldr	x7, [x19, #40]
  40bdec:	orr	w25, w25, w5
  40bdf0:	mov	x6, x28
  40bdf4:	mov	x3, x24
  40bdf8:	mov	x2, x23
  40bdfc:	mov	w5, w25
  40be00:	mov	x1, #0x0                   	// #0
  40be04:	mov	x0, #0x0                   	// #0
  40be08:	str	w8, [sp, #124]
  40be0c:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40be10:	add	x27, x0, #0x1
  40be14:	mov	x21, x0
  40be18:	mov	x0, x27
  40be1c:	bl	40db48 <__fxstatat@plt+0xa998>
  40be20:	ldr	x1, [x19, #48]
  40be24:	str	x1, [sp]
  40be28:	mov	x26, x0
  40be2c:	mov	x6, x28
  40be30:	ldr	w4, [x19]
  40be34:	mov	w5, w25
  40be38:	ldr	x7, [x19, #40]
  40be3c:	mov	x3, x24
  40be40:	mov	x2, x23
  40be44:	mov	x1, x27
  40be48:	bl	40aea0 <__fxstatat@plt+0x7cf0>
  40be4c:	ldr	w8, [sp, #124]
  40be50:	str	w8, [x22]
  40be54:	cbz	x20, 40be5c <__fxstatat@plt+0x8cac>
  40be58:	str	x21, [x20]
  40be5c:	mov	x0, x26
  40be60:	ldp	x29, x30, [sp, #16]
  40be64:	ldp	x19, x20, [sp, #32]
  40be68:	ldp	x21, x22, [sp, #48]
  40be6c:	ldp	x23, x24, [sp, #64]
  40be70:	ldp	x25, x26, [sp, #80]
  40be74:	ldp	x27, x28, [sp, #96]
  40be78:	add	sp, sp, #0x80
  40be7c:	ret
  40be80:	mov	x19, x3
  40be84:	b	40bdc0 <__fxstatat@plt+0x8c10>
  40be88:	mov	x3, x2
  40be8c:	mov	x2, #0x0                   	// #0
  40be90:	b	40bd84 <__fxstatat@plt+0x8bd4>
  40be94:	stp	x29, x30, [sp, #-64]!
  40be98:	mov	x29, sp
  40be9c:	stp	x19, x20, [sp, #16]
  40bea0:	adrp	x20, 428000 <__fxstatat@plt+0x24e50>
  40bea4:	add	x19, x20, #0x450
  40bea8:	stp	x21, x22, [sp, #32]
  40beac:	mov	x22, #0x0                   	// #0
  40beb0:	ldr	x21, [x20, #1104]
  40beb4:	str	x23, [sp, #48]
  40beb8:	add	x23, x21, #0x8
  40bebc:	ldr	w0, [x19, #8]
  40bec0:	add	x22, x22, #0x1
  40bec4:	cmp	w0, w22
  40bec8:	b.gt	40bf20 <__fxstatat@plt+0x8d70>
  40becc:	ldr	x0, [x21, #8]
  40bed0:	adrp	x22, 428000 <__fxstatat@plt+0x24e50>
  40bed4:	add	x22, x22, #0x950
  40bed8:	cmp	x0, x22
  40bedc:	b.eq	40beec <__fxstatat@plt+0x8d3c>  // b.none
  40bee0:	bl	402ee0 <free@plt>
  40bee4:	mov	x0, #0x100                 	// #256
  40bee8:	stp	x0, x22, [x19, #16]
  40beec:	add	x22, x19, #0x10
  40bef0:	cmp	x21, x22
  40bef4:	b.eq	40bf04 <__fxstatat@plt+0x8d54>  // b.none
  40bef8:	mov	x0, x21
  40befc:	bl	402ee0 <free@plt>
  40bf00:	str	x22, [x20, #1104]
  40bf04:	mov	w0, #0x1                   	// #1
  40bf08:	str	w0, [x19, #8]
  40bf0c:	ldp	x19, x20, [sp, #16]
  40bf10:	ldp	x21, x22, [sp, #32]
  40bf14:	ldr	x23, [sp, #48]
  40bf18:	ldp	x29, x30, [sp], #64
  40bf1c:	ret
  40bf20:	lsl	x0, x22, #4
  40bf24:	ldr	x0, [x23, x0]
  40bf28:	bl	402ee0 <free@plt>
  40bf2c:	b	40bebc <__fxstatat@plt+0x8d0c>
  40bf30:	adrp	x3, 428000 <__fxstatat@plt+0x24e50>
  40bf34:	add	x3, x3, #0x950
  40bf38:	add	x3, x3, #0x100
  40bf3c:	mov	x2, #0xffffffffffffffff    	// #-1
  40bf40:	b	40ba34 <__fxstatat@plt+0x8884>
  40bf44:	adrp	x3, 428000 <__fxstatat@plt+0x24e50>
  40bf48:	add	x3, x3, #0x950
  40bf4c:	add	x3, x3, #0x100
  40bf50:	b	40ba34 <__fxstatat@plt+0x8884>
  40bf54:	mov	x1, x0
  40bf58:	mov	w0, #0x0                   	// #0
  40bf5c:	b	40bf30 <__fxstatat@plt+0x8d80>
  40bf60:	mov	x2, x1
  40bf64:	mov	x1, x0
  40bf68:	mov	w0, #0x0                   	// #0
  40bf6c:	b	40bf44 <__fxstatat@plt+0x8d94>
  40bf70:	stp	x29, x30, [sp, #-96]!
  40bf74:	add	x8, sp, #0x28
  40bf78:	mov	x29, sp
  40bf7c:	stp	x19, x20, [sp, #16]
  40bf80:	mov	x20, x2
  40bf84:	mov	w19, w0
  40bf88:	mov	w0, w1
  40bf8c:	bl	40ad2c <__fxstatat@plt+0x7b7c>
  40bf90:	add	x3, sp, #0x28
  40bf94:	mov	x1, x20
  40bf98:	mov	w0, w19
  40bf9c:	mov	x2, #0xffffffffffffffff    	// #-1
  40bfa0:	bl	40ba34 <__fxstatat@plt+0x8884>
  40bfa4:	ldp	x19, x20, [sp, #16]
  40bfa8:	ldp	x29, x30, [sp], #96
  40bfac:	ret
  40bfb0:	stp	x29, x30, [sp, #-112]!
  40bfb4:	add	x8, sp, #0x38
  40bfb8:	mov	x29, sp
  40bfbc:	stp	x19, x20, [sp, #16]
  40bfc0:	mov	x20, x2
  40bfc4:	mov	w19, w0
  40bfc8:	mov	w0, w1
  40bfcc:	str	x21, [sp, #32]
  40bfd0:	mov	x21, x3
  40bfd4:	bl	40ad2c <__fxstatat@plt+0x7b7c>
  40bfd8:	add	x3, sp, #0x38
  40bfdc:	mov	x2, x21
  40bfe0:	mov	x1, x20
  40bfe4:	mov	w0, w19
  40bfe8:	bl	40ba34 <__fxstatat@plt+0x8884>
  40bfec:	ldp	x19, x20, [sp, #16]
  40bff0:	ldr	x21, [sp, #32]
  40bff4:	ldp	x29, x30, [sp], #112
  40bff8:	ret
  40bffc:	mov	x2, x1
  40c000:	mov	w1, w0
  40c004:	mov	w0, #0x0                   	// #0
  40c008:	b	40bf70 <__fxstatat@plt+0x8dc0>
  40c00c:	mov	x3, x2
  40c010:	mov	x2, x1
  40c014:	mov	w1, w0
  40c018:	mov	w0, #0x0                   	// #0
  40c01c:	b	40bfb0 <__fxstatat@plt+0x8e00>
  40c020:	stp	x29, x30, [sp, #-112]!
  40c024:	mov	x29, sp
  40c028:	stp	x19, x20, [sp, #16]
  40c02c:	mov	x20, x1
  40c030:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  40c034:	add	x1, x1, #0x950
  40c038:	mov	x19, x0
  40c03c:	add	x1, x1, #0x100
  40c040:	str	x21, [sp, #32]
  40c044:	and	w21, w2, #0xff
  40c048:	mov	x2, #0x38                  	// #56
  40c04c:	add	x0, sp, x2
  40c050:	bl	402990 <memcpy@plt>
  40c054:	mov	w1, w21
  40c058:	add	x0, sp, #0x38
  40c05c:	mov	w2, #0x1                   	// #1
  40c060:	bl	40bc4c <__fxstatat@plt+0x8a9c>
  40c064:	add	x3, sp, #0x38
  40c068:	mov	x2, x20
  40c06c:	mov	x1, x19
  40c070:	mov	w0, #0x0                   	// #0
  40c074:	bl	40ba34 <__fxstatat@plt+0x8884>
  40c078:	ldp	x19, x20, [sp, #16]
  40c07c:	ldr	x21, [sp, #32]
  40c080:	ldp	x29, x30, [sp], #112
  40c084:	ret
  40c088:	mov	w2, w1
  40c08c:	mov	x1, #0xffffffffffffffff    	// #-1
  40c090:	b	40c020 <__fxstatat@plt+0x8e70>
  40c094:	mov	w1, #0x3a                  	// #58
  40c098:	b	40c088 <__fxstatat@plt+0x8ed8>
  40c09c:	mov	w2, #0x3a                  	// #58
  40c0a0:	b	40c020 <__fxstatat@plt+0x8e70>
  40c0a4:	stp	x29, x30, [sp, #-160]!
  40c0a8:	add	x8, sp, #0x20
  40c0ac:	mov	x29, sp
  40c0b0:	stp	x19, x20, [sp, #16]
  40c0b4:	mov	x20, x2
  40c0b8:	mov	w19, w0
  40c0bc:	mov	w0, w1
  40c0c0:	bl	40ad2c <__fxstatat@plt+0x7b7c>
  40c0c4:	add	x1, sp, #0x20
  40c0c8:	add	x0, sp, #0x68
  40c0cc:	mov	x2, #0x38                  	// #56
  40c0d0:	bl	402990 <memcpy@plt>
  40c0d4:	add	x0, sp, #0x68
  40c0d8:	mov	w2, #0x1                   	// #1
  40c0dc:	mov	w1, #0x3a                  	// #58
  40c0e0:	bl	40bc4c <__fxstatat@plt+0x8a9c>
  40c0e4:	add	x3, sp, #0x68
  40c0e8:	mov	x1, x20
  40c0ec:	mov	w0, w19
  40c0f0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c0f4:	bl	40ba34 <__fxstatat@plt+0x8884>
  40c0f8:	ldp	x19, x20, [sp, #16]
  40c0fc:	ldp	x29, x30, [sp], #160
  40c100:	ret
  40c104:	stp	x29, x30, [sp, #-128]!
  40c108:	mov	x29, sp
  40c10c:	stp	x21, x22, [sp, #32]
  40c110:	mov	x22, x1
  40c114:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  40c118:	add	x1, x1, #0x950
  40c11c:	mov	x21, x4
  40c120:	add	x1, x1, #0x100
  40c124:	stp	x19, x20, [sp, #16]
  40c128:	mov	x20, x3
  40c12c:	mov	w19, w0
  40c130:	add	x0, sp, #0x48
  40c134:	str	x23, [sp, #48]
  40c138:	mov	x23, x2
  40c13c:	mov	x2, #0x38                  	// #56
  40c140:	bl	402990 <memcpy@plt>
  40c144:	mov	x2, x23
  40c148:	mov	x1, x22
  40c14c:	add	x0, sp, #0x48
  40c150:	bl	40bcb4 <__fxstatat@plt+0x8b04>
  40c154:	add	x3, sp, #0x48
  40c158:	mov	x2, x21
  40c15c:	mov	x1, x20
  40c160:	mov	w0, w19
  40c164:	bl	40ba34 <__fxstatat@plt+0x8884>
  40c168:	ldp	x19, x20, [sp, #16]
  40c16c:	ldp	x21, x22, [sp, #32]
  40c170:	ldr	x23, [sp, #48]
  40c174:	ldp	x29, x30, [sp], #128
  40c178:	ret
  40c17c:	mov	x4, #0xffffffffffffffff    	// #-1
  40c180:	b	40c104 <__fxstatat@plt+0x8f54>
  40c184:	mov	x3, x2
  40c188:	mov	x2, x1
  40c18c:	mov	x1, x0
  40c190:	mov	w0, #0x0                   	// #0
  40c194:	b	40c17c <__fxstatat@plt+0x8fcc>
  40c198:	mov	x4, x3
  40c19c:	mov	x3, x2
  40c1a0:	mov	x2, x1
  40c1a4:	mov	x1, x0
  40c1a8:	mov	w0, #0x0                   	// #0
  40c1ac:	b	40c104 <__fxstatat@plt+0x8f54>
  40c1b0:	adrp	x3, 428000 <__fxstatat@plt+0x24e50>
  40c1b4:	add	x3, x3, #0x450
  40c1b8:	add	x3, x3, #0x20
  40c1bc:	b	40ba34 <__fxstatat@plt+0x8884>
  40c1c0:	mov	x2, x1
  40c1c4:	mov	x1, x0
  40c1c8:	mov	w0, #0x0                   	// #0
  40c1cc:	b	40c1b0 <__fxstatat@plt+0x9000>
  40c1d0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c1d4:	b	40c1b0 <__fxstatat@plt+0x9000>
  40c1d8:	mov	x1, x0
  40c1dc:	mov	w0, #0x0                   	// #0
  40c1e0:	b	40c1d0 <__fxstatat@plt+0x9020>
  40c1e4:	stp	x29, x30, [sp, #-336]!
  40c1e8:	mov	x29, sp
  40c1ec:	stp	x19, x20, [sp, #16]
  40c1f0:	stp	x21, x22, [sp, #32]
  40c1f4:	mov	x22, x1
  40c1f8:	mov	x21, x3
  40c1fc:	stp	x23, x24, [sp, #48]
  40c200:	mov	w24, w0
  40c204:	mov	w23, w2
  40c208:	str	x25, [sp, #64]
  40c20c:	mov	w25, w4
  40c210:	bl	402ef0 <renameat2@plt>
  40c214:	mov	w19, w0
  40c218:	tbz	w0, #31, 40c288 <__fxstatat@plt+0x90d8>
  40c21c:	bl	403110 <__errno_location@plt>
  40c220:	mov	x20, x0
  40c224:	ldr	w0, [x0]
  40c228:	cmp	w0, #0x26
  40c22c:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  40c230:	b.eq	40c23c <__fxstatat@plt+0x908c>  // b.none
  40c234:	cmp	w0, #0x5f
  40c238:	b.ne	40c288 <__fxstatat@plt+0x90d8>  // b.any
  40c23c:	cbz	w25, 40c2a4 <__fxstatat@plt+0x90f4>
  40c240:	tst	w25, #0xfffffffe
  40c244:	b.eq	40c254 <__fxstatat@plt+0x90a4>  // b.none
  40c248:	mov	w0, #0x5f                  	// #95
  40c24c:	str	w0, [x20]
  40c250:	b	40c284 <__fxstatat@plt+0x90d4>
  40c254:	add	x2, sp, #0xd0
  40c258:	mov	x1, x21
  40c25c:	mov	w0, w23
  40c260:	bl	40c898 <__fxstatat@plt+0x96e8>
  40c264:	cbz	w0, 40c274 <__fxstatat@plt+0x90c4>
  40c268:	ldr	w0, [x20]
  40c26c:	cmp	w0, #0x4b
  40c270:	b.ne	40c27c <__fxstatat@plt+0x90cc>  // b.any
  40c274:	mov	w0, #0x11                  	// #17
  40c278:	b	40c24c <__fxstatat@plt+0x909c>
  40c27c:	cmp	w0, #0x2
  40c280:	b.eq	40c2e4 <__fxstatat@plt+0x9134>  // b.none
  40c284:	mov	w19, #0xffffffff            	// #-1
  40c288:	mov	w0, w19
  40c28c:	ldp	x19, x20, [sp, #16]
  40c290:	ldp	x21, x22, [sp, #32]
  40c294:	ldp	x23, x24, [sp, #48]
  40c298:	ldr	x25, [sp, #64]
  40c29c:	ldp	x29, x30, [sp], #336
  40c2a0:	ret
  40c2a4:	mov	w25, #0x0                   	// #0
  40c2a8:	mov	x0, x22
  40c2ac:	bl	4029c0 <strlen@plt>
  40c2b0:	mov	x19, x0
  40c2b4:	mov	x0, x21
  40c2b8:	bl	4029c0 <strlen@plt>
  40c2bc:	cmp	x19, #0x0
  40c2c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40c2c4:	b.ne	40c2ec <__fxstatat@plt+0x913c>  // b.any
  40c2c8:	mov	x3, x21
  40c2cc:	mov	w2, w23
  40c2d0:	mov	x1, x22
  40c2d4:	mov	w0, w24
  40c2d8:	bl	402f30 <renameat@plt>
  40c2dc:	mov	w19, w0
  40c2e0:	b	40c288 <__fxstatat@plt+0x90d8>
  40c2e4:	mov	w25, #0x1                   	// #1
  40c2e8:	b	40c2a8 <__fxstatat@plt+0x90f8>
  40c2ec:	add	x19, x22, x19
  40c2f0:	add	x0, x21, x0
  40c2f4:	ldurb	w2, [x19, #-1]
  40c2f8:	ldurb	w1, [x0, #-1]
  40c2fc:	mov	w0, #0x2f                  	// #47
  40c300:	cmp	w2, #0x2f
  40c304:	ccmp	w1, w0, #0x4, ne  // ne = any
  40c308:	b.ne	40c2c8 <__fxstatat@plt+0x9118>  // b.any
  40c30c:	add	x2, sp, #0x50
  40c310:	mov	x1, x22
  40c314:	mov	w0, w24
  40c318:	bl	40c898 <__fxstatat@plt+0x96e8>
  40c31c:	cbnz	w0, 40c284 <__fxstatat@plt+0x90d4>
  40c320:	cbz	w25, 40c33c <__fxstatat@plt+0x918c>
  40c324:	ldr	w0, [sp, #96]
  40c328:	and	w0, w0, #0xf000
  40c32c:	cmp	w0, #0x4, lsl #12
  40c330:	b.eq	40c2c8 <__fxstatat@plt+0x9118>  // b.none
  40c334:	mov	w0, #0x2                   	// #2
  40c338:	b	40c24c <__fxstatat@plt+0x909c>
  40c33c:	add	x2, sp, #0xd0
  40c340:	mov	x1, x21
  40c344:	mov	w0, w23
  40c348:	bl	40c898 <__fxstatat@plt+0x96e8>
  40c34c:	cbz	w0, 40c370 <__fxstatat@plt+0x91c0>
  40c350:	ldr	w0, [x20]
  40c354:	cmp	w0, #0x2
  40c358:	b.ne	40c284 <__fxstatat@plt+0x90d4>  // b.any
  40c35c:	ldr	w0, [sp, #96]
  40c360:	and	w0, w0, #0xf000
  40c364:	cmp	w0, #0x4, lsl #12
  40c368:	b.ne	40c284 <__fxstatat@plt+0x90d4>  // b.any
  40c36c:	b	40c2c8 <__fxstatat@plt+0x9118>
  40c370:	ldr	w0, [sp, #224]
  40c374:	and	w0, w0, #0xf000
  40c378:	cmp	w0, #0x4, lsl #12
  40c37c:	b.eq	40c388 <__fxstatat@plt+0x91d8>  // b.none
  40c380:	mov	w0, #0x14                  	// #20
  40c384:	b	40c24c <__fxstatat@plt+0x909c>
  40c388:	ldr	w0, [sp, #96]
  40c38c:	and	w0, w0, #0xf000
  40c390:	cmp	w0, #0x4, lsl #12
  40c394:	b.eq	40c2c8 <__fxstatat@plt+0x9118>  // b.none
  40c398:	mov	w0, #0x15                  	// #21
  40c39c:	b	40c24c <__fxstatat@plt+0x909c>
  40c3a0:	stp	x29, x30, [sp, #-160]!
  40c3a4:	mov	x29, sp
  40c3a8:	add	x1, sp, #0x20
  40c3ac:	str	x19, [sp, #16]
  40c3b0:	mov	x19, x0
  40c3b4:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40c3b8:	add	x0, x0, #0x526
  40c3bc:	bl	411820 <__fxstatat@plt+0xe670>
  40c3c0:	cbnz	w0, 40c3e4 <__fxstatat@plt+0x9234>
  40c3c4:	ldr	x0, [sp, #40]
  40c3c8:	str	x0, [x19]
  40c3cc:	ldr	x0, [sp, #32]
  40c3d0:	str	x0, [x19, #8]
  40c3d4:	mov	x0, x19
  40c3d8:	ldr	x19, [sp, #16]
  40c3dc:	ldp	x29, x30, [sp], #160
  40c3e0:	ret
  40c3e4:	mov	x19, #0x0                   	// #0
  40c3e8:	b	40c3d4 <__fxstatat@plt+0x9224>
  40c3ec:	stp	x29, x30, [sp, #-64]!
  40c3f0:	mov	x29, sp
  40c3f4:	stp	x19, x20, [sp, #16]
  40c3f8:	mov	x19, x2
  40c3fc:	stp	x21, x22, [sp, #32]
  40c400:	mov	w21, w0
  40c404:	mov	x22, x1
  40c408:	str	x23, [sp, #48]
  40c40c:	mov	x23, #0x7ff00000            	// #2146435072
  40c410:	mov	x2, x19
  40c414:	mov	x1, x22
  40c418:	mov	w0, w21
  40c41c:	bl	402db0 <write@plt>
  40c420:	mov	x20, x0
  40c424:	tbz	x0, #63, 40c448 <__fxstatat@plt+0x9298>
  40c428:	bl	403110 <__errno_location@plt>
  40c42c:	ldr	w0, [x0]
  40c430:	cmp	w0, #0x4
  40c434:	b.eq	40c410 <__fxstatat@plt+0x9260>  // b.none
  40c438:	cmp	w0, #0x16
  40c43c:	b.ne	40c448 <__fxstatat@plt+0x9298>  // b.any
  40c440:	cmp	x19, x23
  40c444:	b.hi	40c460 <__fxstatat@plt+0x92b0>  // b.pmore
  40c448:	mov	x0, x20
  40c44c:	ldp	x19, x20, [sp, #16]
  40c450:	ldp	x21, x22, [sp, #32]
  40c454:	ldr	x23, [sp, #48]
  40c458:	ldp	x29, x30, [sp], #64
  40c45c:	ret
  40c460:	mov	x19, #0x7ff00000            	// #2146435072
  40c464:	b	40c410 <__fxstatat@plt+0x9260>
  40c468:	stp	x29, x30, [sp, #-336]!
  40c46c:	mov	x29, sp
  40c470:	stp	x19, x20, [sp, #16]
  40c474:	mov	x20, x1
  40c478:	stp	x21, x22, [sp, #32]
  40c47c:	mov	x21, x3
  40c480:	mov	w22, w2
  40c484:	stp	x23, x24, [sp, #48]
  40c488:	mov	w23, w0
  40c48c:	mov	x0, x1
  40c490:	str	x25, [sp, #64]
  40c494:	bl	409778 <__fxstatat@plt+0x65c8>
  40c498:	mov	x19, x0
  40c49c:	mov	x0, x21
  40c4a0:	bl	409778 <__fxstatat@plt+0x65c8>
  40c4a4:	mov	x24, x0
  40c4a8:	mov	x0, x19
  40c4ac:	bl	4097c8 <__fxstatat@plt+0x6618>
  40c4b0:	mov	x25, x0
  40c4b4:	mov	x0, x24
  40c4b8:	bl	4097c8 <__fxstatat@plt+0x6618>
  40c4bc:	cmp	x25, x0
  40c4c0:	b.ne	40c5ac <__fxstatat@plt+0x93fc>  // b.any
  40c4c4:	mov	x0, x19
  40c4c8:	mov	x2, x25
  40c4cc:	mov	x1, x24
  40c4d0:	bl	402e20 <memcmp@plt>
  40c4d4:	mov	w19, w0
  40c4d8:	cbnz	w0, 40c5ac <__fxstatat@plt+0x93fc>
  40c4dc:	mov	x0, x20
  40c4e0:	bl	4096a4 <__fxstatat@plt+0x64f4>
  40c4e4:	add	x2, sp, #0x50
  40c4e8:	mov	x20, x0
  40c4ec:	mov	x1, x0
  40c4f0:	mov	w3, #0x100                 	// #256
  40c4f4:	mov	w0, w23
  40c4f8:	bl	411830 <__fxstatat@plt+0xe680>
  40c4fc:	cbz	w0, 40c51c <__fxstatat@plt+0x936c>
  40c500:	bl	403110 <__errno_location@plt>
  40c504:	ldr	w1, [x0]
  40c508:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40c50c:	mov	x3, x20
  40c510:	add	x2, x2, #0xe23
  40c514:	mov	w0, #0x1                   	// #1
  40c518:	bl	402a00 <error@plt>
  40c51c:	mov	x0, x20
  40c520:	bl	402ee0 <free@plt>
  40c524:	mov	x0, x21
  40c528:	bl	4096a4 <__fxstatat@plt+0x64f4>
  40c52c:	add	x2, sp, #0xd0
  40c530:	mov	x20, x0
  40c534:	mov	x1, x0
  40c538:	mov	w3, #0x100                 	// #256
  40c53c:	mov	w0, w22
  40c540:	bl	411830 <__fxstatat@plt+0xe680>
  40c544:	cbz	w0, 40c564 <__fxstatat@plt+0x93b4>
  40c548:	bl	403110 <__errno_location@plt>
  40c54c:	ldr	w1, [x0]
  40c550:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40c554:	mov	x3, x20
  40c558:	add	x2, x2, #0xe23
  40c55c:	mov	w0, #0x1                   	// #1
  40c560:	bl	402a00 <error@plt>
  40c564:	ldr	x1, [sp, #88]
  40c568:	ldr	x0, [sp, #216]
  40c56c:	cmp	x1, x0
  40c570:	b.ne	40c584 <__fxstatat@plt+0x93d4>  // b.any
  40c574:	ldr	x1, [sp, #80]
  40c578:	ldr	x0, [sp, #208]
  40c57c:	cmp	x1, x0
  40c580:	cset	w19, eq  // eq = none
  40c584:	and	w19, w19, #0x1
  40c588:	mov	x0, x20
  40c58c:	bl	402ee0 <free@plt>
  40c590:	mov	w0, w19
  40c594:	ldp	x19, x20, [sp, #16]
  40c598:	ldp	x21, x22, [sp, #32]
  40c59c:	ldp	x23, x24, [sp, #48]
  40c5a0:	ldr	x25, [sp, #64]
  40c5a4:	ldp	x29, x30, [sp], #336
  40c5a8:	ret
  40c5ac:	mov	w19, #0x0                   	// #0
  40c5b0:	b	40c590 <__fxstatat@plt+0x93e0>
  40c5b4:	mov	x3, x1
  40c5b8:	mov	w2, #0xffffff9c            	// #-100
  40c5bc:	mov	x1, x0
  40c5c0:	mov	w0, w2
  40c5c4:	b	40c468 <__fxstatat@plt+0x92b8>
  40c5c8:	ldr	x2, [x0, #8]
  40c5cc:	ldr	x1, [x1, #8]
  40c5d0:	cmp	x2, x1
  40c5d4:	cset	w0, hi  // hi = pmore
  40c5d8:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  40c5dc:	ret
  40c5e0:	ldr	x0, [x0]
  40c5e4:	ldr	x1, [x1]
  40c5e8:	b	402e60 <strcmp@plt>
  40c5ec:	stp	x29, x30, [sp, #-144]!
  40c5f0:	mov	x29, sp
  40c5f4:	stp	x23, x24, [sp, #48]
  40c5f8:	mov	x23, x0
  40c5fc:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40c600:	add	x0, x0, #0x708
  40c604:	stp	x19, x20, [sp, #16]
  40c608:	stp	x21, x22, [sp, #32]
  40c60c:	stp	x25, x26, [sp, #64]
  40c610:	stp	x27, x28, [sp, #80]
  40c614:	ldr	x26, [x0, w1, uxtw #3]
  40c618:	cbz	x23, 40c768 <__fxstatat@plt+0x95b8>
  40c61c:	bl	403110 <__errno_location@plt>
  40c620:	mov	x24, x0
  40c624:	mov	x20, #0x0                   	// #0
  40c628:	mov	x22, #0x0                   	// #0
  40c62c:	mov	x21, #0x0                   	// #0
  40c630:	mov	x25, #0x0                   	// #0
  40c634:	mov	x19, #0x0                   	// #0
  40c638:	str	xzr, [sp, #104]
  40c63c:	str	wzr, [x24]
  40c640:	mov	x0, x23
  40c644:	bl	402d00 <readdir@plt>
  40c648:	mov	x28, x0
  40c64c:	cbz	x0, 40c748 <__fxstatat@plt+0x9598>
  40c650:	add	x27, x0, #0x13
  40c654:	ldrb	w0, [x0, #19]
  40c658:	cmp	w0, #0x2e
  40c65c:	b.ne	40c6f0 <__fxstatat@plt+0x9540>  // b.any
  40c660:	ldrb	w0, [x28, #20]
  40c664:	cmp	w0, #0x2e
  40c668:	cset	x0, eq  // eq = none
  40c66c:	add	x0, x0, #0x1
  40c670:	ldrb	w0, [x27, x0]
  40c674:	cbz	w0, 40c63c <__fxstatat@plt+0x948c>
  40c678:	mov	x0, x27
  40c67c:	bl	4029c0 <strlen@plt>
  40c680:	add	x4, x0, #0x1
  40c684:	adds	x0, x20, x4
  40c688:	str	x0, [sp, #112]
  40c68c:	cset	x0, cs  // cs = hs, nlast
  40c690:	cbz	x26, 40c6f8 <__fxstatat@plt+0x9548>
  40c694:	ldr	x0, [sp, #104]
  40c698:	cmp	x22, x0
  40c69c:	b.ne	40c6c0 <__fxstatat@plt+0x9510>  // b.any
  40c6a0:	mov	x0, x21
  40c6a4:	add	x1, sp, #0x88
  40c6a8:	mov	x2, #0x10                  	// #16
  40c6ac:	str	x22, [sp, #136]
  40c6b0:	bl	40dc18 <__fxstatat@plt+0xaa68>
  40c6b4:	mov	x21, x0
  40c6b8:	ldr	x0, [sp, #136]
  40c6bc:	str	x0, [sp, #104]
  40c6c0:	lsl	x1, x22, #4
  40c6c4:	mov	x0, x27
  40c6c8:	str	x1, [sp, #120]
  40c6cc:	add	x20, x21, x22, lsl #4
  40c6d0:	add	x22, x22, #0x1
  40c6d4:	bl	40dd14 <__fxstatat@plt+0xab64>
  40c6d8:	ldr	x1, [sp, #120]
  40c6dc:	str	x0, [x21, x1]
  40c6e0:	ldr	x0, [x28]
  40c6e4:	str	x0, [x20, #8]
  40c6e8:	ldr	x20, [sp, #112]
  40c6ec:	b	40c63c <__fxstatat@plt+0x948c>
  40c6f0:	mov	x0, #0x0                   	// #0
  40c6f4:	b	40c670 <__fxstatat@plt+0x94c0>
  40c6f8:	sub	x1, x25, x20
  40c6fc:	cmp	x1, x4
  40c700:	b.hi	40c734 <__fxstatat@plt+0x9584>  // b.pmore
  40c704:	adds	x1, x20, x4
  40c708:	str	x1, [sp, #136]
  40c70c:	cbz	x0, 40c714 <__fxstatat@plt+0x9564>
  40c710:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40c714:	mov	x0, x19
  40c718:	add	x1, sp, #0x88
  40c71c:	mov	x2, #0x1                   	// #1
  40c720:	str	x4, [sp, #120]
  40c724:	bl	40dc18 <__fxstatat@plt+0xaa68>
  40c728:	mov	x19, x0
  40c72c:	ldr	x4, [sp, #120]
  40c730:	ldr	x25, [sp, #136]
  40c734:	mov	x2, x4
  40c738:	mov	x1, x27
  40c73c:	add	x0, x19, x20
  40c740:	bl	402990 <memcpy@plt>
  40c744:	b	40c6e8 <__fxstatat@plt+0x9538>
  40c748:	ldr	w23, [x24]
  40c74c:	cbz	w23, 40c788 <__fxstatat@plt+0x95d8>
  40c750:	mov	x0, x21
  40c754:	bl	402ee0 <free@plt>
  40c758:	mov	x0, x19
  40c75c:	bl	402ee0 <free@plt>
  40c760:	str	w23, [x24]
  40c764:	mov	x23, #0x0                   	// #0
  40c768:	mov	x0, x23
  40c76c:	ldp	x19, x20, [sp, #16]
  40c770:	ldp	x21, x22, [sp, #32]
  40c774:	ldp	x23, x24, [sp, #48]
  40c778:	ldp	x25, x26, [sp, #64]
  40c77c:	ldp	x27, x28, [sp, #80]
  40c780:	ldp	x29, x30, [sp], #144
  40c784:	ret
  40c788:	cbz	x26, 40c804 <__fxstatat@plt+0x9654>
  40c78c:	cbz	x22, 40c7a4 <__fxstatat@plt+0x95f4>
  40c790:	mov	x3, x26
  40c794:	mov	x1, x22
  40c798:	mov	x0, x21
  40c79c:	mov	x2, #0x10                  	// #16
  40c7a0:	bl	402ae0 <qsort@plt>
  40c7a4:	add	x0, x20, #0x1
  40c7a8:	bl	40db48 <__fxstatat@plt+0xa998>
  40c7ac:	mov	x19, x0
  40c7b0:	mov	x23, #0x0                   	// #0
  40c7b4:	mov	x20, #0x0                   	// #0
  40c7b8:	add	x24, x19, x20
  40c7bc:	cmp	x22, x23
  40c7c0:	b.ne	40c7d8 <__fxstatat@plt+0x9628>  // b.any
  40c7c4:	mov	x0, x21
  40c7c8:	bl	402ee0 <free@plt>
  40c7cc:	mov	x23, x19
  40c7d0:	strb	wzr, [x19, x20]
  40c7d4:	b	40c768 <__fxstatat@plt+0x95b8>
  40c7d8:	lsl	x25, x23, #4
  40c7dc:	mov	x0, x24
  40c7e0:	add	x23, x23, #0x1
  40c7e4:	ldr	x1, [x21, x25]
  40c7e8:	bl	402b50 <stpcpy@plt>
  40c7ec:	sub	x0, x0, x24
  40c7f0:	add	x0, x0, #0x1
  40c7f4:	add	x20, x20, x0
  40c7f8:	ldr	x0, [x21, x25]
  40c7fc:	bl	402ee0 <free@plt>
  40c800:	b	40c7b8 <__fxstatat@plt+0x9608>
  40c804:	cmp	x25, x20
  40c808:	b.ne	40c7cc <__fxstatat@plt+0x961c>  // b.any
  40c80c:	mov	x0, x19
  40c810:	add	x1, x20, #0x1
  40c814:	bl	40dba8 <__fxstatat@plt+0xa9f8>
  40c818:	mov	x19, x0
  40c81c:	b	40c7cc <__fxstatat@plt+0x961c>
  40c820:	stp	x29, x30, [sp, #-48]!
  40c824:	mov	x29, sp
  40c828:	stp	x19, x20, [sp, #16]
  40c82c:	mov	w20, w1
  40c830:	str	x21, [sp, #32]
  40c834:	bl	410794 <__fxstatat@plt+0xd5e4>
  40c838:	mov	x19, x0
  40c83c:	cbz	x0, 40c874 <__fxstatat@plt+0x96c4>
  40c840:	mov	w1, w20
  40c844:	bl	40c5ec <__fxstatat@plt+0x943c>
  40c848:	mov	x20, x0
  40c84c:	mov	x0, x19
  40c850:	bl	402d60 <closedir@plt>
  40c854:	cbz	w0, 40c888 <__fxstatat@plt+0x96d8>
  40c858:	bl	403110 <__errno_location@plt>
  40c85c:	mov	x19, x0
  40c860:	mov	x0, x20
  40c864:	ldr	w21, [x19]
  40c868:	bl	402ee0 <free@plt>
  40c86c:	str	w21, [x19]
  40c870:	mov	x19, #0x0                   	// #0
  40c874:	mov	x0, x19
  40c878:	ldp	x19, x20, [sp, #16]
  40c87c:	ldr	x21, [sp, #32]
  40c880:	ldp	x29, x30, [sp], #48
  40c884:	ret
  40c888:	mov	x19, x20
  40c88c:	b	40c874 <__fxstatat@plt+0x96c4>
  40c890:	mov	w3, #0x0                   	// #0
  40c894:	b	411830 <__fxstatat@plt+0xe680>
  40c898:	mov	w3, #0x100                 	// #256
  40c89c:	b	411830 <__fxstatat@plt+0xe680>
  40c8a0:	stp	x29, x30, [sp, #-160]!
  40c8a4:	add	x1, sp, #0x20
  40c8a8:	mov	x29, sp
  40c8ac:	str	x19, [sp, #16]
  40c8b0:	bl	411820 <__fxstatat@plt+0xe670>
  40c8b4:	mov	w19, w0
  40c8b8:	bl	403110 <__errno_location@plt>
  40c8bc:	cbz	w19, 40c8cc <__fxstatat@plt+0x971c>
  40c8c0:	ldr	w1, [x0]
  40c8c4:	cmp	w1, #0x4b
  40c8c8:	b.ne	40c8d4 <__fxstatat@plt+0x9724>  // b.any
  40c8cc:	mov	w1, #0x11                  	// #17
  40c8d0:	str	w1, [x0]
  40c8d4:	ldr	w0, [x0]
  40c8d8:	ldr	x19, [sp, #16]
  40c8dc:	cmp	w0, #0x2
  40c8e0:	csetm	w0, ne  // ne = any
  40c8e4:	ldp	x29, x30, [sp], #160
  40c8e8:	ret
  40c8ec:	mov	w1, #0x1c0                 	// #448
  40c8f0:	b	403160 <mkdir@plt>
  40c8f4:	ldr	w1, [x1]
  40c8f8:	mov	w2, #0xffffff3c            	// #-196
  40c8fc:	mov	w3, #0xc2                  	// #194
  40c900:	and	w1, w1, w2
  40c904:	mov	w2, #0x180                 	// #384
  40c908:	orr	w1, w1, w3
  40c90c:	b	402c00 <open@plt>
  40c910:	stp	x29, x30, [sp, #-112]!
  40c914:	mov	x29, sp
  40c918:	stp	x19, x20, [sp, #16]
  40c91c:	mov	x19, x4
  40c920:	stp	x21, x22, [sp, #32]
  40c924:	mov	x22, x0
  40c928:	stp	x23, x24, [sp, #48]
  40c92c:	mov	w23, w1
  40c930:	mov	x24, x2
  40c934:	stp	x25, x26, [sp, #64]
  40c938:	stp	x27, x28, [sp, #80]
  40c93c:	str	x3, [sp, #104]
  40c940:	bl	403110 <__errno_location@plt>
  40c944:	ldr	w28, [x0]
  40c948:	mov	x20, x0
  40c94c:	mov	x0, x22
  40c950:	bl	4029c0 <strlen@plt>
  40c954:	add	x1, x19, w23, sxtw
  40c958:	cmp	x1, x0
  40c95c:	b.hi	40c980 <__fxstatat@plt+0x97d0>  // b.pmore
  40c960:	sub	x26, x0, x1
  40c964:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40c968:	add	x27, x22, x26
  40c96c:	add	x1, x1, #0x323
  40c970:	mov	x0, x27
  40c974:	bl	402f60 <strspn@plt>
  40c978:	cmp	x19, x0
  40c97c:	b.ls	40c990 <__fxstatat@plt+0x97e0>  // b.plast
  40c980:	mov	w0, #0x16                  	// #22
  40c984:	str	w0, [x20]
  40c988:	mov	w21, #0xffffffff            	// #-1
  40c98c:	b	40ca0c <__fxstatat@plt+0x985c>
  40c990:	mov	x1, x19
  40c994:	mov	x0, #0x0                   	// #0
  40c998:	bl	410a38 <__fxstatat@plt+0xd888>
  40c99c:	mov	x25, x0
  40c9a0:	cbz	x0, 40c988 <__fxstatat@plt+0x97d8>
  40c9a4:	add	x19, x22, x19
  40c9a8:	mov	w23, #0xa2f8                	// #41720
  40c9ac:	add	x19, x19, x26
  40c9b0:	adrp	x26, 413000 <__fxstatat@plt+0xfe50>
  40c9b4:	add	x26, x26, #0x758
  40c9b8:	movk	w23, #0x3, lsl #16
  40c9bc:	mov	x21, x27
  40c9c0:	b	40c9d8 <__fxstatat@plt+0x9828>
  40c9c4:	mov	x0, x25
  40c9c8:	mov	x1, #0x3d                  	// #61
  40c9cc:	bl	410a60 <__fxstatat@plt+0xd8b0>
  40c9d0:	ldrb	w0, [x26, x0]
  40c9d4:	strb	w0, [x21], #1
  40c9d8:	cmp	x19, x21
  40c9dc:	b.ne	40c9c4 <__fxstatat@plt+0x9814>  // b.any
  40c9e0:	ldr	x2, [sp, #104]
  40c9e4:	mov	x1, x24
  40c9e8:	mov	x0, x22
  40c9ec:	blr	x2
  40c9f0:	mov	w21, w0
  40c9f4:	tbnz	w0, #31, 40ca2c <__fxstatat@plt+0x987c>
  40c9f8:	str	w28, [x20]
  40c9fc:	ldr	w19, [x20]
  40ca00:	mov	x0, x25
  40ca04:	bl	410b5c <__fxstatat@plt+0xd9ac>
  40ca08:	str	w19, [x20]
  40ca0c:	mov	w0, w21
  40ca10:	ldp	x19, x20, [sp, #16]
  40ca14:	ldp	x21, x22, [sp, #32]
  40ca18:	ldp	x23, x24, [sp, #48]
  40ca1c:	ldp	x25, x26, [sp, #64]
  40ca20:	ldp	x27, x28, [sp, #80]
  40ca24:	ldp	x29, x30, [sp], #112
  40ca28:	ret
  40ca2c:	ldr	w21, [x20]
  40ca30:	cmp	w21, #0x11
  40ca34:	b.ne	40ca50 <__fxstatat@plt+0x98a0>  // b.any
  40ca38:	subs	w23, w23, #0x1
  40ca3c:	b.ne	40c9bc <__fxstatat@plt+0x980c>  // b.any
  40ca40:	mov	x0, x25
  40ca44:	bl	410b5c <__fxstatat@plt+0xd9ac>
  40ca48:	str	w21, [x20]
  40ca4c:	b	40c988 <__fxstatat@plt+0x97d8>
  40ca50:	mov	w21, #0xffffffff            	// #-1
  40ca54:	b	40c9fc <__fxstatat@plt+0x984c>
  40ca58:	stp	x29, x30, [sp, #-32]!
  40ca5c:	cmp	w3, #0x2
  40ca60:	mov	x29, sp
  40ca64:	str	w2, [sp, #28]
  40ca68:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40ca6c:	add	x2, x2, #0x758
  40ca70:	b.hi	40ca8c <__fxstatat@plt+0x98dc>  // b.pmore
  40ca74:	add	x2, x2, #0x40
  40ca78:	ldr	x3, [x2, w3, uxtw #3]
  40ca7c:	add	x2, sp, #0x1c
  40ca80:	bl	40c910 <__fxstatat@plt+0x9760>
  40ca84:	ldp	x29, x30, [sp], #32
  40ca88:	ret
  40ca8c:	add	x3, x2, #0x58
  40ca90:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40ca94:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ca98:	add	x1, x1, #0x720
  40ca9c:	add	x0, x0, #0x72f
  40caa0:	mov	w2, #0x147                 	// #327
  40caa4:	bl	403100 <__assert_fail@plt>
  40caa8:	mov	x4, #0x6                   	// #6
  40caac:	b	40ca58 <__fxstatat@plt+0x98a8>
  40cab0:	mov	x4, #0x6                   	// #6
  40cab4:	b	40c910 <__fxstatat@plt+0x9760>
  40cab8:	stp	x29, x30, [sp, #-48]!
  40cabc:	cmp	w0, #0x2
  40cac0:	mov	x29, sp
  40cac4:	stp	x19, x20, [sp, #16]
  40cac8:	mov	w19, w0
  40cacc:	stp	x21, x22, [sp, #32]
  40cad0:	b.hi	40caf8 <__fxstatat@plt+0x9948>  // b.pmore
  40cad4:	bl	4113e4 <__fxstatat@plt+0xe234>
  40cad8:	mov	w21, w0
  40cadc:	bl	403110 <__errno_location@plt>
  40cae0:	mov	x20, x0
  40cae4:	mov	w0, w19
  40cae8:	mov	w19, w21
  40caec:	ldr	w22, [x20]
  40caf0:	bl	402d70 <close@plt>
  40caf4:	str	w22, [x20]
  40caf8:	mov	w0, w19
  40cafc:	ldp	x19, x20, [sp, #16]
  40cb00:	ldp	x21, x22, [sp, #32]
  40cb04:	ldp	x29, x30, [sp], #48
  40cb08:	ret
  40cb0c:	ldr	x0, [x0]
  40cb10:	udiv	x2, x0, x1
  40cb14:	msub	x0, x2, x1, x0
  40cb18:	ret
  40cb1c:	ldr	x2, [x0]
  40cb20:	ldr	x0, [x1]
  40cb24:	cmp	x2, x0
  40cb28:	cset	w0, eq  // eq = none
  40cb2c:	ret
  40cb30:	stp	x29, x30, [sp, #-288]!
  40cb34:	mov	x29, sp
  40cb38:	stp	x19, x20, [sp, #16]
  40cb3c:	stp	x21, x22, [sp, #32]
  40cb40:	stp	x23, x24, [sp, #48]
  40cb44:	stp	x25, x26, [sp, #64]
  40cb48:	stp	x27, x28, [sp, #80]
  40cb4c:	ldp	x22, x23, [x2, #88]
  40cb50:	ldp	x25, x24, [x3, #88]
  40cb54:	tbz	w4, #0, 40cf00 <__fxstatat@plt+0x9d50>
  40cb58:	cmp	x22, x25
  40cb5c:	mov	w26, w0
  40cb60:	cset	w0, eq  // eq = none
  40cb64:	str	w0, [sp, #108]
  40cb68:	cmp	w0, #0x0
  40cb6c:	mov	x27, x1
  40cb70:	mov	x28, x2
  40cb74:	ccmp	w23, w24, #0x0, ne  // ne = any
  40cb78:	b.eq	40cef8 <__fxstatat@plt+0x9d48>  // b.none
  40cb7c:	sub	x0, x25, #0x1
  40cb80:	cmp	x0, x22
  40cb84:	b.gt	40cf08 <__fxstatat@plt+0x9d58>
  40cb88:	sub	x0, x22, #0x1
  40cb8c:	and	w20, w4, #0x1
  40cb90:	cmp	x0, x25
  40cb94:	b.gt	40ce08 <__fxstatat@plt+0x9c58>
  40cb98:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  40cb9c:	ldr	x0, [x19, #2696]
  40cba0:	cbnz	x0, 40cbcc <__fxstatat@plt+0x9a1c>
  40cba4:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  40cba8:	adrp	x3, 40c000 <__fxstatat@plt+0x8e50>
  40cbac:	add	x4, x4, #0xee0
  40cbb0:	add	x3, x3, #0xb1c
  40cbb4:	adrp	x2, 40c000 <__fxstatat@plt+0x8e50>
  40cbb8:	mov	x1, #0x0                   	// #0
  40cbbc:	add	x2, x2, #0xb0c
  40cbc0:	mov	x0, #0x10                  	// #16
  40cbc4:	bl	40a470 <__fxstatat@plt+0x72c0>
  40cbc8:	str	x0, [x19, #2696]
  40cbcc:	ldr	x21, [x19, #2696]
  40cbd0:	add	x2, x19, #0xa88
  40cbd4:	cbz	x21, 40cd10 <__fxstatat@plt+0x9b60>
  40cbd8:	ldr	x0, [x2, #8]
  40cbdc:	cbnz	x0, 40cc08 <__fxstatat@plt+0x9a58>
  40cbe0:	mov	x0, #0x10                  	// #16
  40cbe4:	bl	402bd0 <malloc@plt>
  40cbe8:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  40cbec:	add	x2, x1, #0xa88
  40cbf0:	str	x0, [x2, #8]
  40cbf4:	cbz	x0, 40cd10 <__fxstatat@plt+0x9b60>
  40cbf8:	mov	w1, #0x9400                	// #37888
  40cbfc:	strb	wzr, [x0, #12]
  40cc00:	movk	w1, #0x7735, lsl #16
  40cc04:	str	w1, [x0, #8]
  40cc08:	ldr	x1, [x2, #8]
  40cc0c:	ldr	x0, [x28]
  40cc10:	str	x0, [x1]
  40cc14:	mov	x0, x21
  40cc18:	bl	40a924 <__fxstatat@plt+0x7774>
  40cc1c:	mov	x21, x0
  40cc20:	cbz	x0, 40cd10 <__fxstatat@plt+0x9b60>
  40cc24:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40cc28:	add	x2, x0, #0xa88
  40cc2c:	ldr	x0, [x2, #8]
  40cc30:	cmp	x0, x21
  40cc34:	b.ne	40cc3c <__fxstatat@plt+0x9a8c>  // b.any
  40cc38:	str	xzr, [x2, #8]
  40cc3c:	ldrb	w0, [x21, #12]
  40cc40:	ldr	w4, [x21, #8]
  40cc44:	cbnz	w0, 40cccc <__fxstatat@plt+0x9b1c>
  40cc48:	ldr	x6, [x28, #80]
  40cc4c:	mov	w19, #0xa                   	// #10
  40cc50:	ldr	x1, [x28, #112]
  40cc54:	sdiv	w0, w6, w19
  40cc58:	sdiv	w2, w1, w19
  40cc5c:	msub	w3, w0, w19, w6
  40cc60:	msub	w1, w2, w19, w1
  40cc64:	orr	w3, w3, w1
  40cc68:	sdiv	w1, w23, w19
  40cc6c:	msub	w7, w1, w19, w23
  40cc70:	orr	w3, w3, w7
  40cc74:	cbnz	w3, 40cea8 <__fxstatat@plt+0x9cf8>
  40cc78:	ldr	x7, [x28, #72]
  40cc7c:	mov	w3, w19
  40cc80:	mov	w8, #0x9                   	// #9
  40cc84:	cmp	w19, w4
  40cc88:	b.ge	40ccb0 <__fxstatat@plt+0x9b00>  // b.tcont
  40cc8c:	sdiv	w11, w0, w3
  40cc90:	sdiv	w10, w2, w3
  40cc94:	sdiv	w9, w1, w3
  40cc98:	msub	w0, w11, w3, w0
  40cc9c:	msub	w2, w10, w3, w2
  40cca0:	msub	w1, w9, w3, w1
  40cca4:	orr	w0, w0, w2
  40cca8:	orr	w0, w0, w1
  40ccac:	cbz	w0, 40cd4c <__fxstatat@plt+0x9b9c>
  40ccb0:	str	w19, [x21, #8]
  40ccb4:	cmp	w19, #0x1
  40ccb8:	b.gt	40cd70 <__fxstatat@plt+0x9bc0>
  40ccbc:	mov	w4, w19
  40ccc0:	mov	w0, #0x1                   	// #1
  40ccc4:	str	w19, [x21, #8]
  40ccc8:	strb	w0, [x21, #12]
  40cccc:	mov	w0, #0x9400                	// #37888
  40ccd0:	movk	w0, #0x7735, lsl #16
  40ccd4:	cmp	w4, w0
  40ccd8:	cset	w0, eq  // eq = none
  40ccdc:	mvn	w0, w0
  40cce0:	sxtw	x0, w0
  40cce4:	and	x25, x25, x0
  40cce8:	sdiv	w0, w24, w4
  40ccec:	msub	w0, w0, w4, w24
  40ccf0:	sub	w0, w24, w0
  40ccf4:	cmp	x25, x22
  40ccf8:	b.gt	40cf08 <__fxstatat@plt+0x9d58>
  40ccfc:	b.ne	40cf10 <__fxstatat@plt+0x9d60>  // b.any
  40cd00:	cmp	w0, w23
  40cd04:	cset	w20, lt  // lt = tstop
  40cd08:	csinv	w20, w20, wzr, le
  40cd0c:	b	40ce08 <__fxstatat@plt+0x9c58>
  40cd10:	ldr	x0, [x19, #2696]
  40cd14:	cbnz	x0, 40cd30 <__fxstatat@plt+0x9b80>
  40cd18:	mov	w0, #0x9400                	// #37888
  40cd1c:	add	x21, sp, #0x70
  40cd20:	movk	w0, #0x7735, lsl #16
  40cd24:	str	w0, [sp, #120]
  40cd28:	strb	wzr, [sp, #124]
  40cd2c:	b	40cc3c <__fxstatat@plt+0x9a8c>
  40cd30:	ldr	x1, [x28]
  40cd34:	str	x1, [sp, #112]
  40cd38:	add	x1, sp, #0x70
  40cd3c:	bl	40a248 <__fxstatat@plt+0x7098>
  40cd40:	mov	x21, x0
  40cd44:	cbnz	x0, 40cc3c <__fxstatat@plt+0x9a8c>
  40cd48:	b	40cd18 <__fxstatat@plt+0x9b68>
  40cd4c:	subs	w8, w8, #0x1
  40cd50:	b.ne	40ce34 <__fxstatat@plt+0x9c84>  // b.any
  40cd54:	ldr	x1, [x28, #104]
  40cd58:	orr	x0, x22, x7
  40cd5c:	orr	x0, x0, x1
  40cd60:	tbz	w0, #0, 40ce28 <__fxstatat@plt+0x9c78>
  40cd64:	mov	w19, #0xca00                	// #51712
  40cd68:	movk	w19, #0x3b9a, lsl #16
  40cd6c:	str	w19, [x21, #8]
  40cd70:	cmp	x22, x25
  40cd74:	b.gt	40ce08 <__fxstatat@plt+0x9c58>
  40cd78:	ldr	w0, [sp, #108]
  40cd7c:	cmp	w0, #0x0
  40cd80:	ccmp	w23, w24, #0x1, ne  // ne = any
  40cd84:	b.ge	40ce08 <__fxstatat@plt+0x9c58>  // b.tcont
  40cd88:	mov	w0, #0x9400                	// #37888
  40cd8c:	movk	w0, #0x7735, lsl #16
  40cd90:	cmp	w19, w0
  40cd94:	cset	w0, eq  // eq = none
  40cd98:	mvn	w1, w0
  40cd9c:	sxtw	x1, w1
  40cda0:	and	x1, x1, x25
  40cda4:	cmp	x22, x1
  40cda8:	b.lt	40cf08 <__fxstatat@plt+0x9d58>  // b.tstop
  40cdac:	b.ne	40cdc4 <__fxstatat@plt+0x9c14>  // b.any
  40cdb0:	sdiv	w1, w24, w19
  40cdb4:	msub	w1, w1, w19, w24
  40cdb8:	sub	w1, w24, w1
  40cdbc:	cmp	w1, w23
  40cdc0:	b.gt	40cf08 <__fxstatat@plt+0x9d58>
  40cdc4:	and	x0, x0, #0xff
  40cdc8:	sxtw	x6, w6
  40cdcc:	orr	x0, x0, x22
  40cdd0:	str	x0, [sp, #144]
  40cdd4:	mov	w0, #0x9                   	// #9
  40cdd8:	add	x2, sp, #0x80
  40cddc:	mov	x1, x27
  40cde0:	mov	w3, #0x100                 	// #256
  40cde4:	udiv	w0, w19, w0
  40cde8:	stp	x7, x6, [sp, #128]
  40cdec:	add	w0, w0, w23
  40cdf0:	sxtw	x0, w0
  40cdf4:	str	x0, [sp, #152]
  40cdf8:	mov	w0, w26
  40cdfc:	bl	402f70 <utimensat@plt>
  40ce00:	cbz	w0, 40ce48 <__fxstatat@plt+0x9c98>
  40ce04:	mov	w20, #0xfffffffe            	// #-2
  40ce08:	mov	w0, w20
  40ce0c:	ldp	x19, x20, [sp, #16]
  40ce10:	ldp	x21, x22, [sp, #32]
  40ce14:	ldp	x23, x24, [sp, #48]
  40ce18:	ldp	x25, x26, [sp, #64]
  40ce1c:	ldp	x27, x28, [sp, #80]
  40ce20:	ldp	x29, x30, [sp], #288
  40ce24:	ret
  40ce28:	mov	w19, #0x9400                	// #37888
  40ce2c:	movk	w19, #0x7735, lsl #16
  40ce30:	b	40cd6c <__fxstatat@plt+0x9bbc>
  40ce34:	mul	w19, w19, w3
  40ce38:	mov	w0, w11
  40ce3c:	mov	w2, w10
  40ce40:	mov	w1, w9
  40ce44:	b	40cc84 <__fxstatat@plt+0x9ad4>
  40ce48:	add	x2, sp, #0xa0
  40ce4c:	mov	x1, x27
  40ce50:	mov	w0, w26
  40ce54:	mov	w3, #0x100                 	// #256
  40ce58:	bl	411830 <__fxstatat@plt+0xe680>
  40ce5c:	mov	w28, w0
  40ce60:	ldp	x1, x0, [sp, #248]
  40ce64:	sxtw	x2, w23
  40ce68:	eor	x0, x2, x0
  40ce6c:	eor	x1, x22, x1
  40ce70:	orr	x1, x1, x0
  40ce74:	sxtw	x0, w28
  40ce78:	orr	x1, x1, x0
  40ce7c:	cbnz	x1, 40ceb0 <__fxstatat@plt+0x9d00>
  40ce80:	ldp	x0, x1, [sp, #248]
  40ce84:	mov	w2, #0xca00                	// #51712
  40ce88:	movk	w2, #0x3b9a, lsl #16
  40ce8c:	and	w0, w0, #0x1
  40ce90:	madd	w0, w0, w2, w1
  40ce94:	mov	w1, #0xa                   	// #10
  40ce98:	mov	w2, w1
  40ce9c:	sdiv	w3, w0, w2
  40cea0:	msub	w0, w3, w2, w0
  40cea4:	cbz	w0, 40ced0 <__fxstatat@plt+0x9d20>
  40cea8:	mov	w19, w20
  40ceac:	b	40ccbc <__fxstatat@plt+0x9b0c>
  40ceb0:	mov	x1, x27
  40ceb4:	mov	w0, w26
  40ceb8:	mov	w3, #0x100                 	// #256
  40cebc:	stp	x22, x2, [sp, #144]
  40cec0:	add	x2, sp, #0x80
  40cec4:	bl	402f70 <utimensat@plt>
  40cec8:	cbnz	w28, 40ce04 <__fxstatat@plt+0x9c54>
  40cecc:	b	40ce80 <__fxstatat@plt+0x9cd0>
  40ced0:	subs	w1, w1, #0x1
  40ced4:	b.eq	40ceec <__fxstatat@plt+0x9d3c>  // b.none
  40ced8:	mul	w20, w20, w2
  40cedc:	cmp	w20, w19
  40cee0:	b.eq	40cea8 <__fxstatat@plt+0x9cf8>  // b.none
  40cee4:	mov	w0, w3
  40cee8:	b	40ce9c <__fxstatat@plt+0x9cec>
  40ceec:	mov	w20, #0x9400                	// #37888
  40cef0:	movk	w20, #0x7735, lsl #16
  40cef4:	b	40cea8 <__fxstatat@plt+0x9cf8>
  40cef8:	mov	w20, #0x0                   	// #0
  40cefc:	b	40ce08 <__fxstatat@plt+0x9c58>
  40cf00:	mov	w0, w24
  40cf04:	b	40ccf4 <__fxstatat@plt+0x9b44>
  40cf08:	mov	w20, #0xffffffff            	// #-1
  40cf0c:	b	40ce08 <__fxstatat@plt+0x9c58>
  40cf10:	mov	w20, #0x1                   	// #1
  40cf14:	b	40ce08 <__fxstatat@plt+0x9c58>
  40cf18:	mov	w4, w3
  40cf1c:	mov	x3, x2
  40cf20:	mov	x2, x1
  40cf24:	mov	x1, x0
  40cf28:	mov	w0, #0xffffff9c            	// #-100
  40cf2c:	b	40cb30 <__fxstatat@plt+0x9980>
  40cf30:	stp	x29, x30, [sp, #-32]!
  40cf34:	mov	x3, #0x3ffffffe            	// #1073741822
  40cf38:	mov	x29, sp
  40cf3c:	stp	x19, x20, [sp, #16]
  40cf40:	mov	x20, x0
  40cf44:	ldr	x19, [x1]
  40cf48:	ldr	x0, [x19, #8]
  40cf4c:	ldr	x2, [x19, #24]
  40cf50:	cmp	x0, x3
  40cf54:	b.ne	40cf70 <__fxstatat@plt+0x9dc0>  // b.any
  40cf58:	cmp	x2, x0
  40cf5c:	b.ne	40cf90 <__fxstatat@plt+0x9de0>  // b.any
  40cf60:	mov	w0, #0x1                   	// #1
  40cf64:	ldp	x19, x20, [sp, #16]
  40cf68:	ldp	x29, x30, [sp], #32
  40cf6c:	ret
  40cf70:	mov	x3, #0x3fffffff            	// #1073741823
  40cf74:	cmp	x0, x3
  40cf78:	b.ne	40cf98 <__fxstatat@plt+0x9de8>  // b.any
  40cf7c:	cmp	x2, x0
  40cf80:	b.ne	40cfb4 <__fxstatat@plt+0x9e04>  // b.any
  40cf84:	str	xzr, [x1]
  40cf88:	mov	w0, #0x0                   	// #0
  40cf8c:	b	40cf64 <__fxstatat@plt+0x9db4>
  40cf90:	ldp	x1, x0, [x20, #72]
  40cf94:	stp	x1, x0, [x19]
  40cf98:	mov	x1, #0x3ffffffe            	// #1073741822
  40cf9c:	ldr	x0, [x19, #24]
  40cfa0:	cmp	x0, x1
  40cfa4:	b.ne	40cfc0 <__fxstatat@plt+0x9e10>  // b.any
  40cfa8:	ldp	x1, x0, [x20, #88]
  40cfac:	stp	x1, x0, [x19, #16]
  40cfb0:	b	40cf88 <__fxstatat@plt+0x9dd8>
  40cfb4:	mov	x0, x19
  40cfb8:	bl	41082c <__fxstatat@plt+0xd67c>
  40cfbc:	b	40cf98 <__fxstatat@plt+0x9de8>
  40cfc0:	mov	x1, #0x3fffffff            	// #1073741823
  40cfc4:	cmp	x0, x1
  40cfc8:	b.ne	40cf88 <__fxstatat@plt+0x9dd8>  // b.any
  40cfcc:	add	x0, x19, #0x10
  40cfd0:	bl	41082c <__fxstatat@plt+0xd67c>
  40cfd4:	b	40cf88 <__fxstatat@plt+0x9dd8>
  40cfd8:	ldr	x1, [x0, #8]
  40cfdc:	mov	x2, #0xffffffffffff0002    	// #-65534
  40cfe0:	movk	x2, #0xc000, lsl #16
  40cfe4:	mov	x5, #0xc9ff                	// #51711
  40cfe8:	add	x3, x1, x2
  40cfec:	movk	x5, #0x3b9a, lsl #16
  40cff0:	cmp	x3, #0x1
  40cff4:	ccmp	x1, x5, #0x0, hi  // hi = pmore
  40cff8:	b.hi	40d010 <__fxstatat@plt+0x9e60>  // b.pmore
  40cffc:	ldr	x4, [x0, #24]
  40d000:	add	x2, x4, x2
  40d004:	cmp	x2, #0x1
  40d008:	ccmp	x4, x5, #0x0, hi  // hi = pmore
  40d00c:	b.ls	40d030 <__fxstatat@plt+0x9e80>  // b.plast
  40d010:	stp	x29, x30, [sp, #-16]!
  40d014:	mov	x29, sp
  40d018:	bl	403110 <__errno_location@plt>
  40d01c:	mov	w1, #0x16                  	// #22
  40d020:	str	w1, [x0]
  40d024:	mov	w0, #0xffffffff            	// #-1
  40d028:	ldp	x29, x30, [sp], #16
  40d02c:	ret
  40d030:	cmp	x3, #0x1
  40d034:	b.hi	40d078 <__fxstatat@plt+0x9ec8>  // b.pmore
  40d038:	mov	x3, #0x3ffffffe            	// #1073741822
  40d03c:	cmp	x1, x3
  40d040:	cset	w3, eq  // eq = none
  40d044:	mov	w1, #0x1                   	// #1
  40d048:	str	xzr, [x0]
  40d04c:	cmp	x2, #0x1
  40d050:	b.hi	40d06c <__fxstatat@plt+0x9ebc>  // b.pmore
  40d054:	str	xzr, [x0, #16]
  40d058:	mov	x0, #0x3ffffffe            	// #1073741822
  40d05c:	cmp	x4, x0
  40d060:	b.ne	40d068 <__fxstatat@plt+0x9eb8>  // b.any
  40d064:	add	w3, w3, #0x1
  40d068:	mov	w1, #0x1                   	// #1
  40d06c:	cmp	w3, #0x1
  40d070:	cinc	w0, w1, eq  // eq = none
  40d074:	ret
  40d078:	mov	w3, #0x0                   	// #0
  40d07c:	mov	w1, #0x0                   	// #0
  40d080:	b	40d04c <__fxstatat@plt+0x9e9c>
  40d084:	mov	w3, #0x100                 	// #256
  40d088:	b	402f70 <utimensat@plt>
  40d08c:	stp	x29, x30, [sp, #-304]!
  40d090:	mov	x29, sp
  40d094:	stp	x19, x20, [sp, #16]
  40d098:	stp	x21, x22, [sp, #32]
  40d09c:	mov	w21, w0
  40d0a0:	mov	x22, x1
  40d0a4:	str	x23, [sp, #48]
  40d0a8:	cbnz	x2, 40d0d0 <__fxstatat@plt+0x9f20>
  40d0ac:	mov	w23, #0x0                   	// #0
  40d0b0:	str	xzr, [sp, #72]
  40d0b4:	cmp	w21, #0x0
  40d0b8:	ccmp	x22, #0x0, #0x0, lt  // lt = tstop
  40d0bc:	b.ne	40d0fc <__fxstatat@plt+0x9f4c>  // b.any
  40d0c0:	bl	403110 <__errno_location@plt>
  40d0c4:	mov	w1, #0x9                   	// #9
  40d0c8:	str	w1, [x0]
  40d0cc:	b	40d0f4 <__fxstatat@plt+0x9f44>
  40d0d0:	ldp	x4, x5, [x2]
  40d0d4:	add	x0, sp, #0x50
  40d0d8:	ldp	x2, x3, [x2, #16]
  40d0dc:	str	x0, [sp, #72]
  40d0e0:	stp	x4, x5, [sp, #80]
  40d0e4:	stp	x2, x3, [sp, #96]
  40d0e8:	bl	40cfd8 <__fxstatat@plt+0x9e28>
  40d0ec:	mov	w23, w0
  40d0f0:	tbz	w0, #31, 40d0b4 <__fxstatat@plt+0x9f04>
  40d0f4:	mov	w19, #0xffffffff            	// #-1
  40d0f8:	b	40d1fc <__fxstatat@plt+0xa04c>
  40d0fc:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  40d100:	mov	x20, x1
  40d104:	ldr	w0, [x1, #2712]
  40d108:	tbnz	w0, #31, 40d194 <__fxstatat@plt+0x9fe4>
  40d10c:	cmp	w23, #0x2
  40d110:	b.ne	40d150 <__fxstatat@plt+0x9fa0>  // b.any
  40d114:	add	x1, sp, #0xb0
  40d118:	tbz	w21, #31, 40d1cc <__fxstatat@plt+0xa01c>
  40d11c:	mov	x0, x22
  40d120:	bl	411800 <__fxstatat@plt+0xe650>
  40d124:	cmp	w0, #0x0
  40d128:	cset	w0, ne  // ne = any
  40d12c:	cbnz	w0, 40d0f4 <__fxstatat@plt+0x9f44>
  40d130:	ldr	x0, [sp, #72]
  40d134:	mov	x1, #0x3ffffffe            	// #1073741822
  40d138:	ldr	x2, [x0, #8]
  40d13c:	cmp	x2, x1
  40d140:	b.ne	40d1d8 <__fxstatat@plt+0xa028>  // b.any
  40d144:	ldp	x2, x1, [sp, #248]
  40d148:	stp	x2, x1, [x0]
  40d14c:	mov	w23, #0x3                   	// #3
  40d150:	ldr	x1, [sp, #72]
  40d154:	tbz	w21, #31, 40d380 <__fxstatat@plt+0xa1d0>
  40d158:	mov	x2, x1
  40d15c:	mov	w3, #0x0                   	// #0
  40d160:	mov	x1, x22
  40d164:	mov	w0, #0xffffff9c            	// #-100
  40d168:	bl	402f70 <utimensat@plt>
  40d16c:	mov	w19, w0
  40d170:	cmp	w0, #0x0
  40d174:	b.le	40d1f0 <__fxstatat@plt+0xa040>
  40d178:	bl	403110 <__errno_location@plt>
  40d17c:	mov	w1, #0x26                  	// #38
  40d180:	str	w1, [x0]
  40d184:	bl	403110 <__errno_location@plt>
  40d188:	ldr	w0, [x0]
  40d18c:	cmp	w0, #0x26
  40d190:	b.ne	40d1f4 <__fxstatat@plt+0xa044>  // b.any
  40d194:	add	x0, x20, #0xa98
  40d198:	mov	w1, #0xffffffff            	// #-1
  40d19c:	str	w1, [x20, #2712]
  40d1a0:	str	w1, [x0, #4]
  40d1a4:	cbnz	w23, 40d214 <__fxstatat@plt+0xa064>
  40d1a8:	ldr	x20, [sp, #72]
  40d1ac:	cbnz	x20, 40d26c <__fxstatat@plt+0xa0bc>
  40d1b0:	mov	x2, x20
  40d1b4:	tbz	w21, #31, 40d298 <__fxstatat@plt+0xa0e8>
  40d1b8:	mov	x1, x22
  40d1bc:	mov	w0, #0xffffff9c            	// #-100
  40d1c0:	bl	402be0 <futimesat@plt>
  40d1c4:	mov	w19, w0
  40d1c8:	b	40d1fc <__fxstatat@plt+0xa04c>
  40d1cc:	mov	w0, w21
  40d1d0:	bl	411810 <__fxstatat@plt+0xe660>
  40d1d4:	b	40d124 <__fxstatat@plt+0x9f74>
  40d1d8:	ldr	x2, [x0, #24]
  40d1dc:	cmp	x2, x1
  40d1e0:	b.ne	40d14c <__fxstatat@plt+0x9f9c>  // b.any
  40d1e4:	ldp	x2, x1, [sp, #264]
  40d1e8:	stp	x2, x1, [x0, #16]
  40d1ec:	b	40d14c <__fxstatat@plt+0x9f9c>
  40d1f0:	b.ne	40d184 <__fxstatat@plt+0x9fd4>  // b.any
  40d1f4:	mov	w0, #0x1                   	// #1
  40d1f8:	str	w0, [x20, #2712]
  40d1fc:	mov	w0, w19
  40d200:	ldp	x19, x20, [sp, #16]
  40d204:	ldp	x21, x22, [sp, #32]
  40d208:	ldr	x23, [sp, #48]
  40d20c:	ldp	x29, x30, [sp], #304
  40d210:	ret
  40d214:	cmp	w23, #0x3
  40d218:	b.ne	40d240 <__fxstatat@plt+0xa090>  // b.any
  40d21c:	ldr	x0, [sp, #72]
  40d220:	cbz	x0, 40d1a8 <__fxstatat@plt+0x9ff8>
  40d224:	add	x1, sp, #0x48
  40d228:	add	x0, sp, #0xb0
  40d22c:	bl	40cf30 <__fxstatat@plt+0x9d80>
  40d230:	tst	w0, #0xff
  40d234:	b.eq	40d1a8 <__fxstatat@plt+0x9ff8>  // b.none
  40d238:	mov	w19, #0x0                   	// #0
  40d23c:	b	40d1fc <__fxstatat@plt+0xa04c>
  40d240:	add	x1, sp, #0xb0
  40d244:	tbz	w21, #31, 40d260 <__fxstatat@plt+0xa0b0>
  40d248:	mov	x0, x22
  40d24c:	bl	411800 <__fxstatat@plt+0xe650>
  40d250:	cmp	w0, #0x0
  40d254:	cset	w0, ne  // ne = any
  40d258:	cbz	w0, 40d21c <__fxstatat@plt+0xa06c>
  40d25c:	b	40d0f4 <__fxstatat@plt+0x9f44>
  40d260:	mov	w0, w21
  40d264:	bl	411810 <__fxstatat@plt+0xe660>
  40d268:	b	40d250 <__fxstatat@plt+0xa0a0>
  40d26c:	ldp	x0, x1, [x20]
  40d270:	mov	x2, #0x3e8                 	// #1000
  40d274:	sdiv	x1, x1, x2
  40d278:	stp	x0, x1, [sp, #112]
  40d27c:	ldr	x0, [x20, #16]
  40d280:	str	x0, [sp, #128]
  40d284:	ldr	x0, [x20, #24]
  40d288:	add	x20, sp, #0x70
  40d28c:	sdiv	x0, x0, x2
  40d290:	str	x0, [sp, #136]
  40d294:	b	40d1b0 <__fxstatat@plt+0xa000>
  40d298:	mov	w0, w21
  40d29c:	mov	x1, #0x0                   	// #0
  40d2a0:	bl	402be0 <futimesat@plt>
  40d2a4:	cbnz	w0, 40d36c <__fxstatat@plt+0xa1bc>
  40d2a8:	cbz	x20, 40d238 <__fxstatat@plt+0xa088>
  40d2ac:	ldr	x1, [x20, #8]
  40d2b0:	mov	x0, #0xa11f                	// #41247
  40d2b4:	movk	x0, #0x7, lsl #16
  40d2b8:	cmp	x1, x0
  40d2bc:	ldr	x1, [x20, #24]
  40d2c0:	cset	w23, gt
  40d2c4:	cmp	x1, x0
  40d2c8:	cset	w22, gt
  40d2cc:	cmp	w23, #0x0
  40d2d0:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40d2d4:	b.eq	40d238 <__fxstatat@plt+0xa088>  // b.none
  40d2d8:	add	x1, sp, #0xb0
  40d2dc:	mov	w0, w21
  40d2e0:	bl	411810 <__fxstatat@plt+0xe660>
  40d2e4:	mov	w19, w0
  40d2e8:	cbnz	w0, 40d238 <__fxstatat@plt+0xa088>
  40d2ec:	ldr	x0, [x20]
  40d2f0:	cmp	w23, #0x0
  40d2f4:	ldr	x1, [sp, #248]
  40d2f8:	ldr	x2, [x20, #16]
  40d2fc:	sub	x1, x1, x0
  40d300:	ldr	x0, [sp, #264]
  40d304:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40d308:	sub	x0, x0, x2
  40d30c:	ldp	x2, x3, [x20]
  40d310:	stp	x2, x3, [sp, #144]
  40d314:	ldp	x2, x3, [x20, #16]
  40d318:	stp	x2, x3, [sp, #160]
  40d31c:	b.ne	40d35c <__fxstatat@plt+0xa1ac>  // b.any
  40d320:	ldr	x1, [sp, #256]
  40d324:	cbnz	x1, 40d35c <__fxstatat@plt+0xa1ac>
  40d328:	add	x2, sp, #0x90
  40d32c:	str	xzr, [sp, #152]
  40d330:	cmp	w22, #0x0
  40d334:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40d338:	b.ne	40d364 <__fxstatat@plt+0xa1b4>  // b.any
  40d33c:	ldr	x0, [sp, #272]
  40d340:	cbnz	x0, 40d364 <__fxstatat@plt+0xa1b4>
  40d344:	add	x2, sp, #0x90
  40d348:	str	xzr, [sp, #168]
  40d34c:	mov	w0, w21
  40d350:	mov	x1, #0x0                   	// #0
  40d354:	bl	402be0 <futimesat@plt>
  40d358:	b	40d1fc <__fxstatat@plt+0xa04c>
  40d35c:	mov	x2, #0x0                   	// #0
  40d360:	b	40d330 <__fxstatat@plt+0xa180>
  40d364:	cbz	x2, 40d1fc <__fxstatat@plt+0xa04c>
  40d368:	b	40d34c <__fxstatat@plt+0xa19c>
  40d36c:	cbz	x22, 40d0f4 <__fxstatat@plt+0x9f44>
  40d370:	mov	x1, x20
  40d374:	mov	x0, x22
  40d378:	bl	403040 <utimes@plt>
  40d37c:	b	40d1c4 <__fxstatat@plt+0xa014>
  40d380:	mov	w0, w21
  40d384:	bl	402c30 <futimens@plt>
  40d388:	b	40d16c <__fxstatat@plt+0x9fbc>
  40d38c:	mov	x2, x1
  40d390:	mov	x1, x0
  40d394:	mov	w0, #0xffffffff            	// #-1
  40d398:	b	40d08c <__fxstatat@plt+0x9edc>
  40d39c:	stp	x29, x30, [sp, #-240]!
  40d3a0:	mov	x29, sp
  40d3a4:	stp	x19, x20, [sp, #16]
  40d3a8:	stp	x21, x22, [sp, #32]
  40d3ac:	mov	x21, x0
  40d3b0:	str	x23, [sp, #48]
  40d3b4:	cbnz	x1, 40d484 <__fxstatat@plt+0xa2d4>
  40d3b8:	mov	w20, #0x0                   	// #0
  40d3bc:	str	xzr, [sp, #72]
  40d3c0:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40d3c4:	add	x23, x0, #0xa98
  40d3c8:	mov	x22, x0
  40d3cc:	ldr	w1, [x23, #4]
  40d3d0:	tbnz	w1, #31, 40d448 <__fxstatat@plt+0xa298>
  40d3d4:	cmp	w20, #0x2
  40d3d8:	b.ne	40d40c <__fxstatat@plt+0xa25c>  // b.any
  40d3dc:	add	x1, sp, #0x70
  40d3e0:	mov	x0, x21
  40d3e4:	bl	411820 <__fxstatat@plt+0xe670>
  40d3e8:	cbnz	w0, 40d4a8 <__fxstatat@plt+0xa2f8>
  40d3ec:	ldr	x0, [sp, #72]
  40d3f0:	mov	x1, #0x3ffffffe            	// #1073741822
  40d3f4:	ldr	x2, [x0, #8]
  40d3f8:	cmp	x2, x1
  40d3fc:	b.ne	40d4b0 <__fxstatat@plt+0xa300>  // b.any
  40d400:	ldp	x2, x1, [sp, #184]
  40d404:	stp	x2, x1, [x0]
  40d408:	mov	w20, #0x3                   	// #3
  40d40c:	ldr	x2, [sp, #72]
  40d410:	mov	x1, x21
  40d414:	mov	w3, #0x100                 	// #256
  40d418:	mov	w0, #0xffffff9c            	// #-100
  40d41c:	bl	402f70 <utimensat@plt>
  40d420:	mov	w19, w0
  40d424:	cmp	w0, #0x0
  40d428:	b.le	40d4c8 <__fxstatat@plt+0xa318>
  40d42c:	bl	403110 <__errno_location@plt>
  40d430:	mov	w1, #0x26                  	// #38
  40d434:	str	w1, [x0]
  40d438:	bl	403110 <__errno_location@plt>
  40d43c:	ldr	w0, [x0]
  40d440:	cmp	w0, #0x26
  40d444:	b.ne	40d4cc <__fxstatat@plt+0xa31c>  // b.any
  40d448:	mov	w0, #0xffffffff            	// #-1
  40d44c:	str	w0, [x23, #4]
  40d450:	cbz	w20, 40d538 <__fxstatat@plt+0xa388>
  40d454:	cmp	w20, #0x3
  40d458:	b.ne	40d4f0 <__fxstatat@plt+0xa340>  // b.any
  40d45c:	ldr	x0, [sp, #72]
  40d460:	cbnz	x0, 40d504 <__fxstatat@plt+0xa354>
  40d464:	ldr	w0, [sp, #128]
  40d468:	and	w0, w0, #0xf000
  40d46c:	cmp	w0, #0xa, lsl #12
  40d470:	b.ne	40d520 <__fxstatat@plt+0xa370>  // b.any
  40d474:	bl	403110 <__errno_location@plt>
  40d478:	mov	w1, #0x26                  	// #38
  40d47c:	str	w1, [x0]
  40d480:	b	40d4a8 <__fxstatat@plt+0xa2f8>
  40d484:	ldp	x2, x3, [x1]
  40d488:	stp	x2, x3, [sp, #80]
  40d48c:	add	x0, sp, #0x50
  40d490:	ldp	x2, x3, [x1, #16]
  40d494:	str	x0, [sp, #72]
  40d498:	stp	x2, x3, [sp, #96]
  40d49c:	bl	40cfd8 <__fxstatat@plt+0x9e28>
  40d4a0:	mov	w20, w0
  40d4a4:	tbz	w0, #31, 40d3c0 <__fxstatat@plt+0xa210>
  40d4a8:	mov	w19, #0xffffffff            	// #-1
  40d4ac:	b	40d4d8 <__fxstatat@plt+0xa328>
  40d4b0:	ldr	x2, [x0, #24]
  40d4b4:	cmp	x2, x1
  40d4b8:	b.ne	40d408 <__fxstatat@plt+0xa258>  // b.any
  40d4bc:	ldp	x2, x1, [sp, #200]
  40d4c0:	stp	x2, x1, [x0, #16]
  40d4c4:	b	40d408 <__fxstatat@plt+0xa258>
  40d4c8:	b.ne	40d438 <__fxstatat@plt+0xa288>  // b.any
  40d4cc:	mov	w0, #0x1                   	// #1
  40d4d0:	str	w0, [x22, #2712]
  40d4d4:	str	w0, [x23, #4]
  40d4d8:	mov	w0, w19
  40d4dc:	ldp	x19, x20, [sp, #16]
  40d4e0:	ldp	x21, x22, [sp, #32]
  40d4e4:	ldr	x23, [sp, #48]
  40d4e8:	ldp	x29, x30, [sp], #240
  40d4ec:	ret
  40d4f0:	add	x1, sp, #0x70
  40d4f4:	mov	x0, x21
  40d4f8:	bl	411820 <__fxstatat@plt+0xe670>
  40d4fc:	cbz	w0, 40d45c <__fxstatat@plt+0xa2ac>
  40d500:	b	40d4a8 <__fxstatat@plt+0xa2f8>
  40d504:	add	x1, sp, #0x48
  40d508:	add	x0, sp, #0x70
  40d50c:	bl	40cf30 <__fxstatat@plt+0x9d80>
  40d510:	tst	w0, #0xff
  40d514:	b.eq	40d464 <__fxstatat@plt+0xa2b4>  // b.none
  40d518:	mov	w19, #0x0                   	// #0
  40d51c:	b	40d4d8 <__fxstatat@plt+0xa328>
  40d520:	ldr	x2, [sp, #72]
  40d524:	mov	x1, x21
  40d528:	mov	w0, #0xffffffff            	// #-1
  40d52c:	bl	40d08c <__fxstatat@plt+0x9edc>
  40d530:	mov	w19, w0
  40d534:	b	40d4d8 <__fxstatat@plt+0xa328>
  40d538:	add	x1, sp, #0x70
  40d53c:	mov	x0, x21
  40d540:	bl	411820 <__fxstatat@plt+0xe670>
  40d544:	cbz	w0, 40d464 <__fxstatat@plt+0xa2b4>
  40d548:	b	40d4a8 <__fxstatat@plt+0xa2f8>
  40d54c:	stp	x29, x30, [sp, #-96]!
  40d550:	mov	x29, sp
  40d554:	stp	x21, x22, [sp, #32]
  40d558:	mov	x22, x2
  40d55c:	mov	w21, w1
  40d560:	str	x23, [sp, #48]
  40d564:	mov	w23, w3
  40d568:	ldp	x2, x3, [x5]
  40d56c:	stp	x2, x3, [sp, #64]
  40d570:	add	x1, sp, #0x40
  40d574:	ldp	x2, x3, [x5, #16]
  40d578:	stp	x19, x20, [sp, #16]
  40d57c:	mov	w20, w0
  40d580:	mov	x0, x4
  40d584:	stp	x2, x3, [sp, #80]
  40d588:	bl	40df5c <__fxstatat@plt+0xadac>
  40d58c:	cbz	x0, 40d5e8 <__fxstatat@plt+0xa438>
  40d590:	adrp	x4, 412000 <__fxstatat@plt+0xee50>
  40d594:	mov	x19, x0
  40d598:	add	x4, x4, #0xe23
  40d59c:	cbz	x22, 40d5d0 <__fxstatat@plt+0xa420>
  40d5a0:	mov	x5, x0
  40d5a4:	mov	w3, w23
  40d5a8:	mov	x2, x22
  40d5ac:	mov	w1, w21
  40d5b0:	mov	w0, w20
  40d5b4:	bl	403170 <error_at_line@plt>
  40d5b8:	mov	x0, x19
  40d5bc:	ldp	x19, x20, [sp, #16]
  40d5c0:	ldp	x21, x22, [sp, #32]
  40d5c4:	ldr	x23, [sp, #48]
  40d5c8:	ldp	x29, x30, [sp], #96
  40d5cc:	b	402ee0 <free@plt>
  40d5d0:	mov	x3, x0
  40d5d4:	mov	x2, x4
  40d5d8:	mov	w1, w21
  40d5dc:	mov	w0, w20
  40d5e0:	bl	402a00 <error@plt>
  40d5e4:	b	40d5b8 <__fxstatat@plt+0xa408>
  40d5e8:	bl	403110 <__errno_location@plt>
  40d5ec:	ldr	w19, [x0]
  40d5f0:	mov	w2, #0x5                   	// #5
  40d5f4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d5f8:	mov	x0, #0x0                   	// #0
  40d5fc:	add	x1, x1, #0x7c1
  40d600:	bl	403060 <dcgettext@plt>
  40d604:	mov	x2, x0
  40d608:	mov	w1, w19
  40d60c:	mov	w0, #0x0                   	// #0
  40d610:	bl	402a00 <error@plt>
  40d614:	bl	402dc0 <abort@plt>
  40d618:	stp	x29, x30, [sp, #-48]!
  40d61c:	mov	x29, sp
  40d620:	ldp	x4, x5, [x3]
  40d624:	stp	x4, x5, [sp, #16]
  40d628:	ldp	x4, x5, [x3, #16]
  40d62c:	mov	w3, #0x0                   	// #0
  40d630:	stp	x4, x5, [sp, #32]
  40d634:	add	x5, sp, #0x10
  40d638:	mov	x4, x2
  40d63c:	mov	x2, #0x0                   	// #0
  40d640:	bl	40d54c <__fxstatat@plt+0xa39c>
  40d644:	ldp	x29, x30, [sp], #48
  40d648:	ret
  40d64c:	sub	sp, sp, #0x50
  40d650:	stp	x29, x30, [sp, #32]
  40d654:	add	x29, sp, #0x20
  40d658:	stp	x19, x20, [sp, #48]
  40d65c:	mov	x20, x0
  40d660:	mov	x19, x4
  40d664:	str	x21, [sp, #64]
  40d668:	mov	x21, x5
  40d66c:	cbz	x1, 40d700 <__fxstatat@plt+0xa550>
  40d670:	mov	x5, x3
  40d674:	mov	x4, x2
  40d678:	mov	x3, x1
  40d67c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40d680:	mov	w1, #0x1                   	// #1
  40d684:	add	x2, x2, #0x7e1
  40d688:	bl	402e50 <__fprintf_chk@plt>
  40d68c:	mov	w2, #0x5                   	// #5
  40d690:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d694:	mov	x0, #0x0                   	// #0
  40d698:	add	x1, x1, #0x7f4
  40d69c:	bl	403060 <dcgettext@plt>
  40d6a0:	mov	x3, x0
  40d6a4:	mov	w4, #0x7e3                 	// #2019
  40d6a8:	mov	w1, #0x1                   	// #1
  40d6ac:	mov	x0, x20
  40d6b0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40d6b4:	add	x2, x2, #0xac0
  40d6b8:	bl	402e50 <__fprintf_chk@plt>
  40d6bc:	mov	w2, #0x5                   	// #5
  40d6c0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d6c4:	mov	x0, #0x0                   	// #0
  40d6c8:	add	x1, x1, #0x7f8
  40d6cc:	bl	403060 <dcgettext@plt>
  40d6d0:	mov	x1, x20
  40d6d4:	bl	403070 <fputs_unlocked@plt>
  40d6d8:	cmp	x21, #0x9
  40d6dc:	b.hi	40d970 <__fxstatat@plt+0xa7c0>  // b.pmore
  40d6e0:	cmp	w21, #0x9
  40d6e4:	b.hi	40d970 <__fxstatat@plt+0xa7c0>  // b.pmore
  40d6e8:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40d6ec:	add	x0, x0, #0xaac
  40d6f0:	ldrh	w0, [x0, w21, uxtw #1]
  40d6f4:	adr	x1, 40d700 <__fxstatat@plt+0xa550>
  40d6f8:	add	x0, x1, w0, sxth #2
  40d6fc:	br	x0
  40d700:	mov	x4, x3
  40d704:	mov	w1, #0x1                   	// #1
  40d708:	mov	x3, x2
  40d70c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40d710:	add	x2, x2, #0x7ed
  40d714:	bl	402e50 <__fprintf_chk@plt>
  40d718:	b	40d68c <__fxstatat@plt+0xa4dc>
  40d71c:	mov	w2, #0x5                   	// #5
  40d720:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d724:	mov	x0, #0x0                   	// #0
  40d728:	add	x1, x1, #0x8c4
  40d72c:	bl	403060 <dcgettext@plt>
  40d730:	mov	x2, x0
  40d734:	mov	x0, x20
  40d738:	mov	w1, #0x1                   	// #1
  40d73c:	ldr	x3, [x19]
  40d740:	ldp	x29, x30, [sp, #32]
  40d744:	ldp	x19, x20, [sp, #48]
  40d748:	ldr	x21, [sp, #64]
  40d74c:	add	sp, sp, #0x50
  40d750:	b	402e50 <__fprintf_chk@plt>
  40d754:	mov	w2, #0x5                   	// #5
  40d758:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d75c:	mov	x0, #0x0                   	// #0
  40d760:	add	x1, x1, #0x8d4
  40d764:	bl	403060 <dcgettext@plt>
  40d768:	mov	x2, x0
  40d76c:	mov	x0, x20
  40d770:	mov	w1, #0x1                   	// #1
  40d774:	ldp	x3, x4, [x19]
  40d778:	ldp	x29, x30, [sp, #32]
  40d77c:	ldp	x19, x20, [sp, #48]
  40d780:	ldr	x21, [sp, #64]
  40d784:	add	sp, sp, #0x50
  40d788:	b	402e50 <__fprintf_chk@plt>
  40d78c:	mov	w2, #0x5                   	// #5
  40d790:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d794:	mov	x0, #0x0                   	// #0
  40d798:	add	x1, x1, #0x8eb
  40d79c:	bl	403060 <dcgettext@plt>
  40d7a0:	mov	x2, x0
  40d7a4:	mov	x0, x20
  40d7a8:	mov	w1, #0x1                   	// #1
  40d7ac:	ldp	x3, x4, [x19]
  40d7b0:	ldr	x5, [x19, #16]
  40d7b4:	ldp	x29, x30, [sp, #32]
  40d7b8:	ldp	x19, x20, [sp, #48]
  40d7bc:	ldr	x21, [sp, #64]
  40d7c0:	add	sp, sp, #0x50
  40d7c4:	b	402e50 <__fprintf_chk@plt>
  40d7c8:	mov	w2, #0x5                   	// #5
  40d7cc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d7d0:	mov	x0, #0x0                   	// #0
  40d7d4:	add	x1, x1, #0x907
  40d7d8:	bl	403060 <dcgettext@plt>
  40d7dc:	mov	x2, x0
  40d7e0:	mov	x0, x20
  40d7e4:	mov	w1, #0x1                   	// #1
  40d7e8:	ldp	x3, x4, [x19]
  40d7ec:	ldp	x5, x6, [x19, #16]
  40d7f0:	ldp	x29, x30, [sp, #32]
  40d7f4:	ldp	x19, x20, [sp, #48]
  40d7f8:	ldr	x21, [sp, #64]
  40d7fc:	add	sp, sp, #0x50
  40d800:	b	402e50 <__fprintf_chk@plt>
  40d804:	mov	w2, #0x5                   	// #5
  40d808:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d80c:	mov	x0, #0x0                   	// #0
  40d810:	add	x1, x1, #0x927
  40d814:	bl	403060 <dcgettext@plt>
  40d818:	mov	x2, x0
  40d81c:	mov	x0, x20
  40d820:	mov	w1, #0x1                   	// #1
  40d824:	ldp	x3, x4, [x19]
  40d828:	ldp	x5, x6, [x19, #16]
  40d82c:	ldp	x29, x30, [sp, #32]
  40d830:	ldr	x7, [x19, #32]
  40d834:	ldp	x19, x20, [sp, #48]
  40d838:	ldr	x21, [sp, #64]
  40d83c:	add	sp, sp, #0x50
  40d840:	b	402e50 <__fprintf_chk@plt>
  40d844:	mov	w2, #0x5                   	// #5
  40d848:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d84c:	mov	x0, #0x0                   	// #0
  40d850:	add	x1, x1, #0x94b
  40d854:	bl	403060 <dcgettext@plt>
  40d858:	mov	x2, x0
  40d85c:	ldp	x3, x4, [x19]
  40d860:	mov	x0, x20
  40d864:	ldp	x5, x6, [x19, #16]
  40d868:	ldp	x7, x1, [x19, #32]
  40d86c:	str	x1, [sp]
  40d870:	mov	w1, #0x1                   	// #1
  40d874:	bl	402e50 <__fprintf_chk@plt>
  40d878:	ldp	x29, x30, [sp, #32]
  40d87c:	ldp	x19, x20, [sp, #48]
  40d880:	ldr	x21, [sp, #64]
  40d884:	add	sp, sp, #0x50
  40d888:	ret
  40d88c:	mov	w2, #0x5                   	// #5
  40d890:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d894:	mov	x0, #0x0                   	// #0
  40d898:	add	x1, x1, #0x973
  40d89c:	bl	403060 <dcgettext@plt>
  40d8a0:	mov	x2, x0
  40d8a4:	ldp	x3, x4, [x19]
  40d8a8:	mov	x0, x20
  40d8ac:	ldp	x5, x6, [x19, #16]
  40d8b0:	ldr	x1, [x19, #48]
  40d8b4:	ldr	x7, [x19, #32]
  40d8b8:	str	x1, [sp, #8]
  40d8bc:	ldr	x1, [x19, #40]
  40d8c0:	str	x1, [sp]
  40d8c4:	mov	w1, #0x1                   	// #1
  40d8c8:	bl	402e50 <__fprintf_chk@plt>
  40d8cc:	b	40d878 <__fxstatat@plt+0xa6c8>
  40d8d0:	mov	w2, #0x5                   	// #5
  40d8d4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d8d8:	mov	x0, #0x0                   	// #0
  40d8dc:	add	x1, x1, #0x99f
  40d8e0:	bl	403060 <dcgettext@plt>
  40d8e4:	mov	x2, x0
  40d8e8:	ldr	x1, [x19, #56]
  40d8ec:	mov	x0, x20
  40d8f0:	ldp	x3, x4, [x19]
  40d8f4:	ldp	x5, x6, [x19, #16]
  40d8f8:	ldr	x7, [x19, #32]
  40d8fc:	str	x1, [sp, #16]
  40d900:	ldr	x1, [x19, #48]
  40d904:	str	x1, [sp, #8]
  40d908:	ldr	x1, [x19, #40]
  40d90c:	str	x1, [sp]
  40d910:	mov	w1, #0x1                   	// #1
  40d914:	bl	402e50 <__fprintf_chk@plt>
  40d918:	b	40d878 <__fxstatat@plt+0xa6c8>
  40d91c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d920:	add	x1, x1, #0x9cf
  40d924:	mov	w2, #0x5                   	// #5
  40d928:	mov	x0, #0x0                   	// #0
  40d92c:	bl	403060 <dcgettext@plt>
  40d930:	ldr	x1, [x19, #64]
  40d934:	mov	x2, x0
  40d938:	ldp	x3, x4, [x19]
  40d93c:	mov	x0, x20
  40d940:	ldp	x5, x6, [x19, #16]
  40d944:	ldr	x7, [x19, #32]
  40d948:	str	x1, [sp, #24]
  40d94c:	ldr	x1, [x19, #56]
  40d950:	str	x1, [sp, #16]
  40d954:	ldr	x1, [x19, #48]
  40d958:	str	x1, [sp, #8]
  40d95c:	ldr	x1, [x19, #40]
  40d960:	str	x1, [sp]
  40d964:	mov	w1, #0x1                   	// #1
  40d968:	bl	402e50 <__fprintf_chk@plt>
  40d96c:	b	40d878 <__fxstatat@plt+0xa6c8>
  40d970:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40d974:	mov	w2, #0x5                   	// #5
  40d978:	add	x1, x1, #0xa03
  40d97c:	b	40d928 <__fxstatat@plt+0xa778>
  40d980:	mov	x5, #0x0                   	// #0
  40d984:	ldr	x6, [x4, x5, lsl #3]
  40d988:	cbnz	x6, 40d990 <__fxstatat@plt+0xa7e0>
  40d98c:	b	40d64c <__fxstatat@plt+0xa49c>
  40d990:	add	x5, x5, #0x1
  40d994:	b	40d984 <__fxstatat@plt+0xa7d4>
  40d998:	stp	x29, x30, [sp, #-96]!
  40d99c:	mov	x5, #0x0                   	// #0
  40d9a0:	mov	x29, sp
  40d9a4:	ldr	w7, [x4, #24]
  40d9a8:	ldp	x6, x10, [x4]
  40d9ac:	add	x4, sp, #0x10
  40d9b0:	tbnz	w7, #31, 40d9e4 <__fxstatat@plt+0xa834>
  40d9b4:	add	x9, x6, #0xf
  40d9b8:	mov	x8, x6
  40d9bc:	and	x6, x9, #0xfffffffffffffff8
  40d9c0:	ldr	x8, [x8]
  40d9c4:	str	x8, [x4, x5, lsl #3]
  40d9c8:	cbz	x8, 40d9d8 <__fxstatat@plt+0xa828>
  40d9cc:	add	x5, x5, #0x1
  40d9d0:	cmp	x5, #0xa
  40d9d4:	b.ne	40d9b0 <__fxstatat@plt+0xa800>  // b.any
  40d9d8:	bl	40d64c <__fxstatat@plt+0xa49c>
  40d9dc:	ldp	x29, x30, [sp], #96
  40d9e0:	ret
  40d9e4:	add	w9, w7, #0x8
  40d9e8:	cmp	w9, #0x0
  40d9ec:	b.le	40da04 <__fxstatat@plt+0xa854>
  40d9f0:	add	x11, x6, #0xf
  40d9f4:	mov	x8, x6
  40d9f8:	mov	w7, w9
  40d9fc:	and	x6, x11, #0xfffffffffffffff8
  40da00:	b	40d9c0 <__fxstatat@plt+0xa810>
  40da04:	add	x8, x10, w7, sxtw
  40da08:	mov	w7, w9
  40da0c:	b	40d9c0 <__fxstatat@plt+0xa810>
  40da10:	stp	x29, x30, [sp, #-240]!
  40da14:	mov	x29, sp
  40da18:	stp	x4, x5, [sp, #208]
  40da1c:	add	x4, sp, #0xf0
  40da20:	stp	x4, x4, [sp, #48]
  40da24:	add	x4, sp, #0xd0
  40da28:	str	x4, [sp, #64]
  40da2c:	mov	w4, #0xffffffe0            	// #-32
  40da30:	str	w4, [sp, #72]
  40da34:	mov	w4, #0xffffff80            	// #-128
  40da38:	str	w4, [sp, #76]
  40da3c:	ldp	x4, x5, [sp, #48]
  40da40:	stp	x4, x5, [sp, #16]
  40da44:	ldp	x4, x5, [sp, #64]
  40da48:	stp	x4, x5, [sp, #32]
  40da4c:	add	x4, sp, #0x10
  40da50:	str	q0, [sp, #80]
  40da54:	str	q1, [sp, #96]
  40da58:	str	q2, [sp, #112]
  40da5c:	str	q3, [sp, #128]
  40da60:	str	q4, [sp, #144]
  40da64:	str	q5, [sp, #160]
  40da68:	str	q6, [sp, #176]
  40da6c:	str	q7, [sp, #192]
  40da70:	stp	x6, x7, [sp, #224]
  40da74:	bl	40d998 <__fxstatat@plt+0xa7e8>
  40da78:	ldp	x29, x30, [sp], #240
  40da7c:	ret
  40da80:	stp	x29, x30, [sp, #-16]!
  40da84:	mov	w2, #0x5                   	// #5
  40da88:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40da8c:	mov	x29, sp
  40da90:	add	x1, x1, #0xa3f
  40da94:	mov	x0, #0x0                   	// #0
  40da98:	bl	403060 <dcgettext@plt>
  40da9c:	mov	x1, x0
  40daa0:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40daa4:	mov	w0, #0x1                   	// #1
  40daa8:	add	x2, x2, #0x93d
  40daac:	bl	402c70 <__printf_chk@plt>
  40dab0:	mov	w2, #0x5                   	// #5
  40dab4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40dab8:	mov	x0, #0x0                   	// #0
  40dabc:	add	x1, x1, #0xa54
  40dac0:	bl	403060 <dcgettext@plt>
  40dac4:	mov	x1, x0
  40dac8:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  40dacc:	add	x3, x3, #0x10f
  40dad0:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40dad4:	mov	w0, #0x1                   	// #1
  40dad8:	add	x2, x2, #0x137
  40dadc:	bl	402c70 <__printf_chk@plt>
  40dae0:	mov	w2, #0x5                   	// #5
  40dae4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40dae8:	mov	x0, #0x0                   	// #0
  40daec:	add	x1, x1, #0xa68
  40daf0:	bl	403060 <dcgettext@plt>
  40daf4:	ldp	x29, x30, [sp], #16
  40daf8:	adrp	x1, 428000 <__fxstatat@plt+0x24e50>
  40dafc:	ldr	x1, [x1, #1232]
  40db00:	b	403070 <fputs_unlocked@plt>
  40db04:	stp	x29, x30, [sp, #-32]!
  40db08:	mov	x29, sp
  40db0c:	stp	x19, x20, [sp, #16]
  40db10:	adrp	x19, 428000 <__fxstatat@plt+0x24e50>
  40db14:	add	x20, x19, #0xaa0
  40db18:	ldrb	w0, [x19, #2720]
  40db1c:	cbnz	w0, 40db38 <__fxstatat@plt+0xa988>
  40db20:	bl	402a40 <geteuid@plt>
  40db24:	cmp	w0, #0x0
  40db28:	cset	w0, eq  // eq = none
  40db2c:	strb	w0, [x20, #1]
  40db30:	mov	w0, #0x1                   	// #1
  40db34:	strb	w0, [x19, #2720]
  40db38:	ldrb	w0, [x20, #1]
  40db3c:	ldp	x19, x20, [sp, #16]
  40db40:	ldp	x29, x30, [sp], #32
  40db44:	ret
  40db48:	stp	x29, x30, [sp, #-32]!
  40db4c:	mov	x29, sp
  40db50:	str	x19, [sp, #16]
  40db54:	mov	x19, x0
  40db58:	bl	402bd0 <malloc@plt>
  40db5c:	cmp	x0, #0x0
  40db60:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40db64:	b.eq	40db6c <__fxstatat@plt+0xa9bc>  // b.none
  40db68:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40db6c:	ldr	x19, [sp, #16]
  40db70:	ldp	x29, x30, [sp], #32
  40db74:	ret
  40db78:	mov	x2, x0
  40db7c:	mul	x0, x0, x1
  40db80:	umulh	x2, x2, x1
  40db84:	cmp	x2, #0x0
  40db88:	cset	x1, ne  // ne = any
  40db8c:	tbnz	x0, #63, 40db94 <__fxstatat@plt+0xa9e4>
  40db90:	cbz	x1, 40dba0 <__fxstatat@plt+0xa9f0>
  40db94:	stp	x29, x30, [sp, #-16]!
  40db98:	mov	x29, sp
  40db9c:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dba0:	b	40db48 <__fxstatat@plt+0xa998>
  40dba4:	b	40db48 <__fxstatat@plt+0xa998>
  40dba8:	stp	x29, x30, [sp, #-32]!
  40dbac:	cmp	x1, #0x0
  40dbb0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40dbb4:	mov	x29, sp
  40dbb8:	str	x19, [sp, #16]
  40dbbc:	b.eq	40dbd4 <__fxstatat@plt+0xaa24>  // b.none
  40dbc0:	bl	402ee0 <free@plt>
  40dbc4:	mov	x0, #0x0                   	// #0
  40dbc8:	ldr	x19, [sp, #16]
  40dbcc:	ldp	x29, x30, [sp], #32
  40dbd0:	ret
  40dbd4:	mov	x19, x1
  40dbd8:	bl	402d10 <realloc@plt>
  40dbdc:	cmp	x0, #0x0
  40dbe0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40dbe4:	b.eq	40dbc8 <__fxstatat@plt+0xaa18>  // b.none
  40dbe8:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dbec:	mov	x3, x1
  40dbf0:	mul	x1, x1, x2
  40dbf4:	umulh	x3, x3, x2
  40dbf8:	cmp	x3, #0x0
  40dbfc:	cset	x2, ne  // ne = any
  40dc00:	tbnz	x1, #63, 40dc08 <__fxstatat@plt+0xaa58>
  40dc04:	cbz	x2, 40dc14 <__fxstatat@plt+0xaa64>
  40dc08:	stp	x29, x30, [sp, #-16]!
  40dc0c:	mov	x29, sp
  40dc10:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dc14:	b	40dba8 <__fxstatat@plt+0xa9f8>
  40dc18:	ldr	x3, [x1]
  40dc1c:	cbnz	x0, 40dc58 <__fxstatat@plt+0xaaa8>
  40dc20:	cbnz	x3, 40dc34 <__fxstatat@plt+0xaa84>
  40dc24:	mov	x3, #0x80                  	// #128
  40dc28:	cmp	x2, #0x80
  40dc2c:	udiv	x3, x3, x2
  40dc30:	cinc	x3, x3, hi  // hi = pmore
  40dc34:	umulh	x5, x3, x2
  40dc38:	mul	x4, x3, x2
  40dc3c:	cmp	x5, #0x0
  40dc40:	cset	x5, ne  // ne = any
  40dc44:	tbnz	x4, #63, 40dc4c <__fxstatat@plt+0xaa9c>
  40dc48:	cbz	x5, 40dc74 <__fxstatat@plt+0xaac4>
  40dc4c:	stp	x29, x30, [sp, #-16]!
  40dc50:	mov	x29, sp
  40dc54:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dc58:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40dc5c:	movk	x4, #0x5554
  40dc60:	udiv	x4, x4, x2
  40dc64:	cmp	x4, x3
  40dc68:	b.ls	40dc4c <__fxstatat@plt+0xaa9c>  // b.plast
  40dc6c:	add	x4, x3, #0x1
  40dc70:	add	x3, x4, x3, lsr #1
  40dc74:	str	x3, [x1]
  40dc78:	mul	x1, x3, x2
  40dc7c:	b	40dba8 <__fxstatat@plt+0xa9f8>
  40dc80:	mov	x2, #0x1                   	// #1
  40dc84:	b	40dc18 <__fxstatat@plt+0xaa68>
  40dc88:	stp	x29, x30, [sp, #-32]!
  40dc8c:	mov	x29, sp
  40dc90:	str	x19, [sp, #16]
  40dc94:	mov	x19, x0
  40dc98:	bl	40db48 <__fxstatat@plt+0xa998>
  40dc9c:	mov	x2, x19
  40dca0:	mov	w1, #0x0                   	// #0
  40dca4:	ldr	x19, [sp, #16]
  40dca8:	ldp	x29, x30, [sp], #32
  40dcac:	b	402ca0 <memset@plt>
  40dcb0:	umulh	x2, x0, x1
  40dcb4:	stp	x29, x30, [sp, #-16]!
  40dcb8:	mul	x4, x0, x1
  40dcbc:	cmp	x2, #0x0
  40dcc0:	mov	x29, sp
  40dcc4:	cset	x2, ne  // ne = any
  40dcc8:	tbnz	x4, #63, 40dcd0 <__fxstatat@plt+0xab20>
  40dccc:	cbz	x2, 40dcd4 <__fxstatat@plt+0xab24>
  40dcd0:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dcd4:	bl	402cf0 <calloc@plt>
  40dcd8:	cbz	x0, 40dcd0 <__fxstatat@plt+0xab20>
  40dcdc:	ldp	x29, x30, [sp], #16
  40dce0:	ret
  40dce4:	stp	x29, x30, [sp, #-32]!
  40dce8:	mov	x29, sp
  40dcec:	stp	x19, x20, [sp, #16]
  40dcf0:	mov	x19, x1
  40dcf4:	mov	x20, x0
  40dcf8:	mov	x0, x1
  40dcfc:	bl	40db48 <__fxstatat@plt+0xa998>
  40dd00:	mov	x2, x19
  40dd04:	mov	x1, x20
  40dd08:	ldp	x19, x20, [sp, #16]
  40dd0c:	ldp	x29, x30, [sp], #32
  40dd10:	b	402990 <memcpy@plt>
  40dd14:	stp	x29, x30, [sp, #-32]!
  40dd18:	mov	x29, sp
  40dd1c:	str	x19, [sp, #16]
  40dd20:	mov	x19, x0
  40dd24:	bl	4029c0 <strlen@plt>
  40dd28:	add	x1, x0, #0x1
  40dd2c:	mov	x0, x19
  40dd30:	ldr	x19, [sp, #16]
  40dd34:	ldp	x29, x30, [sp], #32
  40dd38:	b	40dce4 <__fxstatat@plt+0xab34>
  40dd3c:	stp	x29, x30, [sp, #-32]!
  40dd40:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40dd44:	mov	w2, #0x5                   	// #5
  40dd48:	mov	x29, sp
  40dd4c:	str	x19, [sp, #16]
  40dd50:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40dd54:	ldr	w19, [x0, #1096]
  40dd58:	add	x1, x1, #0xaef
  40dd5c:	mov	x0, #0x0                   	// #0
  40dd60:	bl	403060 <dcgettext@plt>
  40dd64:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40dd68:	mov	x3, x0
  40dd6c:	add	x2, x2, #0xe23
  40dd70:	mov	w0, w19
  40dd74:	mov	w1, #0x0                   	// #0
  40dd78:	bl	402a00 <error@plt>
  40dd7c:	bl	402dc0 <abort@plt>
  40dd80:	stp	x29, x30, [sp, #-16]!
  40dd84:	orr	w1, w1, #0x200
  40dd88:	mov	x29, sp
  40dd8c:	bl	40f384 <__fxstatat@plt+0xc1d4>
  40dd90:	cbnz	x0, 40ddc8 <__fxstatat@plt+0xac18>
  40dd94:	bl	403110 <__errno_location@plt>
  40dd98:	ldr	w0, [x0]
  40dd9c:	cmp	w0, #0x16
  40dda0:	b.ne	40ddc4 <__fxstatat@plt+0xac14>  // b.any
  40dda4:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  40dda8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40ddac:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ddb0:	add	x3, x3, #0xb1b
  40ddb4:	add	x1, x1, #0xb00
  40ddb8:	add	x0, x0, #0xb0b
  40ddbc:	mov	w2, #0x29                  	// #41
  40ddc0:	bl	403100 <__assert_fail@plt>
  40ddc4:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40ddc8:	ldp	x29, x30, [sp], #16
  40ddcc:	ret
  40ddd0:	ldr	w0, [x0, #72]
  40ddd4:	mov	w2, #0x11                  	// #17
  40ddd8:	and	w0, w0, w2
  40dddc:	cmp	w0, #0x10
  40dde0:	b.eq	40ddfc <__fxstatat@plt+0xac4c>  // b.none
  40dde4:	cmp	w0, w2
  40dde8:	b.ne	40de04 <__fxstatat@plt+0xac54>  // b.any
  40ddec:	ldr	x0, [x1, #88]
  40ddf0:	cmp	x0, #0x0
  40ddf4:	cset	w0, ne  // ne = any
  40ddf8:	ret
  40ddfc:	mov	w0, #0x1                   	// #1
  40de00:	b	40ddf8 <__fxstatat@plt+0xac48>
  40de04:	mov	w0, #0x0                   	// #0
  40de08:	b	40ddf8 <__fxstatat@plt+0xac48>
  40de0c:	stp	x29, x30, [sp, #-112]!
  40de10:	mov	x29, sp
  40de14:	stp	x19, x20, [sp, #16]
  40de18:	mov	x19, x1
  40de1c:	mov	x20, #0x0                   	// #0
  40de20:	stp	x21, x22, [sp, #32]
  40de24:	mov	x21, x0
  40de28:	stp	x23, x24, [sp, #48]
  40de2c:	mov	x23, x0
  40de30:	ldr	w24, [x1, #24]
  40de34:	ldr	x22, [x1]
  40de38:	stp	x25, x26, [sp, #64]
  40de3c:	mov	x26, #0xffffffffffffffff    	// #-1
  40de40:	ldp	x0, x1, [x1]
  40de44:	stp	x0, x1, [sp, #80]
  40de48:	ldr	x25, [sp, #88]
  40de4c:	ldp	x0, x1, [x19, #16]
  40de50:	stp	x0, x1, [sp, #96]
  40de54:	cbnz	x23, 40de8c <__fxstatat@plt+0xacdc>
  40de58:	mov	x0, #0x7fffffff            	// #2147483647
  40de5c:	cmp	x20, x0
  40de60:	b.ls	40ded4 <__fxstatat@plt+0xad24>  // b.plast
  40de64:	bl	403110 <__errno_location@plt>
  40de68:	mov	w1, #0x4b                  	// #75
  40de6c:	str	w1, [x0]
  40de70:	mov	x0, x23
  40de74:	ldp	x19, x20, [sp, #16]
  40de78:	ldp	x21, x22, [sp, #32]
  40de7c:	ldp	x23, x24, [sp, #48]
  40de80:	ldp	x25, x26, [sp, #64]
  40de84:	ldp	x29, x30, [sp], #112
  40de88:	ret
  40de8c:	ldr	w1, [sp, #104]
  40de90:	ldr	x0, [sp, #80]
  40de94:	tbnz	w1, #31, 40debc <__fxstatat@plt+0xad0c>
  40de98:	add	x1, x0, #0xf
  40de9c:	and	x1, x1, #0xfffffffffffffff8
  40dea0:	str	x1, [sp, #80]
  40dea4:	ldr	x0, [x0]
  40dea8:	sub	x23, x23, #0x1
  40deac:	bl	4029c0 <strlen@plt>
  40deb0:	adds	x20, x0, x20
  40deb4:	csel	x20, x20, x26, cc  // cc = lo, ul, last
  40deb8:	b	40de54 <__fxstatat@plt+0xaca4>
  40debc:	add	w2, w1, #0x8
  40dec0:	str	w2, [sp, #104]
  40dec4:	cmp	w2, #0x0
  40dec8:	b.gt	40de98 <__fxstatat@plt+0xace8>
  40decc:	add	x0, x25, w1, sxtw
  40ded0:	b	40dea4 <__fxstatat@plt+0xacf4>
  40ded4:	add	x0, x20, #0x1
  40ded8:	bl	40db48 <__fxstatat@plt+0xa998>
  40dedc:	mov	x23, x0
  40dee0:	mov	x25, x0
  40dee4:	cbnz	x21, 40def0 <__fxstatat@plt+0xad40>
  40dee8:	strb	wzr, [x25]
  40deec:	b	40de70 <__fxstatat@plt+0xacc0>
  40def0:	tbnz	w24, #31, 40df34 <__fxstatat@plt+0xad84>
  40def4:	add	x20, x22, #0xf
  40def8:	mov	w26, w24
  40defc:	and	x20, x20, #0xfffffffffffffff8
  40df00:	ldr	x24, [x22]
  40df04:	sub	x21, x21, #0x1
  40df08:	mov	x0, x24
  40df0c:	bl	4029c0 <strlen@plt>
  40df10:	mov	x22, x0
  40df14:	mov	x2, x0
  40df18:	mov	x1, x24
  40df1c:	mov	x0, x25
  40df20:	mov	w24, w26
  40df24:	add	x25, x25, x22
  40df28:	bl	402990 <memcpy@plt>
  40df2c:	mov	x22, x20
  40df30:	b	40dee4 <__fxstatat@plt+0xad34>
  40df34:	add	w26, w24, #0x8
  40df38:	cmp	w26, #0x0
  40df3c:	b.le	40df4c <__fxstatat@plt+0xad9c>
  40df40:	add	x20, x22, #0xf
  40df44:	and	x20, x20, #0xfffffffffffffff8
  40df48:	b	40df00 <__fxstatat@plt+0xad50>
  40df4c:	ldr	x0, [x19, #8]
  40df50:	mov	x20, x22
  40df54:	add	x22, x0, w24, sxtw
  40df58:	b	40df00 <__fxstatat@plt+0xad50>
  40df5c:	stp	x29, x30, [sp, #-96]!
  40df60:	mov	x2, x0
  40df64:	mov	x3, x0
  40df68:	mov	x0, #0x0                   	// #0
  40df6c:	mov	x29, sp
  40df70:	ldrb	w4, [x3]
  40df74:	cbnz	w4, 40df98 <__fxstatat@plt+0xade8>
  40df78:	ldp	x2, x3, [x1]
  40df7c:	stp	x2, x3, [sp, #16]
  40df80:	ldp	x2, x3, [x1, #16]
  40df84:	add	x1, sp, #0x10
  40df88:	stp	x2, x3, [sp, #32]
  40df8c:	bl	40de0c <__fxstatat@plt+0xac5c>
  40df90:	ldp	x29, x30, [sp], #96
  40df94:	ret
  40df98:	cmp	w4, #0x25
  40df9c:	b.ne	40dfb8 <__fxstatat@plt+0xae08>  // b.any
  40dfa0:	ldrb	w4, [x3, #1]
  40dfa4:	cmp	w4, #0x73
  40dfa8:	b.ne	40dfb8 <__fxstatat@plt+0xae08>  // b.any
  40dfac:	add	x3, x3, #0x2
  40dfb0:	add	x0, x0, #0x1
  40dfb4:	b	40df70 <__fxstatat@plt+0xadc0>
  40dfb8:	ldp	x4, x5, [x1]
  40dfbc:	add	x3, sp, #0x10
  40dfc0:	ldp	x0, x1, [x1, #16]
  40dfc4:	stp	x4, x5, [sp, #16]
  40dfc8:	stp	x0, x1, [sp, #32]
  40dfcc:	stp	x4, x5, [sp, #64]
  40dfd0:	stp	x0, x1, [sp, #80]
  40dfd4:	add	x0, sp, #0x38
  40dfd8:	mov	w1, #0x1                   	// #1
  40dfdc:	bl	402c10 <__vasprintf_chk@plt>
  40dfe0:	tbz	w0, #31, 40dffc <__fxstatat@plt+0xae4c>
  40dfe4:	bl	403110 <__errno_location@plt>
  40dfe8:	ldr	w1, [x0]
  40dfec:	mov	x0, #0x0                   	// #0
  40dff0:	cmp	w1, #0xc
  40dff4:	b.ne	40df90 <__fxstatat@plt+0xade0>  // b.any
  40dff8:	bl	40dd3c <__fxstatat@plt+0xab8c>
  40dffc:	ldr	x0, [sp, #56]
  40e000:	b	40df90 <__fxstatat@plt+0xade0>
  40e004:	stp	x29, x30, [sp, #-48]!
  40e008:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  40e00c:	mov	x29, sp
  40e010:	ldr	x2, [x0, #1240]
  40e014:	add	x1, sp, #0x28
  40e018:	add	x0, sp, #0x20
  40e01c:	str	x19, [sp, #16]
  40e020:	stp	xzr, xzr, [sp, #32]
  40e024:	bl	402ed0 <getline@plt>
  40e028:	cmp	x0, #0x0
  40e02c:	b.le	40e070 <__fxstatat@plt+0xaec0>
  40e030:	ldr	x1, [sp, #32]
  40e034:	sub	x0, x0, #0x1
  40e038:	ldrb	w2, [x1, x0]
  40e03c:	cmp	w2, #0xa
  40e040:	b.ne	40e048 <__fxstatat@plt+0xae98>  // b.any
  40e044:	strb	wzr, [x1, x0]
  40e048:	ldr	x0, [sp, #32]
  40e04c:	bl	402a20 <rpmatch@plt>
  40e050:	cmp	w0, #0x0
  40e054:	cset	w19, gt
  40e058:	ldr	x0, [sp, #32]
  40e05c:	bl	402ee0 <free@plt>
  40e060:	mov	w0, w19
  40e064:	ldr	x19, [sp, #16]
  40e068:	ldp	x29, x30, [sp], #48
  40e06c:	ret
  40e070:	mov	w19, #0x0                   	// #0
  40e074:	b	40e058 <__fxstatat@plt+0xaea8>
  40e078:	stp	x29, x30, [sp, #-32]!
  40e07c:	mov	x29, sp
  40e080:	str	x19, [sp, #16]
  40e084:	mov	x19, x0
  40e088:	cbnz	x0, 40e09c <__fxstatat@plt+0xaeec>
  40e08c:	mov	x0, x19
  40e090:	ldr	x19, [sp, #16]
  40e094:	ldp	x29, x30, [sp], #32
  40e098:	b	402fc0 <fflush@plt>
  40e09c:	bl	403080 <__freading@plt>
  40e0a0:	cbz	w0, 40e08c <__fxstatat@plt+0xaedc>
  40e0a4:	ldr	w0, [x19]
  40e0a8:	tbz	w0, #8, 40e08c <__fxstatat@plt+0xaedc>
  40e0ac:	mov	x0, x19
  40e0b0:	mov	w2, #0x1                   	// #1
  40e0b4:	mov	x1, #0x0                   	// #0
  40e0b8:	bl	40e100 <__fxstatat@plt+0xaf50>
  40e0bc:	b	40e08c <__fxstatat@plt+0xaedc>
  40e0c0:	ldp	x1, x2, [x0, #32]
  40e0c4:	cmp	x2, x1
  40e0c8:	b.hi	40e0f8 <__fxstatat@plt+0xaf48>  // b.pmore
  40e0cc:	ldp	x2, x1, [x0, #8]
  40e0d0:	sub	x1, x1, x2
  40e0d4:	ldr	w2, [x0]
  40e0d8:	tbz	w2, #8, 40e0f0 <__fxstatat@plt+0xaf40>
  40e0dc:	ldr	x2, [x0, #88]
  40e0e0:	ldr	x0, [x0, #72]
  40e0e4:	sub	x0, x2, x0
  40e0e8:	add	x0, x1, x0
  40e0ec:	ret
  40e0f0:	mov	x0, #0x0                   	// #0
  40e0f4:	b	40e0e8 <__fxstatat@plt+0xaf38>
  40e0f8:	mov	x0, #0x0                   	// #0
  40e0fc:	b	40e0ec <__fxstatat@plt+0xaf3c>
  40e100:	stp	x29, x30, [sp, #-48]!
  40e104:	mov	x29, sp
  40e108:	stp	x19, x20, [sp, #16]
  40e10c:	mov	x20, x1
  40e110:	mov	x19, x0
  40e114:	ldr	x1, [x0, #8]
  40e118:	str	x21, [sp, #32]
  40e11c:	mov	w21, w2
  40e120:	ldr	x2, [x0, #16]
  40e124:	cmp	x2, x1
  40e128:	b.ne	40e17c <__fxstatat@plt+0xafcc>  // b.any
  40e12c:	ldp	x1, x2, [x0, #32]
  40e130:	cmp	x2, x1
  40e134:	b.ne	40e17c <__fxstatat@plt+0xafcc>  // b.any
  40e138:	ldr	x1, [x0, #72]
  40e13c:	cbnz	x1, 40e17c <__fxstatat@plt+0xafcc>
  40e140:	bl	402b60 <fileno@plt>
  40e144:	mov	w2, w21
  40e148:	mov	x1, x20
  40e14c:	bl	402b20 <lseek@plt>
  40e150:	cmn	x0, #0x1
  40e154:	b.eq	40e16c <__fxstatat@plt+0xafbc>  // b.none
  40e158:	ldr	w1, [x19]
  40e15c:	str	x0, [x19, #144]
  40e160:	mov	w0, #0x0                   	// #0
  40e164:	and	w1, w1, #0xffffffef
  40e168:	str	w1, [x19]
  40e16c:	ldp	x19, x20, [sp, #16]
  40e170:	ldr	x21, [sp, #32]
  40e174:	ldp	x29, x30, [sp], #48
  40e178:	ret
  40e17c:	mov	w2, w21
  40e180:	mov	x1, x20
  40e184:	mov	x0, x19
  40e188:	ldp	x19, x20, [sp, #16]
  40e18c:	ldr	x21, [sp, #32]
  40e190:	ldp	x29, x30, [sp], #48
  40e194:	b	402ec0 <fseeko@plt>
  40e198:	ldr	x3, [x0, #8]
  40e19c:	ldr	x2, [x1, #8]
  40e1a0:	cmp	x3, x2
  40e1a4:	b.ne	40e1bc <__fxstatat@plt+0xb00c>  // b.any
  40e1a8:	ldr	x2, [x0]
  40e1ac:	ldr	x0, [x1]
  40e1b0:	cmp	x2, x0
  40e1b4:	cset	w0, eq  // eq = none
  40e1b8:	ret
  40e1bc:	mov	w0, #0x0                   	// #0
  40e1c0:	b	40e1b8 <__fxstatat@plt+0xb008>
  40e1c4:	ldr	x0, [x0, #8]
  40e1c8:	udiv	x2, x0, x1
  40e1cc:	msub	x0, x2, x1, x0
  40e1d0:	ret
  40e1d4:	ldr	x0, [x0]
  40e1d8:	udiv	x2, x0, x1
  40e1dc:	msub	x0, x2, x1, x0
  40e1e0:	ret
  40e1e4:	ldr	x2, [x0]
  40e1e8:	ldr	x0, [x1]
  40e1ec:	cmp	x2, x0
  40e1f0:	cset	w0, eq  // eq = none
  40e1f4:	ret
  40e1f8:	ldr	x0, [x0]
  40e1fc:	ldr	x2, [x0, #128]
  40e200:	ldr	x0, [x1]
  40e204:	ldr	x1, [x0, #128]
  40e208:	cmp	x2, x1
  40e20c:	cset	w0, hi  // hi = pmore
  40e210:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  40e214:	ret
  40e218:	stp	x29, x30, [sp, #-48]!
  40e21c:	and	w2, w2, #0xff
  40e220:	mov	x29, sp
  40e224:	stp	x19, x20, [sp, #16]
  40e228:	mov	x19, x1
  40e22c:	add	x20, x1, #0x78
  40e230:	ldr	w1, [x0, #72]
  40e234:	str	x21, [sp, #32]
  40e238:	mov	x21, x0
  40e23c:	ldr	x0, [x19, #88]
  40e240:	cbnz	x0, 40e24c <__fxstatat@plt+0xb09c>
  40e244:	tst	x1, #0x1
  40e248:	csinc	w2, w2, wzr, eq  // eq = none
  40e24c:	ldr	x0, [x19, #48]
  40e250:	tbnz	w1, #1, 40e258 <__fxstatat@plt+0xb0a8>
  40e254:	cbz	w2, 40e2c0 <__fxstatat@plt+0xb110>
  40e258:	mov	x1, x20
  40e25c:	bl	411800 <__fxstatat@plt+0xe650>
  40e260:	cbz	w0, 40e2e4 <__fxstatat@plt+0xb134>
  40e264:	bl	403110 <__errno_location@plt>
  40e268:	mov	x21, x0
  40e26c:	ldr	w0, [x0]
  40e270:	cmp	w0, #0x2
  40e274:	b.ne	40e2a0 <__fxstatat@plt+0xb0f0>  // b.any
  40e278:	ldr	x0, [x19, #48]
  40e27c:	mov	x1, x20
  40e280:	bl	411820 <__fxstatat@plt+0xe670>
  40e284:	cbnz	w0, 40e2a0 <__fxstatat@plt+0xb0f0>
  40e288:	mov	w0, #0xd                   	// #13
  40e28c:	str	wzr, [x21]
  40e290:	ldp	x19, x20, [sp, #16]
  40e294:	ldr	x21, [sp, #32]
  40e298:	ldp	x29, x30, [sp], #48
  40e29c:	ret
  40e2a0:	ldr	w0, [x21]
  40e2a4:	str	w0, [x19, #64]
  40e2a8:	mov	x2, #0x80                  	// #128
  40e2ac:	mov	x0, x20
  40e2b0:	mov	w1, #0x0                   	// #0
  40e2b4:	bl	402ca0 <memset@plt>
  40e2b8:	mov	w0, #0xa                   	// #10
  40e2bc:	b	40e290 <__fxstatat@plt+0xb0e0>
  40e2c0:	mov	x1, x0
  40e2c4:	ldr	w0, [x21, #44]
  40e2c8:	mov	x2, x20
  40e2cc:	mov	w3, #0x100                 	// #256
  40e2d0:	bl	411830 <__fxstatat@plt+0xe680>
  40e2d4:	cbz	w0, 40e2e4 <__fxstatat@plt+0xb134>
  40e2d8:	bl	403110 <__errno_location@plt>
  40e2dc:	ldr	w0, [x0]
  40e2e0:	b	40e2a4 <__fxstatat@plt+0xb0f4>
  40e2e4:	ldr	w1, [x20, #16]
  40e2e8:	and	w1, w1, #0xf000
  40e2ec:	cmp	w1, #0x4, lsl #12
  40e2f0:	b.ne	40e364 <__fxstatat@plt+0xb1b4>  // b.any
  40e2f4:	ldr	w1, [x20, #20]
  40e2f8:	cmp	w1, #0x1
  40e2fc:	b.ls	40e35c <__fxstatat@plt+0xb1ac>  // b.plast
  40e300:	ldr	x0, [x19, #88]
  40e304:	cmp	x0, #0x0
  40e308:	b.le	40e35c <__fxstatat@plt+0xb1ac>
  40e30c:	ldr	w0, [x21, #72]
  40e310:	tst	x0, #0x20
  40e314:	cset	w0, eq  // eq = none
  40e318:	sub	w0, w1, w0, lsl #1
  40e31c:	str	w0, [x19, #104]
  40e320:	ldrb	w0, [x19, #248]
  40e324:	cmp	w0, #0x2e
  40e328:	b.ne	40e380 <__fxstatat@plt+0xb1d0>  // b.any
  40e32c:	ldrb	w0, [x19, #249]
  40e330:	cbz	w0, 40e348 <__fxstatat@plt+0xb198>
  40e334:	ldr	w0, [x19, #248]
  40e338:	mov	w1, #0x2e00                	// #11776
  40e33c:	and	w0, w0, #0xffff00
  40e340:	cmp	w0, w1
  40e344:	b.ne	40e380 <__fxstatat@plt+0xb1d0>  // b.any
  40e348:	ldr	x0, [x19, #88]
  40e34c:	cmp	x0, #0x0
  40e350:	mov	w0, #0x5                   	// #5
  40e354:	csinc	w0, w0, wzr, ne  // ne = any
  40e358:	b	40e290 <__fxstatat@plt+0xb0e0>
  40e35c:	mov	w0, #0xffffffff            	// #-1
  40e360:	b	40e31c <__fxstatat@plt+0xb16c>
  40e364:	cmp	w1, #0xa, lsl #12
  40e368:	b.eq	40e388 <__fxstatat@plt+0xb1d8>  // b.none
  40e36c:	cmp	w1, #0x8, lsl #12
  40e370:	mov	w0, #0x3                   	// #3
  40e374:	mov	w1, #0x8                   	// #8
  40e378:	csel	w0, w0, w1, ne  // ne = any
  40e37c:	b	40e290 <__fxstatat@plt+0xb0e0>
  40e380:	mov	w0, #0x1                   	// #1
  40e384:	b	40e290 <__fxstatat@plt+0xb0e0>
  40e388:	mov	w0, #0xc                   	// #12
  40e38c:	b	40e290 <__fxstatat@plt+0xb0e0>
  40e390:	stp	x29, x30, [sp, #-48]!
  40e394:	mov	x29, sp
  40e398:	stp	x19, x20, [sp, #16]
  40e39c:	mov	x19, x0
  40e3a0:	mov	x20, x1
  40e3a4:	stp	x21, x22, [sp, #32]
  40e3a8:	mov	x21, x2
  40e3ac:	ldr	x22, [x0, #64]
  40e3b0:	ldr	x0, [x0, #56]
  40e3b4:	cmp	x0, x2
  40e3b8:	b.cs	40e408 <__fxstatat@plt+0xb258>  // b.hs, b.nlast
  40e3bc:	add	x1, x2, #0x28
  40e3c0:	str	x1, [x19, #56]
  40e3c4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40e3c8:	cmp	x1, x2
  40e3cc:	ldr	x0, [x19, #16]
  40e3d0:	b.ls	40e3f8 <__fxstatat@plt+0xb248>  // b.plast
  40e3d4:	ldr	x0, [x19, #16]
  40e3d8:	bl	402ee0 <free@plt>
  40e3dc:	str	xzr, [x19, #16]
  40e3e0:	str	xzr, [x19, #56]
  40e3e4:	mov	x0, x20
  40e3e8:	ldp	x19, x20, [sp, #16]
  40e3ec:	ldp	x21, x22, [sp, #32]
  40e3f0:	ldp	x29, x30, [sp], #48
  40e3f4:	ret
  40e3f8:	lsl	x1, x1, #3
  40e3fc:	bl	402d10 <realloc@plt>
  40e400:	cbz	x0, 40e3d4 <__fxstatat@plt+0xb224>
  40e404:	str	x0, [x19, #16]
  40e408:	ldr	x0, [x19, #16]
  40e40c:	mov	x1, x0
  40e410:	cbnz	x20, 40e44c <__fxstatat@plt+0xb29c>
  40e414:	mov	x3, x22
  40e418:	mov	x1, x21
  40e41c:	mov	x2, #0x8                   	// #8
  40e420:	bl	402ae0 <qsort@plt>
  40e424:	ldr	x3, [x19, #16]
  40e428:	mov	x0, #0x0                   	// #0
  40e42c:	mov	x1, x3
  40e430:	ldr	x20, [x1], #-8
  40e434:	add	x0, x0, #0x1
  40e438:	cmp	x0, x21
  40e43c:	ldr	x2, [x1, x0, lsl #3]
  40e440:	b.ne	40e458 <__fxstatat@plt+0xb2a8>  // b.any
  40e444:	str	xzr, [x2, #16]
  40e448:	b	40e3e4 <__fxstatat@plt+0xb234>
  40e44c:	str	x20, [x1], #8
  40e450:	ldr	x20, [x20, #16]
  40e454:	b	40e410 <__fxstatat@plt+0xb260>
  40e458:	ldr	x4, [x3, x0, lsl #3]
  40e45c:	str	x4, [x2, #16]
  40e460:	b	40e434 <__fxstatat@plt+0xb284>
  40e464:	stp	x29, x30, [sp, #-48]!
  40e468:	mov	x29, sp
  40e46c:	stp	x21, x22, [sp, #32]
  40e470:	mov	x21, x0
  40e474:	add	x0, x2, #0x100
  40e478:	mov	x22, x1
  40e47c:	and	x0, x0, #0xfffffffffffffff8
  40e480:	stp	x19, x20, [sp, #16]
  40e484:	mov	x20, x2
  40e488:	bl	402bd0 <malloc@plt>
  40e48c:	mov	x19, x0
  40e490:	cbz	x0, 40e4d0 <__fxstatat@plt+0xb320>
  40e494:	mov	x2, x20
  40e498:	mov	x1, x22
  40e49c:	add	x0, x0, #0xf8
  40e4a0:	bl	402990 <memcpy@plt>
  40e4a4:	add	x0, x19, x20
  40e4a8:	strb	wzr, [x0, #248]
  40e4ac:	ldr	x0, [x21, #32]
  40e4b0:	stp	xzr, xzr, [x19, #24]
  40e4b4:	str	xzr, [x19, #40]
  40e4b8:	str	x0, [x19, #56]
  40e4bc:	mov	w0, #0x30000               	// #196608
  40e4c0:	str	wzr, [x19, #64]
  40e4c4:	str	x21, [x19, #80]
  40e4c8:	str	x20, [x19, #96]
  40e4cc:	stur	w0, [x19, #110]
  40e4d0:	mov	x0, x19
  40e4d4:	ldp	x19, x20, [sp, #16]
  40e4d8:	ldp	x21, x22, [sp, #32]
  40e4dc:	ldp	x29, x30, [sp], #48
  40e4e0:	ret
  40e4e4:	mov	x3, x0
  40e4e8:	mov	w5, #0x4900                	// #18688
  40e4ec:	movk	w5, #0x8, lsl #16
  40e4f0:	mov	x0, x1
  40e4f4:	ldr	w4, [x3, #72]
  40e4f8:	lsl	w2, w4, #11
  40e4fc:	and	w2, w2, #0x8000
  40e500:	orr	w2, w2, w5
  40e504:	tbz	w4, #9, 40e510 <__fxstatat@plt+0xb360>
  40e508:	ldr	w0, [x3, #44]
  40e50c:	b	4109c4 <__fxstatat@plt+0xd814>
  40e510:	mov	w1, w2
  40e514:	b	409884 <__fxstatat@plt+0x66d4>
  40e518:	stp	x29, x30, [sp, #-32]!
  40e51c:	mov	x29, sp
  40e520:	stp	x19, x20, [sp, #16]
  40e524:	mov	x19, x0
  40e528:	cbnz	x19, 40e538 <__fxstatat@plt+0xb388>
  40e52c:	ldp	x19, x20, [sp, #16]
  40e530:	ldp	x29, x30, [sp], #32
  40e534:	ret
  40e538:	ldp	x20, x0, [x19, #16]
  40e53c:	cbz	x0, 40e544 <__fxstatat@plt+0xb394>
  40e540:	bl	402d60 <closedir@plt>
  40e544:	mov	x0, x19
  40e548:	mov	x19, x20
  40e54c:	bl	402ee0 <free@plt>
  40e550:	b	40e528 <__fxstatat@plt+0xb378>
  40e554:	stp	x29, x30, [sp, #-32]!
  40e558:	mov	x29, sp
  40e55c:	str	x19, [sp, #16]
  40e560:	mov	x19, x0
  40e564:	mov	x0, x19
  40e568:	bl	4108f8 <__fxstatat@plt+0xd748>
  40e56c:	tst	w0, #0xff
  40e570:	b.eq	40e580 <__fxstatat@plt+0xb3d0>  // b.none
  40e574:	ldr	x19, [sp, #16]
  40e578:	ldp	x29, x30, [sp], #32
  40e57c:	ret
  40e580:	mov	x0, x19
  40e584:	bl	410948 <__fxstatat@plt+0xd798>
  40e588:	tbnz	w0, #31, 40e564 <__fxstatat@plt+0xb3b4>
  40e58c:	bl	402d70 <close@plt>
  40e590:	b	40e564 <__fxstatat@plt+0xb3b4>
  40e594:	stp	x29, x30, [sp, #-176]!
  40e598:	mov	x29, sp
  40e59c:	stp	x21, x22, [sp, #32]
  40e5a0:	mov	x21, x0
  40e5a4:	ldr	x22, [x0, #80]
  40e5a8:	stp	x19, x20, [sp, #16]
  40e5ac:	ldr	w0, [x22, #72]
  40e5b0:	tbnz	w0, #9, 40e5c8 <__fxstatat@plt+0xb418>
  40e5b4:	mov	x0, #0x0                   	// #0
  40e5b8:	ldp	x19, x20, [sp, #16]
  40e5bc:	ldp	x21, x22, [sp, #32]
  40e5c0:	ldp	x29, x30, [sp], #176
  40e5c4:	ret
  40e5c8:	ldr	x19, [x22, #80]
  40e5cc:	mov	w20, w1
  40e5d0:	cbnz	x19, 40e604 <__fxstatat@plt+0xb454>
  40e5d4:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  40e5d8:	adrp	x3, 40e000 <__fxstatat@plt+0xae50>
  40e5dc:	add	x4, x4, #0xee0
  40e5e0:	add	x3, x3, #0x1e4
  40e5e4:	adrp	x2, 40e000 <__fxstatat@plt+0xae50>
  40e5e8:	mov	x1, #0x0                   	// #0
  40e5ec:	add	x2, x2, #0x1d4
  40e5f0:	mov	x0, #0xd                   	// #13
  40e5f4:	bl	40a470 <__fxstatat@plt+0x72c0>
  40e5f8:	str	x0, [x22, #80]
  40e5fc:	mov	x19, x0
  40e600:	cbz	x0, 40e624 <__fxstatat@plt+0xb474>
  40e604:	ldr	x0, [x21, #120]
  40e608:	add	x1, sp, #0x38
  40e60c:	str	x0, [sp, #56]
  40e610:	mov	x0, x19
  40e614:	bl	40a248 <__fxstatat@plt+0x7098>
  40e618:	cbz	x0, 40e624 <__fxstatat@plt+0xb474>
  40e61c:	ldr	x0, [x0, #8]
  40e620:	b	40e5b8 <__fxstatat@plt+0xb408>
  40e624:	tbnz	w20, #31, 40e5b4 <__fxstatat@plt+0xb404>
  40e628:	add	x1, sp, #0x38
  40e62c:	mov	w0, w20
  40e630:	bl	402c90 <fstatfs@plt>
  40e634:	cbnz	w0, 40e5b4 <__fxstatat@plt+0xb404>
  40e638:	cbz	x19, 40e67c <__fxstatat@plt+0xb4cc>
  40e63c:	mov	x0, #0x10                  	// #16
  40e640:	ldr	x22, [sp, #56]
  40e644:	bl	402bd0 <malloc@plt>
  40e648:	mov	x20, x0
  40e64c:	cbz	x0, 40e67c <__fxstatat@plt+0xb4cc>
  40e650:	mov	x1, x0
  40e654:	ldr	x0, [x21, #120]
  40e658:	stp	x0, x22, [x20]
  40e65c:	mov	x0, x19
  40e660:	bl	40a924 <__fxstatat@plt+0x7774>
  40e664:	cbz	x0, 40e674 <__fxstatat@plt+0xb4c4>
  40e668:	cmp	x20, x0
  40e66c:	b.eq	40e67c <__fxstatat@plt+0xb4cc>  // b.none
  40e670:	bl	402dc0 <abort@plt>
  40e674:	mov	x0, x20
  40e678:	bl	402ee0 <free@plt>
  40e67c:	ldr	x0, [sp, #56]
  40e680:	b	40e5b8 <__fxstatat@plt+0xb408>
  40e684:	stp	x29, x30, [sp, #-16]!
  40e688:	mov	x29, sp
  40e68c:	bl	40e594 <__fxstatat@plt+0xb3e4>
  40e690:	mov	x1, #0x4973                	// #18803
  40e694:	movk	x1, #0x5265, lsl #16
  40e698:	cmp	x0, x1
  40e69c:	b.eq	40e6fc <__fxstatat@plt+0xb54c>  // b.none
  40e6a0:	b.gt	40e6cc <__fxstatat@plt+0xb51c>
  40e6a4:	mov	x1, #0x6969                	// #26985
  40e6a8:	cmp	x0, x1
  40e6ac:	b.eq	40e704 <__fxstatat@plt+0xb554>  // b.none
  40e6b0:	mov	x1, #0x9fa0                	// #40864
  40e6b4:	cmp	x0, x1
  40e6b8:	b.eq	40e704 <__fxstatat@plt+0xb554>  // b.none
  40e6bc:	cmp	x0, #0x0
  40e6c0:	cset	w0, ne  // ne = any
  40e6c4:	ldp	x29, x30, [sp], #16
  40e6c8:	ret
  40e6cc:	mov	x1, #0x5342                	// #21314
  40e6d0:	movk	x1, #0x5846, lsl #16
  40e6d4:	cmp	x0, x1
  40e6d8:	b.eq	40e6fc <__fxstatat@plt+0xb54c>  // b.none
  40e6dc:	mov	x1, #0x4d42                	// #19778
  40e6e0:	movk	x1, #0xff53, lsl #16
  40e6e4:	cmp	x0, x1
  40e6e8:	b.eq	40e704 <__fxstatat@plt+0xb554>  // b.none
  40e6ec:	mov	x1, #0x414f                	// #16719
  40e6f0:	movk	x1, #0x5346, lsl #16
  40e6f4:	cmp	x0, x1
  40e6f8:	b	40e6c0 <__fxstatat@plt+0xb510>
  40e6fc:	mov	w0, #0x2                   	// #2
  40e700:	b	40e6c4 <__fxstatat@plt+0xb514>
  40e704:	mov	w0, #0x0                   	// #0
  40e708:	b	40e6c4 <__fxstatat@plt+0xb514>
  40e70c:	stp	x29, x30, [sp, #-32]!
  40e710:	mov	x29, sp
  40e714:	stp	x19, x20, [sp, #16]
  40e718:	mov	x19, x0
  40e71c:	ldr	w0, [x0, #44]
  40e720:	mov	w20, w1
  40e724:	cmp	w0, w1
  40e728:	mov	w1, #0xffffff9c            	// #-100
  40e72c:	ccmp	w0, w1, #0x4, eq  // eq = none
  40e730:	b.eq	40e738 <__fxstatat@plt+0xb588>  // b.none
  40e734:	bl	402dc0 <abort@plt>
  40e738:	and	w2, w2, #0xff
  40e73c:	cbz	w2, 40e758 <__fxstatat@plt+0xb5a8>
  40e740:	mov	w1, w0
  40e744:	add	x0, x19, #0x60
  40e748:	bl	410900 <__fxstatat@plt+0xd750>
  40e74c:	tbnz	w0, #31, 40e760 <__fxstatat@plt+0xb5b0>
  40e750:	bl	402d70 <close@plt>
  40e754:	b	40e760 <__fxstatat@plt+0xb5b0>
  40e758:	ldr	w1, [x19, #72]
  40e75c:	tbz	w1, #2, 40e74c <__fxstatat@plt+0xb59c>
  40e760:	str	w20, [x19, #44]
  40e764:	ldp	x19, x20, [sp, #16]
  40e768:	ldp	x29, x30, [sp], #32
  40e76c:	ret
  40e770:	stp	x29, x30, [sp, #-32]!
  40e774:	mov	x29, sp
  40e778:	ldr	w1, [x0, #72]
  40e77c:	stp	x19, x20, [sp, #16]
  40e780:	mov	x19, x0
  40e784:	tbnz	w1, #2, 40e7c8 <__fxstatat@plt+0xb618>
  40e788:	tbz	w1, #9, 40e7b4 <__fxstatat@plt+0xb604>
  40e78c:	and	w20, w1, #0x4
  40e790:	mov	w2, #0x1                   	// #1
  40e794:	mov	w1, #0xffffff9c            	// #-100
  40e798:	bl	40e70c <__fxstatat@plt+0xb55c>
  40e79c:	add	x0, x19, #0x60
  40e7a0:	bl	40e554 <__fxstatat@plt+0xb3a4>
  40e7a4:	mov	w0, w20
  40e7a8:	ldp	x19, x20, [sp, #16]
  40e7ac:	ldp	x29, x30, [sp], #32
  40e7b0:	ret
  40e7b4:	ldr	w0, [x0, #40]
  40e7b8:	bl	402a10 <fchdir@plt>
  40e7bc:	cmp	w0, #0x0
  40e7c0:	cset	w20, ne  // ne = any
  40e7c4:	b	40e79c <__fxstatat@plt+0xb5ec>
  40e7c8:	mov	w20, #0x0                   	// #0
  40e7cc:	b	40e79c <__fxstatat@plt+0xb5ec>
  40e7d0:	stp	x29, x30, [sp, #-208]!
  40e7d4:	mov	x29, sp
  40e7d8:	stp	x19, x20, [sp, #16]
  40e7dc:	mov	w20, w2
  40e7e0:	stp	x21, x22, [sp, #32]
  40e7e4:	mov	x22, x0
  40e7e8:	stp	x23, x24, [sp, #48]
  40e7ec:	mov	x24, x3
  40e7f0:	stp	x25, x26, [sp, #64]
  40e7f4:	mov	x25, x1
  40e7f8:	cbz	x3, 40e83c <__fxstatat@plt+0xb68c>
  40e7fc:	mov	x0, x3
  40e800:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40e804:	add	x1, x1, #0x729
  40e808:	bl	402e60 <strcmp@plt>
  40e80c:	cmp	w0, #0x0
  40e810:	cset	w23, eq  // eq = none
  40e814:	ldr	w0, [x22, #72]
  40e818:	and	w21, w0, #0x4
  40e81c:	tbz	w0, #2, 40e844 <__fxstatat@plt+0xb694>
  40e820:	and	w21, w0, #0x200
  40e824:	tbz	w0, #9, 40e944 <__fxstatat@plt+0xb794>
  40e828:	tbnz	w20, #31, 40e834 <__fxstatat@plt+0xb684>
  40e82c:	mov	w0, w20
  40e830:	bl	402d70 <close@plt>
  40e834:	mov	w21, #0x0                   	// #0
  40e838:	b	40e944 <__fxstatat@plt+0xb794>
  40e83c:	mov	w23, #0x0                   	// #0
  40e840:	b	40e814 <__fxstatat@plt+0xb664>
  40e844:	ands	w26, w23, w20, lsr #31
  40e848:	b.eq	40e8a4 <__fxstatat@plt+0xb6f4>  // b.none
  40e84c:	tbnz	w0, #9, 40e870 <__fxstatat@plt+0xb6c0>
  40e850:	mov	w23, w26
  40e854:	mov	x1, x24
  40e858:	mov	x0, x22
  40e85c:	bl	40e4e4 <__fxstatat@plt+0xb334>
  40e860:	mov	w19, w0
  40e864:	tbz	w0, #31, 40e8ac <__fxstatat@plt+0xb6fc>
  40e868:	mov	w21, #0xffffffff            	// #-1
  40e86c:	b	40e944 <__fxstatat@plt+0xb794>
  40e870:	add	x19, x22, #0x60
  40e874:	mov	x0, x19
  40e878:	bl	4108f8 <__fxstatat@plt+0xd748>
  40e87c:	tst	w0, #0xff
  40e880:	b.ne	40e850 <__fxstatat@plt+0xb6a0>  // b.any
  40e884:	mov	x0, x19
  40e888:	bl	410948 <__fxstatat@plt+0xd798>
  40e88c:	mov	w19, w0
  40e890:	tbnz	w0, #31, 40e850 <__fxstatat@plt+0xb6a0>
  40e894:	mov	w23, w26
  40e898:	mov	w20, w0
  40e89c:	mov	x24, #0x0                   	// #0
  40e8a0:	b	40e8ac <__fxstatat@plt+0xb6fc>
  40e8a4:	mov	w19, w20
  40e8a8:	tbnz	w20, #31, 40e854 <__fxstatat@plt+0xb6a4>
  40e8ac:	ldr	w0, [x22, #72]
  40e8b0:	tbnz	w0, #1, 40e8cc <__fxstatat@plt+0xb71c>
  40e8b4:	cbz	x24, 40e92c <__fxstatat@plt+0xb77c>
  40e8b8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40e8bc:	mov	x0, x24
  40e8c0:	add	x1, x1, #0x729
  40e8c4:	bl	402e60 <strcmp@plt>
  40e8c8:	cbnz	w0, 40e92c <__fxstatat@plt+0xb77c>
  40e8cc:	add	x1, sp, #0x50
  40e8d0:	mov	w0, w19
  40e8d4:	bl	411810 <__fxstatat@plt+0xe660>
  40e8d8:	cbnz	w0, 40e908 <__fxstatat@plt+0xb758>
  40e8dc:	ldr	x0, [sp, #80]
  40e8e0:	ldr	x1, [x25, #120]
  40e8e4:	cmp	x1, x0
  40e8e8:	b.ne	40e8fc <__fxstatat@plt+0xb74c>  // b.any
  40e8ec:	ldr	x0, [sp, #88]
  40e8f0:	ldr	x1, [x25, #128]
  40e8f4:	cmp	x1, x0
  40e8f8:	b.eq	40e92c <__fxstatat@plt+0xb77c>  // b.none
  40e8fc:	bl	403110 <__errno_location@plt>
  40e900:	mov	w1, #0x2                   	// #2
  40e904:	str	w1, [x0]
  40e908:	mov	w21, #0xffffffff            	// #-1
  40e90c:	tbz	w20, #31, 40e944 <__fxstatat@plt+0xb794>
  40e910:	bl	403110 <__errno_location@plt>
  40e914:	mov	x20, x0
  40e918:	mov	w0, w19
  40e91c:	ldr	w22, [x20]
  40e920:	bl	402d70 <close@plt>
  40e924:	str	w22, [x20]
  40e928:	b	40e944 <__fxstatat@plt+0xb794>
  40e92c:	ldr	w0, [x22, #72]
  40e930:	tbz	w0, #9, 40e960 <__fxstatat@plt+0xb7b0>
  40e934:	eor	w2, w23, #0x1
  40e938:	mov	w1, w19
  40e93c:	mov	x0, x22
  40e940:	bl	40e70c <__fxstatat@plt+0xb55c>
  40e944:	mov	w0, w21
  40e948:	ldp	x19, x20, [sp, #16]
  40e94c:	ldp	x21, x22, [sp, #32]
  40e950:	ldp	x23, x24, [sp, #48]
  40e954:	ldp	x25, x26, [sp, #64]
  40e958:	ldp	x29, x30, [sp], #208
  40e95c:	ret
  40e960:	mov	w0, w19
  40e964:	bl	402a10 <fchdir@plt>
  40e968:	mov	w21, w0
  40e96c:	b	40e90c <__fxstatat@plt+0xb75c>
  40e970:	stp	x29, x30, [sp, #-32]!
  40e974:	add	x1, x1, #0x100
  40e978:	mov	x29, sp
  40e97c:	ldr	x2, [x0, #48]
  40e980:	str	x19, [sp, #16]
  40e984:	mov	x19, x0
  40e988:	adds	x1, x2, x1
  40e98c:	ldr	x0, [x0, #32]
  40e990:	b.cc	40e9b8 <__fxstatat@plt+0xb808>  // b.lo, b.ul, b.last
  40e994:	bl	402ee0 <free@plt>
  40e998:	str	xzr, [x19, #32]
  40e99c:	bl	403110 <__errno_location@plt>
  40e9a0:	mov	w1, #0x24                  	// #36
  40e9a4:	str	w1, [x0]
  40e9a8:	mov	w0, #0x0                   	// #0
  40e9ac:	ldr	x19, [sp, #16]
  40e9b0:	ldp	x29, x30, [sp], #32
  40e9b4:	ret
  40e9b8:	str	x1, [x19, #48]
  40e9bc:	bl	402d10 <realloc@plt>
  40e9c0:	cbnz	x0, 40e9d4 <__fxstatat@plt+0xb824>
  40e9c4:	ldr	x0, [x19, #32]
  40e9c8:	bl	402ee0 <free@plt>
  40e9cc:	str	xzr, [x19, #32]
  40e9d0:	b	40e9a8 <__fxstatat@plt+0xb7f8>
  40e9d4:	str	x0, [x19, #32]
  40e9d8:	mov	w0, #0x1                   	// #1
  40e9dc:	b	40e9ac <__fxstatat@plt+0xb7fc>
  40e9e0:	stp	x29, x30, [sp, #-32]!
  40e9e4:	mov	x29, sp
  40e9e8:	ldr	w1, [x0, #72]
  40e9ec:	str	x19, [sp, #16]
  40e9f0:	mov	x19, x0
  40e9f4:	mov	w0, #0x102                 	// #258
  40e9f8:	tst	w1, w0
  40e9fc:	b.eq	40ea3c <__fxstatat@plt+0xb88c>  // b.none
  40ea00:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  40ea04:	adrp	x3, 40e000 <__fxstatat@plt+0xae50>
  40ea08:	add	x4, x4, #0xee0
  40ea0c:	add	x3, x3, #0x198
  40ea10:	adrp	x2, 40e000 <__fxstatat@plt+0xae50>
  40ea14:	mov	x1, #0x0                   	// #0
  40ea18:	add	x2, x2, #0x1c4
  40ea1c:	mov	x0, #0x1f                  	// #31
  40ea20:	bl	40a470 <__fxstatat@plt+0x72c0>
  40ea24:	cmp	x0, #0x0
  40ea28:	str	x0, [x19, #88]
  40ea2c:	cset	w0, ne  // ne = any
  40ea30:	ldr	x19, [sp, #16]
  40ea34:	ldp	x29, x30, [sp], #32
  40ea38:	ret
  40ea3c:	mov	x0, #0x20                  	// #32
  40ea40:	bl	402bd0 <malloc@plt>
  40ea44:	str	x0, [x19, #88]
  40ea48:	cbz	x0, 40ea58 <__fxstatat@plt+0xb8a8>
  40ea4c:	bl	4106f0 <__fxstatat@plt+0xd540>
  40ea50:	mov	w0, #0x1                   	// #1
  40ea54:	b	40ea30 <__fxstatat@plt+0xb880>
  40ea58:	mov	w0, #0x0                   	// #0
  40ea5c:	b	40ea30 <__fxstatat@plt+0xb880>
  40ea60:	ldr	w2, [x0, #72]
  40ea64:	mov	w1, #0x102                 	// #258
  40ea68:	ldr	x0, [x0, #88]
  40ea6c:	tst	w2, w1
  40ea70:	b.eq	40ea7c <__fxstatat@plt+0xb8cc>  // b.none
  40ea74:	cbz	x0, 40ea80 <__fxstatat@plt+0xb8d0>
  40ea78:	b	40a5d0 <__fxstatat@plt+0x7420>
  40ea7c:	b	402ee0 <free@plt>
  40ea80:	ret
  40ea84:	stp	x29, x30, [sp, #-48]!
  40ea88:	mov	x29, sp
  40ea8c:	stp	x19, x20, [sp, #16]
  40ea90:	mov	x19, x1
  40ea94:	ldr	w1, [x0, #72]
  40ea98:	str	x21, [sp, #32]
  40ea9c:	mov	x21, x0
  40eaa0:	mov	w0, #0x102                 	// #258
  40eaa4:	tst	w1, w0
  40eaa8:	b.eq	40eb24 <__fxstatat@plt+0xb974>  // b.none
  40eaac:	mov	x0, #0x18                  	// #24
  40eab0:	bl	402bd0 <malloc@plt>
  40eab4:	mov	x20, x0
  40eab8:	cbnz	x0, 40ead0 <__fxstatat@plt+0xb920>
  40eabc:	mov	w0, #0x0                   	// #0
  40eac0:	ldp	x19, x20, [sp, #16]
  40eac4:	ldr	x21, [sp, #32]
  40eac8:	ldp	x29, x30, [sp], #48
  40eacc:	ret
  40ead0:	mov	x1, x0
  40ead4:	str	x19, [x20, #16]
  40ead8:	ldr	x0, [x19, #120]
  40eadc:	str	x0, [x20]
  40eae0:	ldr	x0, [x19, #128]
  40eae4:	str	x0, [x20, #8]
  40eae8:	ldr	x0, [x21, #88]
  40eaec:	bl	40a924 <__fxstatat@plt+0x7774>
  40eaf0:	mov	x21, x0
  40eaf4:	cmp	x20, x0
  40eaf8:	b.ne	40eb04 <__fxstatat@plt+0xb954>  // b.any
  40eafc:	mov	w0, #0x1                   	// #1
  40eb00:	b	40eac0 <__fxstatat@plt+0xb910>
  40eb04:	mov	x0, x20
  40eb08:	bl	402ee0 <free@plt>
  40eb0c:	cbz	x21, 40eabc <__fxstatat@plt+0xb90c>
  40eb10:	ldr	x0, [x21, #16]
  40eb14:	str	x0, [x19]
  40eb18:	mov	w0, #0x2                   	// #2
  40eb1c:	strh	w0, [x19, #108]
  40eb20:	b	40eafc <__fxstatat@plt+0xb94c>
  40eb24:	ldr	x0, [x21, #88]
  40eb28:	add	x1, x19, #0x78
  40eb2c:	bl	410704 <__fxstatat@plt+0xd554>
  40eb30:	ands	w0, w0, #0xff
  40eb34:	b.eq	40eafc <__fxstatat@plt+0xb94c>  // b.none
  40eb38:	mov	w1, #0x2                   	// #2
  40eb3c:	str	x19, [x19]
  40eb40:	strh	w1, [x19, #108]
  40eb44:	b	40eac0 <__fxstatat@plt+0xb910>
  40eb48:	stp	x29, x30, [sp, #-48]!
  40eb4c:	mov	w2, #0x102                 	// #258
  40eb50:	mov	x29, sp
  40eb54:	ldr	w3, [x0, #72]
  40eb58:	tst	w3, w2
  40eb5c:	b.eq	40eb88 <__fxstatat@plt+0xb9d8>  // b.none
  40eb60:	ldp	x2, x1, [x1, #120]
  40eb64:	stp	x2, x1, [sp, #24]
  40eb68:	ldr	x0, [x0, #88]
  40eb6c:	add	x1, sp, #0x18
  40eb70:	bl	40a964 <__fxstatat@plt+0x77b4>
  40eb74:	cbnz	x0, 40eb7c <__fxstatat@plt+0xb9cc>
  40eb78:	bl	402dc0 <abort@plt>
  40eb7c:	bl	402ee0 <free@plt>
  40eb80:	ldp	x29, x30, [sp], #48
  40eb84:	ret
  40eb88:	ldr	x2, [x1, #8]
  40eb8c:	cbz	x2, 40eb80 <__fxstatat@plt+0xb9d0>
  40eb90:	ldr	x3, [x2, #88]
  40eb94:	tbnz	x3, #63, 40eb80 <__fxstatat@plt+0xb9d0>
  40eb98:	ldr	x0, [x0, #88]
  40eb9c:	ldr	x3, [x0, #16]
  40eba0:	cbz	x3, 40eb78 <__fxstatat@plt+0xb9c8>
  40eba4:	ldr	x4, [x0]
  40eba8:	ldr	x3, [x1, #128]
  40ebac:	cmp	x4, x3
  40ebb0:	b.ne	40eb80 <__fxstatat@plt+0xb9d0>  // b.any
  40ebb4:	ldr	x3, [x0, #8]
  40ebb8:	ldr	x1, [x1, #120]
  40ebbc:	cmp	x3, x1
  40ebc0:	b.ne	40eb80 <__fxstatat@plt+0xb9d0>  // b.any
  40ebc4:	ldr	x1, [x2, #120]
  40ebc8:	str	x1, [x0, #8]
  40ebcc:	ldr	x1, [x2, #128]
  40ebd0:	str	x1, [x0]
  40ebd4:	b	40eb80 <__fxstatat@plt+0xb9d0>
  40ebd8:	stp	x29, x30, [sp, #-192]!
  40ebdc:	mov	x29, sp
  40ebe0:	stp	x27, x28, [sp, #80]
  40ebe4:	ldr	x27, [x0]
  40ebe8:	stp	x25, x26, [sp, #64]
  40ebec:	mov	x26, x0
  40ebf0:	stp	x19, x20, [sp, #16]
  40ebf4:	mov	w20, w1
  40ebf8:	ldr	x25, [x27, #24]
  40ebfc:	stp	x21, x22, [sp, #32]
  40ec00:	stp	x23, x24, [sp, #48]
  40ec04:	cbz	x25, 40ec68 <__fxstatat@plt+0xbab8>
  40ec08:	mov	x0, x25
  40ec0c:	bl	402ff0 <dirfd@plt>
  40ec10:	str	w0, [sp, #188]
  40ec14:	tbz	w0, #31, 40ed04 <__fxstatat@plt+0xbb54>
  40ec18:	ldr	x0, [x27, #24]
  40ec1c:	bl	402d60 <closedir@plt>
  40ec20:	str	xzr, [x27, #24]
  40ec24:	cmp	w20, #0x3
  40ec28:	b.eq	40ec50 <__fxstatat@plt+0xbaa0>  // b.none
  40ec2c:	mov	x28, #0x0                   	// #0
  40ec30:	mov	x0, x28
  40ec34:	ldp	x19, x20, [sp, #16]
  40ec38:	ldp	x21, x22, [sp, #32]
  40ec3c:	ldp	x23, x24, [sp, #48]
  40ec40:	ldp	x25, x26, [sp, #64]
  40ec44:	ldp	x27, x28, [sp, #80]
  40ec48:	ldp	x29, x30, [sp], #192
  40ec4c:	ret
  40ec50:	mov	w0, #0x4                   	// #4
  40ec54:	strh	w0, [x27, #108]
  40ec58:	bl	403110 <__errno_location@plt>
  40ec5c:	ldr	w0, [x0]
  40ec60:	str	w0, [x27, #64]
  40ec64:	b	40ec2c <__fxstatat@plt+0xba7c>
  40ec68:	ldr	w3, [x26, #72]
  40ec6c:	mov	w0, #0x204                 	// #516
  40ec70:	and	w0, w3, w0
  40ec74:	cmp	w0, #0x200
  40ec78:	b.ne	40ecd4 <__fxstatat@plt+0xbb24>  // b.any
  40ec7c:	ldr	w0, [x26, #44]
  40ec80:	and	w2, w3, #0x10
  40ec84:	ldr	x1, [x27, #48]
  40ec88:	tbz	w3, #4, 40eca0 <__fxstatat@plt+0xbaf0>
  40ec8c:	tbz	w3, #0, 40ecdc <__fxstatat@plt+0xbb2c>
  40ec90:	ldr	x2, [x27, #88]
  40ec94:	cmp	x2, #0x0
  40ec98:	cset	w2, ne  // ne = any
  40ec9c:	lsl	w2, w2, #15
  40eca0:	add	x3, sp, #0xbc
  40eca4:	bl	40ab68 <__fxstatat@plt+0x79b8>
  40eca8:	str	x0, [x27, #24]
  40ecac:	mov	x28, x0
  40ecb0:	cbnz	x0, 40ece4 <__fxstatat@plt+0xbb34>
  40ecb4:	cmp	w20, #0x3
  40ecb8:	b.ne	40ec2c <__fxstatat@plt+0xba7c>  // b.any
  40ecbc:	mov	w0, #0x4                   	// #4
  40ecc0:	strh	w0, [x27, #108]
  40ecc4:	bl	403110 <__errno_location@plt>
  40ecc8:	ldr	w0, [x0]
  40eccc:	str	w0, [x27, #64]
  40ecd0:	b	40ec30 <__fxstatat@plt+0xba80>
  40ecd4:	mov	w0, #0xffffff9c            	// #-100
  40ecd8:	b	40ec80 <__fxstatat@plt+0xbad0>
  40ecdc:	mov	w2, #0x8000                	// #32768
  40ece0:	b	40eca0 <__fxstatat@plt+0xbaf0>
  40ece4:	ldrh	w0, [x27, #108]
  40ece8:	cmp	w0, #0xb
  40ecec:	b.ne	40ee68 <__fxstatat@plt+0xbcb8>  // b.any
  40ecf0:	mov	x1, x27
  40ecf4:	mov	x0, x26
  40ecf8:	mov	w2, #0x0                   	// #0
  40ecfc:	bl	40e218 <__fxstatat@plt+0xb068>
  40ed00:	strh	w0, [x27, #108]
  40ed04:	ldr	x0, [x26, #64]
  40ed08:	cmp	x0, #0x0
  40ed0c:	mov	x0, #0x86a0                	// #34464
  40ed10:	movk	x0, #0x1, lsl #16
  40ed14:	csinv	x0, x0, xzr, eq  // eq = none
  40ed18:	str	x0, [sp, #136]
  40ed1c:	cbz	x25, 40eeb0 <__fxstatat@plt+0xbd00>
  40ed20:	mov	w0, #0x1                   	// #1
  40ed24:	str	w0, [sp, #112]
  40ed28:	ldr	x0, [x27, #72]
  40ed2c:	ldr	x1, [x27, #56]
  40ed30:	sub	x23, x0, #0x1
  40ed34:	ldrb	w1, [x1, x23]
  40ed38:	cmp	w1, #0x2f
  40ed3c:	csel	x23, x23, x0, eq  // eq = none
  40ed40:	ldr	w0, [x26, #72]
  40ed44:	tbz	w0, #2, 40efa0 <__fxstatat@plt+0xbdf0>
  40ed48:	ldr	x0, [x26, #32]
  40ed4c:	mov	w1, #0x2f                  	// #47
  40ed50:	add	x21, x0, x23
  40ed54:	add	x21, x21, #0x1
  40ed58:	strb	w1, [x0, x23]
  40ed5c:	add	x0, x23, #0x1
  40ed60:	str	x0, [sp, #104]
  40ed64:	ldr	x0, [x26, #48]
  40ed68:	add	x1, x23, #0x1
  40ed6c:	mov	x19, #0x0                   	// #0
  40ed70:	mov	x28, #0x0                   	// #0
  40ed74:	sub	x0, x0, x1
  40ed78:	str	x0, [sp, #128]
  40ed7c:	ldr	x0, [x27, #88]
  40ed80:	str	wzr, [sp, #100]
  40ed84:	str	wzr, [sp, #116]
  40ed88:	add	x0, x0, #0x1
  40ed8c:	str	xzr, [sp, #120]
  40ed90:	str	x0, [sp, #144]
  40ed94:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40ed98:	add	x0, x0, #0xb26
  40ed9c:	str	x0, [sp, #152]
  40eda0:	ldr	x1, [x27, #24]
  40eda4:	cbz	x1, 40edf0 <__fxstatat@plt+0xbc40>
  40eda8:	str	x1, [sp, #160]
  40edac:	bl	403110 <__errno_location@plt>
  40edb0:	mov	x24, x0
  40edb4:	ldr	x1, [sp, #160]
  40edb8:	str	wzr, [x24]
  40edbc:	mov	x0, x1
  40edc0:	bl	402d00 <readdir@plt>
  40edc4:	mov	x7, x0
  40edc8:	cbnz	x0, 40efa8 <__fxstatat@plt+0xbdf8>
  40edcc:	ldr	w0, [x24]
  40edd0:	cbz	w0, 40edf0 <__fxstatat@plt+0xbc40>
  40edd4:	str	w0, [x27, #64]
  40edd8:	orr	x0, x25, x19
  40eddc:	cmp	x0, #0x0
  40ede0:	mov	w1, #0x7                   	// #7
  40ede4:	mov	w0, #0x4                   	// #4
  40ede8:	csel	w0, w0, w1, eq  // eq = none
  40edec:	strh	w0, [x27, #108]
  40edf0:	ldr	x0, [x27, #24]
  40edf4:	cbz	x0, 40ee00 <__fxstatat@plt+0xbc50>
  40edf8:	bl	402d60 <closedir@plt>
  40edfc:	str	xzr, [x27, #24]
  40ee00:	ldr	w0, [sp, #116]
  40ee04:	cbnz	w0, 40f248 <__fxstatat@plt+0xc098>
  40ee08:	ldr	w0, [x26, #72]
  40ee0c:	tbnz	w0, #2, 40f2c4 <__fxstatat@plt+0xc114>
  40ee10:	ldr	w0, [sp, #112]
  40ee14:	cmp	x25, #0x0
  40ee18:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40ee1c:	b.eq	40f300 <__fxstatat@plt+0xc150>  // b.none
  40ee20:	cmp	x19, #0x0
  40ee24:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  40ee28:	b.ne	40f32c <__fxstatat@plt+0xc17c>  // b.any
  40ee2c:	ldr	x0, [x27, #88]
  40ee30:	cbnz	x0, 40f2e4 <__fxstatat@plt+0xc134>
  40ee34:	mov	x0, x26
  40ee38:	bl	40e770 <__fxstatat@plt+0xb5c0>
  40ee3c:	cmp	w0, #0x0
  40ee40:	cset	w0, ne  // ne = any
  40ee44:	cbz	w0, 40f300 <__fxstatat@plt+0xc150>
  40ee48:	mov	w0, #0x7                   	// #7
  40ee4c:	strh	w0, [x27, #108]
  40ee50:	ldr	w0, [x26, #72]
  40ee54:	orr	w0, w0, #0x2000
  40ee58:	str	w0, [x26, #72]
  40ee5c:	mov	x0, x28
  40ee60:	bl	40e518 <__fxstatat@plt+0xb368>
  40ee64:	b	40ec2c <__fxstatat@plt+0xba7c>
  40ee68:	ldr	w0, [x26, #72]
  40ee6c:	tbz	w0, #8, 40ed04 <__fxstatat@plt+0xbb54>
  40ee70:	mov	x1, x27
  40ee74:	mov	x0, x26
  40ee78:	bl	40eb48 <__fxstatat@plt+0xb998>
  40ee7c:	mov	w2, #0x0                   	// #0
  40ee80:	mov	x1, x27
  40ee84:	mov	x0, x26
  40ee88:	bl	40e218 <__fxstatat@plt+0xb068>
  40ee8c:	mov	x1, x27
  40ee90:	mov	x0, x26
  40ee94:	bl	40ea84 <__fxstatat@plt+0xb8d4>
  40ee98:	tst	w0, #0xff
  40ee9c:	b.ne	40ed04 <__fxstatat@plt+0xbb54>  // b.any
  40eea0:	bl	403110 <__errno_location@plt>
  40eea4:	mov	w1, #0xc                   	// #12
  40eea8:	str	w1, [x0]
  40eeac:	b	40ec2c <__fxstatat@plt+0xba7c>
  40eeb0:	cmp	w20, #0x2
  40eeb4:	b.eq	40ef68 <__fxstatat@plt+0xbdb8>  // b.none
  40eeb8:	ldr	w0, [x26, #72]
  40eebc:	and	w0, w0, #0x38
  40eec0:	cmp	w0, #0x18
  40eec4:	b.ne	40ef70 <__fxstatat@plt+0xbdc0>  // b.any
  40eec8:	ldr	w0, [x27, #140]
  40eecc:	cmp	w0, #0x2
  40eed0:	b.ne	40ef70 <__fxstatat@plt+0xbdc0>  // b.any
  40eed4:	ldr	w1, [sp, #188]
  40eed8:	mov	x0, x27
  40eedc:	bl	40e684 <__fxstatat@plt+0xb4d4>
  40eee0:	cmp	w0, #0x0
  40eee4:	cset	w0, eq  // eq = none
  40eee8:	cmp	w20, #0x3
  40eeec:	mov	w19, w0
  40eef0:	cset	w21, eq  // eq = none
  40eef4:	orr	w0, w21, w0
  40eef8:	str	w0, [sp, #112]
  40eefc:	cbz	w0, 40ed28 <__fxstatat@plt+0xbb78>
  40ef00:	ldr	w0, [x26, #72]
  40ef04:	tbz	w0, #9, 40ef1c <__fxstatat@plt+0xbd6c>
  40ef08:	ldr	w0, [sp, #188]
  40ef0c:	mov	w2, #0x3                   	// #3
  40ef10:	mov	w1, #0x406                 	// #1030
  40ef14:	bl	411484 <__fxstatat@plt+0xe2d4>
  40ef18:	str	w0, [sp, #188]
  40ef1c:	ldr	w2, [sp, #188]
  40ef20:	tbz	w2, #31, 40ef78 <__fxstatat@plt+0xbdc8>
  40ef24:	cmp	w21, #0x0
  40ef28:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  40ef2c:	b.ne	40ef90 <__fxstatat@plt+0xbde0>  // b.any
  40ef30:	ldrh	w0, [x27, #110]
  40ef34:	orr	w0, w0, #0x1
  40ef38:	strh	w0, [x27, #110]
  40ef3c:	ldr	x0, [x27, #24]
  40ef40:	bl	402d60 <closedir@plt>
  40ef44:	ldr	w0, [x26, #72]
  40ef48:	str	xzr, [x27, #24]
  40ef4c:	tbz	w0, #9, 40ef5c <__fxstatat@plt+0xbdac>
  40ef50:	ldr	w0, [sp, #188]
  40ef54:	tbnz	w0, #31, 40ef5c <__fxstatat@plt+0xbdac>
  40ef58:	bl	402d70 <close@plt>
  40ef5c:	str	xzr, [x27, #24]
  40ef60:	str	wzr, [sp, #112]
  40ef64:	b	40ed28 <__fxstatat@plt+0xbb78>
  40ef68:	mov	w0, #0x0                   	// #0
  40ef6c:	b	40eee8 <__fxstatat@plt+0xbd38>
  40ef70:	mov	w0, #0x1                   	// #1
  40ef74:	b	40eee8 <__fxstatat@plt+0xbd38>
  40ef78:	mov	x1, x27
  40ef7c:	mov	x0, x26
  40ef80:	mov	x3, #0x0                   	// #0
  40ef84:	bl	40e7d0 <__fxstatat@plt+0xb620>
  40ef88:	cbnz	w0, 40ef24 <__fxstatat@plt+0xbd74>
  40ef8c:	b	40ed20 <__fxstatat@plt+0xbb70>
  40ef90:	bl	403110 <__errno_location@plt>
  40ef94:	ldr	w0, [x0]
  40ef98:	str	w0, [x27, #64]
  40ef9c:	b	40ef30 <__fxstatat@plt+0xbd80>
  40efa0:	mov	x21, #0x0                   	// #0
  40efa4:	b	40ed5c <__fxstatat@plt+0xbbac>
  40efa8:	ldr	w0, [x26, #72]
  40efac:	tbnz	w0, #5, 40efd0 <__fxstatat@plt+0xbe20>
  40efb0:	ldrb	w0, [x7, #19]
  40efb4:	cmp	w0, #0x2e
  40efb8:	b.ne	40efd0 <__fxstatat@plt+0xbe20>  // b.any
  40efbc:	ldrb	w0, [x7, #20]
  40efc0:	cbz	w0, 40eda0 <__fxstatat@plt+0xbbf0>
  40efc4:	ldrh	w0, [x7, #20]
  40efc8:	cmp	w0, #0x2e
  40efcc:	b.eq	40eda0 <__fxstatat@plt+0xbbf0>  // b.none
  40efd0:	add	x22, x7, #0x13
  40efd4:	str	x7, [sp, #168]
  40efd8:	mov	x0, x22
  40efdc:	bl	4029c0 <strlen@plt>
  40efe0:	mov	x1, x22
  40efe4:	mov	x2, x0
  40efe8:	mov	x0, x26
  40efec:	str	x2, [sp, #160]
  40eff0:	bl	40e464 <__fxstatat@plt+0xb2b4>
  40eff4:	mov	x22, x0
  40eff8:	cbz	x0, 40f038 <__fxstatat@plt+0xbe88>
  40effc:	ldp	x2, x7, [sp, #160]
  40f000:	ldr	x0, [sp, #128]
  40f004:	cmp	x0, x2
  40f008:	b.hi	40f0a4 <__fxstatat@plt+0xbef4>  // b.pmore
  40f00c:	ldr	x8, [x26, #32]
  40f010:	add	x1, x23, #0x2
  40f014:	add	x1, x1, x2
  40f018:	mov	x0, x26
  40f01c:	str	x2, [sp, #128]
  40f020:	str	x8, [sp, #160]
  40f024:	bl	40e970 <__fxstatat@plt+0xb7c0>
  40f028:	ands	w0, w0, #0xff
  40f02c:	ldr	x2, [sp, #128]
  40f030:	ldp	x8, x7, [sp, #160]
  40f034:	b.ne	40f074 <__fxstatat@plt+0xbec4>  // b.any
  40f038:	ldr	w19, [x24]
  40f03c:	mov	x0, x22
  40f040:	bl	402ee0 <free@plt>
  40f044:	mov	x0, x28
  40f048:	bl	40e518 <__fxstatat@plt+0xb368>
  40f04c:	ldr	x0, [x27, #24]
  40f050:	bl	402d60 <closedir@plt>
  40f054:	mov	w0, #0x7                   	// #7
  40f058:	strh	w0, [x27, #108]
  40f05c:	ldr	w0, [x26, #72]
  40f060:	str	xzr, [x27, #24]
  40f064:	orr	w0, w0, #0x2000
  40f068:	str	w0, [x26, #72]
  40f06c:	str	w19, [x24]
  40f070:	b	40ec2c <__fxstatat@plt+0xba7c>
  40f074:	ldr	x1, [x26, #32]
  40f078:	cmp	x1, x8
  40f07c:	b.eq	40f1c4 <__fxstatat@plt+0xc014>  // b.none
  40f080:	ldr	w8, [x26, #72]
  40f084:	tbz	w8, #2, 40f090 <__fxstatat@plt+0xbee0>
  40f088:	ldr	x3, [sp, #104]
  40f08c:	add	x21, x1, x3
  40f090:	ldr	x1, [x26, #48]
  40f094:	str	w0, [sp, #116]
  40f098:	ldr	x3, [sp, #104]
  40f09c:	sub	x1, x1, x3
  40f0a0:	str	x1, [sp, #128]
  40f0a4:	ldr	x0, [sp, #104]
  40f0a8:	adds	x2, x0, x2
  40f0ac:	b.cs	40f1cc <__fxstatat@plt+0xc01c>  // b.hs, b.nlast
  40f0b0:	ldr	x0, [sp, #144]
  40f0b4:	str	x0, [x22, #88]
  40f0b8:	ldr	x0, [x26]
  40f0bc:	str	x0, [x22, #8]
  40f0c0:	ldr	x0, [x7]
  40f0c4:	str	x0, [x22, #128]
  40f0c8:	ldr	w0, [x26, #72]
  40f0cc:	add	x1, x22, #0xf8
  40f0d0:	str	x2, [x22, #72]
  40f0d4:	tbz	w0, #2, 40f208 <__fxstatat@plt+0xc058>
  40f0d8:	ldr	x0, [x22, #56]
  40f0dc:	str	x0, [x22, #48]
  40f0e0:	ldr	x2, [x22, #96]
  40f0e4:	mov	x0, x21
  40f0e8:	str	x7, [sp, #160]
  40f0ec:	add	x2, x2, #0x1
  40f0f0:	bl	4029a0 <memmove@plt>
  40f0f4:	ldr	x7, [sp, #160]
  40f0f8:	ldr	x0, [x26, #64]
  40f0fc:	ldr	w1, [x26, #72]
  40f100:	cbz	x0, 40f108 <__fxstatat@plt+0xbf58>
  40f104:	tbz	w1, #10, 40f220 <__fxstatat@plt+0xc070>
  40f108:	and	w1, w1, #0x18
  40f10c:	ldrb	w0, [x7, #18]
  40f110:	cmp	w1, #0x18
  40f114:	b.ne	40f210 <__fxstatat@plt+0xc060>  // b.any
  40f118:	ands	w1, w0, #0xfffffffb
  40f11c:	cset	w1, ne  // ne = any
  40f120:	mov	w2, #0xb                   	// #11
  40f124:	strh	w2, [x22, #108]
  40f128:	sub	w0, w0, #0x1
  40f12c:	cmp	w0, #0xb
  40f130:	b.hi	40f218 <__fxstatat@plt+0xc068>  // b.pmore
  40f134:	ldr	x2, [sp, #152]
  40f138:	ldrh	w0, [x2, w0, uxtw #1]
  40f13c:	str	w0, [x22, #136]
  40f140:	mov	x0, #0x2                   	// #2
  40f144:	sub	x0, x0, w1, sxtw
  40f148:	str	x0, [x22, #168]
  40f14c:	str	xzr, [x22, #16]
  40f150:	cbz	x28, 40f238 <__fxstatat@plt+0xc088>
  40f154:	ldr	x0, [sp, #120]
  40f158:	str	x22, [x0, #16]
  40f15c:	mov	x0, #0x2710                	// #10000
  40f160:	cmp	x19, x0
  40f164:	b.ne	40f1ac <__fxstatat@plt+0xbffc>  // b.any
  40f168:	ldr	x0, [x26, #64]
  40f16c:	cbnz	x0, 40f1ac <__fxstatat@plt+0xbffc>
  40f170:	ldr	w1, [sp, #188]
  40f174:	mov	x0, x27
  40f178:	bl	40e594 <__fxstatat@plt+0xb3e4>
  40f17c:	mov	x1, #0x1994                	// #6548
  40f180:	movk	x1, #0x102, lsl #16
  40f184:	cmp	x0, x1
  40f188:	b.eq	40f240 <__fxstatat@plt+0xc090>  // b.none
  40f18c:	mov	x1, #0x4d42                	// #19778
  40f190:	movk	x1, #0xff53, lsl #16
  40f194:	cmp	x0, x1
  40f198:	b.eq	40f240 <__fxstatat@plt+0xc090>  // b.none
  40f19c:	mov	x1, #0x6969                	// #26985
  40f1a0:	cmp	x0, x1
  40f1a4:	cset	w0, ne  // ne = any
  40f1a8:	str	w0, [sp, #100]
  40f1ac:	ldr	x0, [sp, #136]
  40f1b0:	add	x19, x19, #0x1
  40f1b4:	cmp	x0, x19
  40f1b8:	b.ls	40ee00 <__fxstatat@plt+0xbc50>  // b.plast
  40f1bc:	str	x22, [sp, #120]
  40f1c0:	b	40eda0 <__fxstatat@plt+0xbbf0>
  40f1c4:	ldr	w0, [sp, #116]
  40f1c8:	b	40f090 <__fxstatat@plt+0xbee0>
  40f1cc:	mov	x0, x22
  40f1d0:	bl	402ee0 <free@plt>
  40f1d4:	mov	x0, x28
  40f1d8:	bl	40e518 <__fxstatat@plt+0xb368>
  40f1dc:	ldr	x0, [x27, #24]
  40f1e0:	bl	402d60 <closedir@plt>
  40f1e4:	mov	w0, #0x7                   	// #7
  40f1e8:	strh	w0, [x27, #108]
  40f1ec:	ldr	w0, [x26, #72]
  40f1f0:	str	xzr, [x27, #24]
  40f1f4:	orr	w0, w0, #0x2000
  40f1f8:	str	w0, [x26, #72]
  40f1fc:	mov	w0, #0x24                  	// #36
  40f200:	str	w0, [x24]
  40f204:	b	40ec2c <__fxstatat@plt+0xba7c>
  40f208:	str	x1, [x22, #48]
  40f20c:	b	40f0f8 <__fxstatat@plt+0xbf48>
  40f210:	mov	w1, #0x0                   	// #0
  40f214:	b	40f120 <__fxstatat@plt+0xbf70>
  40f218:	mov	w0, #0x0                   	// #0
  40f21c:	b	40f13c <__fxstatat@plt+0xbf8c>
  40f220:	mov	x1, x22
  40f224:	mov	x0, x26
  40f228:	mov	w2, #0x0                   	// #0
  40f22c:	bl	40e218 <__fxstatat@plt+0xb068>
  40f230:	strh	w0, [x22, #108]
  40f234:	b	40f14c <__fxstatat@plt+0xbf9c>
  40f238:	mov	x28, x22
  40f23c:	b	40f15c <__fxstatat@plt+0xbfac>
  40f240:	str	wzr, [sp, #100]
  40f244:	b	40f1ac <__fxstatat@plt+0xbffc>
  40f248:	ldr	x0, [x26, #8]
  40f24c:	ldr	x2, [x26, #32]
  40f250:	cbnz	x0, 40f298 <__fxstatat@plt+0xc0e8>
  40f254:	mov	x0, x28
  40f258:	ldr	x1, [x0, #88]
  40f25c:	tbnz	x1, #63, 40ee08 <__fxstatat@plt+0xbc58>
  40f260:	ldr	x1, [x0, #48]
  40f264:	add	x3, x0, #0xf8
  40f268:	cmp	x1, x3
  40f26c:	b.eq	40f280 <__fxstatat@plt+0xc0d0>  // b.none
  40f270:	ldr	x3, [x0, #56]
  40f274:	sub	x1, x1, x3
  40f278:	add	x1, x2, x1
  40f27c:	str	x1, [x0, #48]
  40f280:	ldr	x1, [x0, #16]
  40f284:	str	x2, [x0, #56]
  40f288:	cbnz	x1, 40f290 <__fxstatat@plt+0xc0e0>
  40f28c:	ldr	x1, [x0, #8]
  40f290:	mov	x0, x1
  40f294:	b	40f258 <__fxstatat@plt+0xc0a8>
  40f298:	ldr	x1, [x0, #48]
  40f29c:	add	x3, x0, #0xf8
  40f2a0:	cmp	x1, x3
  40f2a4:	b.eq	40f2b8 <__fxstatat@plt+0xc108>  // b.none
  40f2a8:	ldr	x3, [x0, #56]
  40f2ac:	sub	x1, x1, x3
  40f2b0:	add	x1, x2, x1
  40f2b4:	str	x1, [x0, #48]
  40f2b8:	str	x2, [x0, #56]
  40f2bc:	ldr	x0, [x0, #16]
  40f2c0:	b	40f250 <__fxstatat@plt+0xc0a0>
  40f2c4:	ldr	x0, [x26, #48]
  40f2c8:	ldr	x1, [sp, #104]
  40f2cc:	cmp	x0, x1
  40f2d0:	b.eq	40f2d8 <__fxstatat@plt+0xc128>  // b.none
  40f2d4:	cbnz	x19, 40f2dc <__fxstatat@plt+0xc12c>
  40f2d8:	sub	x21, x21, #0x1
  40f2dc:	strb	wzr, [x21]
  40f2e0:	b	40ee10 <__fxstatat@plt+0xbc60>
  40f2e4:	ldr	x1, [x27, #8]
  40f2e8:	mov	x0, x26
  40f2ec:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  40f2f0:	mov	w2, #0xffffffff            	// #-1
  40f2f4:	add	x3, x3, #0x729
  40f2f8:	bl	40e7d0 <__fxstatat@plt+0xb620>
  40f2fc:	b	40ee3c <__fxstatat@plt+0xbc8c>
  40f300:	cbnz	x19, 40f32c <__fxstatat@plt+0xc17c>
  40f304:	cmp	w20, #0x3
  40f308:	b.ne	40ee5c <__fxstatat@plt+0xbcac>  // b.any
  40f30c:	ldrh	w0, [x27, #108]
  40f310:	cmp	w0, #0x4
  40f314:	b.eq	40ee5c <__fxstatat@plt+0xbcac>  // b.none
  40f318:	cmp	w0, #0x7
  40f31c:	b.eq	40ee5c <__fxstatat@plt+0xbcac>  // b.none
  40f320:	mov	w0, #0x6                   	// #6
  40f324:	strh	w0, [x27, #108]
  40f328:	b	40ee5c <__fxstatat@plt+0xbcac>
  40f32c:	ldr	w0, [sp, #100]
  40f330:	cbz	w0, 40f35c <__fxstatat@plt+0xc1ac>
  40f334:	adrp	x0, 40e000 <__fxstatat@plt+0xae50>
  40f338:	add	x0, x0, #0x1f8
  40f33c:	str	x0, [x26, #64]
  40f340:	mov	x1, x28
  40f344:	mov	x2, x19
  40f348:	mov	x0, x26
  40f34c:	bl	40e390 <__fxstatat@plt+0xb1e0>
  40f350:	mov	x28, x0
  40f354:	str	xzr, [x26, #64]
  40f358:	b	40ec30 <__fxstatat@plt+0xba80>
  40f35c:	ldr	x0, [x26, #64]
  40f360:	cbz	x0, 40ec30 <__fxstatat@plt+0xba80>
  40f364:	cmp	x19, #0x1
  40f368:	b.eq	40ec30 <__fxstatat@plt+0xba80>  // b.none
  40f36c:	mov	x1, x28
  40f370:	mov	x2, x19
  40f374:	mov	x0, x26
  40f378:	bl	40e390 <__fxstatat@plt+0xb1e0>
  40f37c:	mov	x28, x0
  40f380:	b	40ec30 <__fxstatat@plt+0xba80>
  40f384:	stp	x29, x30, [sp, #-96]!
  40f388:	tst	w1, #0xfffff000
  40f38c:	mov	x29, sp
  40f390:	stp	x19, x20, [sp, #16]
  40f394:	stp	x21, x22, [sp, #32]
  40f398:	stp	x23, x24, [sp, #48]
  40f39c:	stp	x25, x26, [sp, #64]
  40f3a0:	stp	x27, x28, [sp, #80]
  40f3a4:	b.eq	40f3bc <__fxstatat@plt+0xc20c>  // b.none
  40f3a8:	bl	403110 <__errno_location@plt>
  40f3ac:	mov	w1, #0x16                  	// #22
  40f3b0:	str	w1, [x0]
  40f3b4:	mov	x19, #0x0                   	// #0
  40f3b8:	b	40f544 <__fxstatat@plt+0xc394>
  40f3bc:	mov	x25, x0
  40f3c0:	mov	w0, #0x204                 	// #516
  40f3c4:	and	w0, w1, w0
  40f3c8:	mov	w21, w1
  40f3cc:	cmp	w0, #0x204
  40f3d0:	b.eq	40f3a8 <__fxstatat@plt+0xc1f8>  // b.none
  40f3d4:	mov	w0, #0x12                  	// #18
  40f3d8:	tst	w1, w0
  40f3dc:	b.eq	40f3a8 <__fxstatat@plt+0xc1f8>  // b.none
  40f3e0:	mov	x23, x2
  40f3e4:	mov	x0, #0x80                  	// #128
  40f3e8:	bl	402bd0 <malloc@plt>
  40f3ec:	mov	x19, x0
  40f3f0:	cbz	x0, 40f544 <__fxstatat@plt+0xc394>
  40f3f4:	mov	x2, #0x80                  	// #128
  40f3f8:	mov	w1, #0x0                   	// #0
  40f3fc:	bl	402ca0 <memset@plt>
  40f400:	mov	x22, x25
  40f404:	and	w0, w21, #0xfffffdff
  40f408:	tst	x21, #0x2
  40f40c:	orr	w0, w0, #0x4
  40f410:	mov	x20, #0x0                   	// #0
  40f414:	csel	w0, w21, w0, eq  // eq = none
  40f418:	str	x23, [x19, #64]
  40f41c:	str	w0, [x19, #72]
  40f420:	mov	w0, #0xffffff9c            	// #-100
  40f424:	str	w0, [x19, #44]
  40f428:	ldr	x0, [x22]
  40f42c:	cbnz	x0, 40f564 <__fxstatat@plt+0xc3b4>
  40f430:	add	x20, x20, #0x1
  40f434:	mov	x0, x19
  40f438:	cmp	x20, #0x1, lsl #12
  40f43c:	mov	x1, #0x1000                	// #4096
  40f440:	csel	x1, x20, x1, cs  // cs = hs, nlast
  40f444:	bl	40e970 <__fxstatat@plt+0xb7c0>
  40f448:	tst	w0, #0xff
  40f44c:	b.eq	40f668 <__fxstatat@plt+0xc4b8>  // b.none
  40f450:	ldr	x22, [x25]
  40f454:	cbz	x22, 40f480 <__fxstatat@plt+0xc2d0>
  40f458:	mov	x0, x19
  40f45c:	mov	x2, #0x0                   	// #0
  40f460:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40f464:	add	x1, x1, #0x8c3
  40f468:	bl	40e464 <__fxstatat@plt+0xb2b4>
  40f46c:	mov	x22, x0
  40f470:	cbz	x0, 40f660 <__fxstatat@plt+0xc4b0>
  40f474:	mov	x0, #0xffffffffffffffff    	// #-1
  40f478:	str	x0, [x22, #88]
  40f47c:	str	w0, [x22, #104]
  40f480:	cbz	x23, 40f578 <__fxstatat@plt+0xc3c8>
  40f484:	ldr	w24, [x19, #72]
  40f488:	ubfx	x24, x24, #10, #1
  40f48c:	and	w21, w21, #0x800
  40f490:	mov	x26, #0x0                   	// #0
  40f494:	mov	x27, #0x0                   	// #0
  40f498:	mov	x28, #0x0                   	// #0
  40f49c:	ldr	x20, [x25, x28, lsl #3]
  40f4a0:	cbnz	x20, 40f580 <__fxstatat@plt+0xc3d0>
  40f4a4:	cmp	x23, #0x0
  40f4a8:	ccmp	x28, #0x1, #0x0, ne  // ne = any
  40f4ac:	b.ls	40f4c4 <__fxstatat@plt+0xc314>  // b.plast
  40f4b0:	mov	x1, x27
  40f4b4:	mov	x2, x28
  40f4b8:	mov	x0, x19
  40f4bc:	bl	40e390 <__fxstatat@plt+0xb1e0>
  40f4c0:	mov	x27, x0
  40f4c4:	mov	x0, x19
  40f4c8:	mov	x2, #0x0                   	// #0
  40f4cc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40f4d0:	add	x1, x1, #0x8c3
  40f4d4:	bl	40e464 <__fxstatat@plt+0xb2b4>
  40f4d8:	str	x0, [x19]
  40f4dc:	cbz	x0, 40f650 <__fxstatat@plt+0xc4a0>
  40f4e0:	mov	w1, #0x9                   	// #9
  40f4e4:	str	x27, [x0, #16]
  40f4e8:	strh	w1, [x0, #108]
  40f4ec:	mov	x1, #0x1                   	// #1
  40f4f0:	str	x1, [x0, #88]
  40f4f4:	mov	x0, x19
  40f4f8:	bl	40e9e0 <__fxstatat@plt+0xb830>
  40f4fc:	tst	w0, #0xff
  40f500:	b.eq	40f650 <__fxstatat@plt+0xc4a0>  // b.none
  40f504:	ldr	w1, [x19, #72]
  40f508:	mov	w0, #0x204                 	// #516
  40f50c:	tst	w1, w0
  40f510:	b.ne	40f538 <__fxstatat@plt+0xc388>  // b.any
  40f514:	mov	x0, x19
  40f518:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40f51c:	add	x1, x1, #0x72a
  40f520:	bl	40e4e4 <__fxstatat@plt+0xb334>
  40f524:	str	w0, [x19, #40]
  40f528:	tbz	w0, #31, 40f538 <__fxstatat@plt+0xc388>
  40f52c:	ldr	w0, [x19, #72]
  40f530:	orr	w0, w0, #0x4
  40f534:	str	w0, [x19, #72]
  40f538:	add	x0, x19, #0x60
  40f53c:	mov	w1, #0xffffffff            	// #-1
  40f540:	bl	4108dc <__fxstatat@plt+0xd72c>
  40f544:	mov	x0, x19
  40f548:	ldp	x19, x20, [sp, #16]
  40f54c:	ldp	x21, x22, [sp, #32]
  40f550:	ldp	x23, x24, [sp, #48]
  40f554:	ldp	x25, x26, [sp, #64]
  40f558:	ldp	x27, x28, [sp, #80]
  40f55c:	ldp	x29, x30, [sp], #96
  40f560:	ret
  40f564:	bl	4029c0 <strlen@plt>
  40f568:	cmp	x20, x0
  40f56c:	csel	x20, x20, x0, cs  // cs = hs, nlast
  40f570:	add	x22, x22, #0x8
  40f574:	b	40f428 <__fxstatat@plt+0xc278>
  40f578:	mov	w24, #0x1                   	// #1
  40f57c:	b	40f48c <__fxstatat@plt+0xc2dc>
  40f580:	mov	x0, x20
  40f584:	bl	4029c0 <strlen@plt>
  40f588:	mov	x2, x0
  40f58c:	cbnz	w21, 40f5c4 <__fxstatat@plt+0xc414>
  40f590:	cmp	x0, #0x2
  40f594:	b.ls	40f5c4 <__fxstatat@plt+0xc414>  // b.plast
  40f598:	add	x0, x20, x0
  40f59c:	ldurb	w0, [x0, #-1]
  40f5a0:	cmp	w0, #0x2f
  40f5a4:	b.ne	40f5c4 <__fxstatat@plt+0xc414>  // b.any
  40f5a8:	sub	x1, x20, #0x2
  40f5ac:	ldrb	w0, [x1, x2]
  40f5b0:	cmp	w0, #0x2f
  40f5b4:	b.ne	40f5c4 <__fxstatat@plt+0xc414>  // b.any
  40f5b8:	sub	x2, x2, #0x1
  40f5bc:	cmp	x2, #0x1
  40f5c0:	b.ne	40f5ac <__fxstatat@plt+0xc3fc>  // b.any
  40f5c4:	mov	x1, x20
  40f5c8:	mov	x0, x19
  40f5cc:	bl	40e464 <__fxstatat@plt+0xb2b4>
  40f5d0:	mov	x20, x0
  40f5d4:	cbz	x0, 40f650 <__fxstatat@plt+0xc4a0>
  40f5d8:	add	x0, x0, #0xf8
  40f5dc:	str	x22, [x20, #8]
  40f5e0:	str	x0, [x20, #48]
  40f5e4:	cmp	x27, #0x0
  40f5e8:	str	xzr, [x20, #88]
  40f5ec:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40f5f0:	b.eq	40f618 <__fxstatat@plt+0xc468>  // b.none
  40f5f4:	mov	w0, #0xb                   	// #11
  40f5f8:	strh	w0, [x20, #108]
  40f5fc:	mov	x0, #0x2                   	// #2
  40f600:	str	x0, [x20, #168]
  40f604:	cbz	x23, 40f630 <__fxstatat@plt+0xc480>
  40f608:	str	x27, [x20, #16]
  40f60c:	add	x28, x28, #0x1
  40f610:	mov	x27, x20
  40f614:	b	40f49c <__fxstatat@plt+0xc2ec>
  40f618:	mov	x1, x20
  40f61c:	mov	x0, x19
  40f620:	mov	w2, #0x0                   	// #0
  40f624:	bl	40e218 <__fxstatat@plt+0xb068>
  40f628:	strh	w0, [x20, #108]
  40f62c:	b	40f604 <__fxstatat@plt+0xc454>
  40f630:	str	xzr, [x20, #16]
  40f634:	cbz	x27, 40f648 <__fxstatat@plt+0xc498>
  40f638:	str	x20, [x26, #16]
  40f63c:	mov	x26, x20
  40f640:	mov	x20, x27
  40f644:	b	40f60c <__fxstatat@plt+0xc45c>
  40f648:	mov	x26, x20
  40f64c:	b	40f60c <__fxstatat@plt+0xc45c>
  40f650:	mov	x0, x27
  40f654:	bl	40e518 <__fxstatat@plt+0xb368>
  40f658:	mov	x0, x22
  40f65c:	bl	402ee0 <free@plt>
  40f660:	ldr	x0, [x19, #32]
  40f664:	bl	402ee0 <free@plt>
  40f668:	mov	x0, x19
  40f66c:	bl	402ee0 <free@plt>
  40f670:	b	40f3b4 <__fxstatat@plt+0xc204>
  40f674:	stp	x29, x30, [sp, #-32]!
  40f678:	mov	x29, sp
  40f67c:	stp	x19, x20, [sp, #16]
  40f680:	mov	x19, x0
  40f684:	ldr	x0, [x0]
  40f688:	cbnz	x0, 40f714 <__fxstatat@plt+0xc564>
  40f68c:	ldr	x0, [x19, #8]
  40f690:	cbz	x0, 40f698 <__fxstatat@plt+0xc4e8>
  40f694:	bl	40e518 <__fxstatat@plt+0xb368>
  40f698:	ldr	x0, [x19, #16]
  40f69c:	bl	402ee0 <free@plt>
  40f6a0:	ldr	x0, [x19, #32]
  40f6a4:	bl	402ee0 <free@plt>
  40f6a8:	ldr	w0, [x19, #72]
  40f6ac:	tbz	w0, #9, 40f738 <__fxstatat@plt+0xc588>
  40f6b0:	ldr	w0, [x19, #44]
  40f6b4:	tbz	w0, #31, 40f724 <__fxstatat@plt+0xc574>
  40f6b8:	mov	w20, #0x0                   	// #0
  40f6bc:	add	x0, x19, #0x60
  40f6c0:	bl	40e554 <__fxstatat@plt+0xb3a4>
  40f6c4:	ldr	x0, [x19, #80]
  40f6c8:	cbz	x0, 40f6d0 <__fxstatat@plt+0xc520>
  40f6cc:	bl	40a5d0 <__fxstatat@plt+0x7420>
  40f6d0:	mov	x0, x19
  40f6d4:	bl	40ea60 <__fxstatat@plt+0xb8b0>
  40f6d8:	mov	x0, x19
  40f6dc:	bl	402ee0 <free@plt>
  40f6e0:	cbz	w20, 40f6f0 <__fxstatat@plt+0xc540>
  40f6e4:	bl	403110 <__errno_location@plt>
  40f6e8:	str	w20, [x0]
  40f6ec:	mov	w20, #0xffffffff            	// #-1
  40f6f0:	mov	w0, w20
  40f6f4:	ldp	x19, x20, [sp, #16]
  40f6f8:	ldp	x29, x30, [sp], #32
  40f6fc:	ret
  40f700:	ldr	x20, [x0, #16]
  40f704:	cbnz	x20, 40f70c <__fxstatat@plt+0xc55c>
  40f708:	ldr	x20, [x0, #8]
  40f70c:	bl	402ee0 <free@plt>
  40f710:	mov	x0, x20
  40f714:	ldr	x1, [x0, #88]
  40f718:	tbz	x1, #63, 40f700 <__fxstatat@plt+0xc550>
  40f71c:	bl	402ee0 <free@plt>
  40f720:	b	40f68c <__fxstatat@plt+0xc4dc>
  40f724:	bl	402d70 <close@plt>
  40f728:	cbz	w0, 40f6b8 <__fxstatat@plt+0xc508>
  40f72c:	bl	403110 <__errno_location@plt>
  40f730:	ldr	w20, [x0]
  40f734:	b	40f6bc <__fxstatat@plt+0xc50c>
  40f738:	tbnz	w0, #2, 40f6b8 <__fxstatat@plt+0xc508>
  40f73c:	ldr	w0, [x19, #40]
  40f740:	bl	402a10 <fchdir@plt>
  40f744:	mov	w20, w0
  40f748:	cbz	w0, 40f754 <__fxstatat@plt+0xc5a4>
  40f74c:	bl	403110 <__errno_location@plt>
  40f750:	ldr	w20, [x0]
  40f754:	ldr	w0, [x19, #40]
  40f758:	bl	402d70 <close@plt>
  40f75c:	cbz	w0, 40f6bc <__fxstatat@plt+0xc50c>
  40f760:	cbnz	w20, 40f6bc <__fxstatat@plt+0xc50c>
  40f764:	b	40f72c <__fxstatat@plt+0xc57c>
  40f768:	stp	x29, x30, [sp, #-64]!
  40f76c:	mov	x29, sp
  40f770:	stp	x19, x20, [sp, #16]
  40f774:	ldr	x19, [x0]
  40f778:	stp	x21, x22, [sp, #32]
  40f77c:	str	x23, [sp, #48]
  40f780:	cbnz	x19, 40f78c <__fxstatat@plt+0xc5dc>
  40f784:	mov	x19, #0x0                   	// #0
  40f788:	b	40f7bc <__fxstatat@plt+0xc60c>
  40f78c:	ldr	w1, [x0, #72]
  40f790:	mov	x20, x0
  40f794:	tbnz	w1, #13, 40f784 <__fxstatat@plt+0xc5d4>
  40f798:	ldrh	w3, [x19, #112]
  40f79c:	mov	w2, #0x3                   	// #3
  40f7a0:	strh	w2, [x19, #112]
  40f7a4:	cmp	w3, #0x1
  40f7a8:	b.ne	40f7d4 <__fxstatat@plt+0xc624>  // b.any
  40f7ac:	mov	x1, x19
  40f7b0:	mov	w2, #0x0                   	// #0
  40f7b4:	bl	40e218 <__fxstatat@plt+0xb068>
  40f7b8:	strh	w0, [x19, #108]
  40f7bc:	mov	x0, x19
  40f7c0:	ldp	x19, x20, [sp, #16]
  40f7c4:	ldp	x21, x22, [sp, #32]
  40f7c8:	ldr	x23, [sp, #48]
  40f7cc:	ldp	x29, x30, [sp], #64
  40f7d0:	ret
  40f7d4:	ldrh	w2, [x19, #108]
  40f7d8:	cmp	w3, #0x2
  40f7dc:	b.ne	40f8bc <__fxstatat@plt+0xc70c>  // b.any
  40f7e0:	sub	w3, w2, #0xc
  40f7e4:	and	w3, w3, #0xffff
  40f7e8:	cmp	w3, #0x1
  40f7ec:	b.hi	40fca8 <__fxstatat@plt+0xcaf8>  // b.pmore
  40f7f0:	mov	x1, x19
  40f7f4:	mov	w2, #0x1                   	// #1
  40f7f8:	bl	40e218 <__fxstatat@plt+0xb068>
  40f7fc:	strh	w0, [x19, #108]
  40f800:	and	w1, w0, #0xffff
  40f804:	cmp	w1, #0x1
  40f808:	b.ne	40f840 <__fxstatat@plt+0xc690>  // b.any
  40f80c:	ldr	w0, [x20, #72]
  40f810:	tbnz	w0, #2, 40f840 <__fxstatat@plt+0xc690>
  40f814:	mov	x0, x20
  40f818:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40f81c:	add	x1, x1, #0x72a
  40f820:	bl	40e4e4 <__fxstatat@plt+0xb334>
  40f824:	str	w0, [x19, #68]
  40f828:	tbz	w0, #31, 40f8ac <__fxstatat@plt+0xc6fc>
  40f82c:	bl	403110 <__errno_location@plt>
  40f830:	ldr	w0, [x0]
  40f834:	str	w0, [x19, #64]
  40f838:	mov	w0, #0x7                   	// #7
  40f83c:	strh	w0, [x19, #108]
  40f840:	ldrh	w0, [x19, #108]
  40f844:	str	x19, [x20]
  40f848:	cmp	w0, #0xb
  40f84c:	b.ne	40fae0 <__fxstatat@plt+0xc930>  // b.any
  40f850:	ldr	x0, [x19, #168]
  40f854:	cmp	x0, #0x2
  40f858:	b.ne	40fb20 <__fxstatat@plt+0xc970>  // b.any
  40f85c:	ldr	x21, [x19, #8]
  40f860:	ldr	w0, [x21, #104]
  40f864:	cbz	w0, 40fabc <__fxstatat@plt+0xc90c>
  40f868:	mov	x1, x19
  40f86c:	mov	x0, x20
  40f870:	mov	w2, #0x0                   	// #0
  40f874:	bl	40e218 <__fxstatat@plt+0xb068>
  40f878:	strh	w0, [x19, #108]
  40f87c:	ldr	w0, [x19, #136]
  40f880:	and	w0, w0, #0xf000
  40f884:	cmp	w0, #0x4, lsl #12
  40f888:	b.ne	40fae0 <__fxstatat@plt+0xc930>  // b.any
  40f88c:	ldr	x0, [x19, #88]
  40f890:	cbz	x0, 40fae0 <__fxstatat@plt+0xc930>
  40f894:	ldr	w0, [x21, #104]
  40f898:	sub	w0, w0, #0x1
  40f89c:	cmn	w0, #0x3
  40f8a0:	b.hi	40fae0 <__fxstatat@plt+0xc930>  // b.pmore
  40f8a4:	str	w0, [x21, #104]
  40f8a8:	b	40fae0 <__fxstatat@plt+0xc930>
  40f8ac:	ldrh	w0, [x19, #110]
  40f8b0:	orr	w0, w0, #0x2
  40f8b4:	strh	w0, [x19, #110]
  40f8b8:	b	40f840 <__fxstatat@plt+0xc690>
  40f8bc:	cmp	w2, #0x1
  40f8c0:	b.ne	40fcb0 <__fxstatat@plt+0xcb00>  // b.any
  40f8c4:	cmp	w3, #0x4
  40f8c8:	b.eq	40f8e0 <__fxstatat@plt+0xc730>  // b.none
  40f8cc:	tbz	w1, #6, 40f918 <__fxstatat@plt+0xc768>
  40f8d0:	ldr	x0, [x20, #24]
  40f8d4:	ldr	x2, [x19, #120]
  40f8d8:	cmp	x2, x0
  40f8dc:	b.eq	40f918 <__fxstatat@plt+0xc768>  // b.none
  40f8e0:	ldrh	w0, [x19, #110]
  40f8e4:	tbz	w0, #1, 40f8f0 <__fxstatat@plt+0xc740>
  40f8e8:	ldr	w0, [x19, #68]
  40f8ec:	bl	402d70 <close@plt>
  40f8f0:	ldr	x0, [x20, #8]
  40f8f4:	cbz	x0, 40f900 <__fxstatat@plt+0xc750>
  40f8f8:	bl	40e518 <__fxstatat@plt+0xb368>
  40f8fc:	str	xzr, [x20, #8]
  40f900:	mov	w0, #0x6                   	// #6
  40f904:	strh	w0, [x19, #108]
  40f908:	mov	x1, x19
  40f90c:	mov	x0, x20
  40f910:	bl	40eb48 <__fxstatat@plt+0xb998>
  40f914:	b	40f7bc <__fxstatat@plt+0xc60c>
  40f918:	ldr	x0, [x20, #8]
  40f91c:	cbz	x0, 40f934 <__fxstatat@plt+0xc784>
  40f920:	tbz	w1, #12, 40fc24 <__fxstatat@plt+0xca74>
  40f924:	and	w1, w1, #0xffffefff
  40f928:	str	w1, [x20, #72]
  40f92c:	bl	40e518 <__fxstatat@plt+0xb368>
  40f930:	str	xzr, [x20, #8]
  40f934:	mov	x0, x20
  40f938:	mov	w1, #0x3                   	// #3
  40f93c:	bl	40ebd8 <__fxstatat@plt+0xba28>
  40f940:	str	x0, [x20, #8]
  40f944:	cbnz	x0, 40fc5c <__fxstatat@plt+0xcaac>
  40f948:	ldr	w0, [x20, #72]
  40f94c:	tbnz	w0, #13, 40f784 <__fxstatat@plt+0xc5d4>
  40f950:	ldr	w0, [x19, #64]
  40f954:	cbz	w0, 40f908 <__fxstatat@plt+0xc758>
  40f958:	ldrh	w0, [x19, #108]
  40f95c:	cmp	w0, #0x4
  40f960:	b.eq	40f908 <__fxstatat@plt+0xc758>  // b.none
  40f964:	mov	w0, #0x7                   	// #7
  40f968:	b	40f904 <__fxstatat@plt+0xc754>
  40f96c:	ldr	x1, [x0, #8]
  40f970:	ldr	x1, [x1, #48]
  40f974:	str	x1, [x0, #48]
  40f978:	ldr	x0, [x0, #16]
  40f97c:	b	40fc58 <__fxstatat@plt+0xcaa8>
  40f980:	mov	x0, x21
  40f984:	bl	402ee0 <free@plt>
  40f988:	b	40fc64 <__fxstatat@plt+0xcab4>
  40f98c:	str	x19, [x20]
  40f990:	mov	x0, x21
  40f994:	bl	402ee0 <free@plt>
  40f998:	ldr	x0, [x19, #88]
  40f99c:	cbnz	x0, 40fa38 <__fxstatat@plt+0xc888>
  40f9a0:	mov	x0, x20
  40f9a4:	bl	40e770 <__fxstatat@plt+0xb5c0>
  40f9a8:	cbz	w0, 40f9bc <__fxstatat@plt+0xc80c>
  40f9ac:	ldr	w0, [x20, #72]
  40f9b0:	orr	w0, w0, #0x2000
  40f9b4:	str	w0, [x20, #72]
  40f9b8:	b	40f784 <__fxstatat@plt+0xc5d4>
  40f9bc:	mov	x0, x20
  40f9c0:	bl	40ea60 <__fxstatat@plt+0xb8b0>
  40f9c4:	ldr	x2, [x19, #96]
  40f9c8:	add	x22, x19, #0xf8
  40f9cc:	ldr	x0, [x20, #32]
  40f9d0:	str	x2, [x19, #72]
  40f9d4:	add	x2, x2, #0x1
  40f9d8:	mov	x1, x22
  40f9dc:	bl	4029a0 <memmove@plt>
  40f9e0:	mov	x0, x22
  40f9e4:	mov	w1, #0x2f                  	// #47
  40f9e8:	bl	402d80 <strrchr@plt>
  40f9ec:	cbz	x0, 40fa24 <__fxstatat@plt+0xc874>
  40f9f0:	cmp	x22, x0
  40f9f4:	b.ne	40fa00 <__fxstatat@plt+0xc850>  // b.any
  40f9f8:	ldrb	w1, [x22, #1]
  40f9fc:	cbz	w1, 40fa24 <__fxstatat@plt+0xc874>
  40fa00:	add	x21, x0, #0x1
  40fa04:	mov	x0, x21
  40fa08:	bl	4029c0 <strlen@plt>
  40fa0c:	mov	x1, x21
  40fa10:	mov	x23, x0
  40fa14:	add	x2, x0, #0x1
  40fa18:	mov	x0, x22
  40fa1c:	bl	4029a0 <memmove@plt>
  40fa20:	str	x23, [x19, #96]
  40fa24:	ldr	x0, [x20, #32]
  40fa28:	stp	x0, x0, [x19, #48]
  40fa2c:	mov	x0, x20
  40fa30:	bl	40e9e0 <__fxstatat@plt+0xb830>
  40fa34:	b	40f840 <__fxstatat@plt+0xc690>
  40fa38:	ldrh	w0, [x19, #112]
  40fa3c:	cmp	w0, #0x4
  40fa40:	b.eq	40fcb0 <__fxstatat@plt+0xcb00>  // b.none
  40fa44:	cmp	w0, #0x2
  40fa48:	b.ne	40fc64 <__fxstatat@plt+0xcab4>  // b.any
  40fa4c:	mov	x1, x19
  40fa50:	mov	x0, x20
  40fa54:	mov	w2, #0x1                   	// #1
  40fa58:	bl	40e218 <__fxstatat@plt+0xb068>
  40fa5c:	strh	w0, [x19, #108]
  40fa60:	and	w1, w0, #0xffff
  40fa64:	cmp	w1, #0x1
  40fa68:	b.ne	40faa0 <__fxstatat@plt+0xc8f0>  // b.any
  40fa6c:	ldr	w0, [x20, #72]
  40fa70:	tbnz	w0, #2, 40faa0 <__fxstatat@plt+0xc8f0>
  40fa74:	mov	x0, x20
  40fa78:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40fa7c:	add	x1, x1, #0x72a
  40fa80:	bl	40e4e4 <__fxstatat@plt+0xb334>
  40fa84:	str	w0, [x19, #68]
  40fa88:	tbz	w0, #31, 40faac <__fxstatat@plt+0xc8fc>
  40fa8c:	bl	403110 <__errno_location@plt>
  40fa90:	ldr	w0, [x0]
  40fa94:	str	w0, [x19, #64]
  40fa98:	mov	w0, #0x7                   	// #7
  40fa9c:	strh	w0, [x19, #108]
  40faa0:	mov	w0, #0x3                   	// #3
  40faa4:	strh	w0, [x19, #112]
  40faa8:	b	40fc64 <__fxstatat@plt+0xcab4>
  40faac:	ldrh	w0, [x19, #110]
  40fab0:	orr	w0, w0, #0x2
  40fab4:	strh	w0, [x19, #110]
  40fab8:	b	40faa0 <__fxstatat@plt+0xc8f0>
  40fabc:	ldr	w0, [x20, #72]
  40fac0:	and	w0, w0, #0x18
  40fac4:	cmp	w0, #0x18
  40fac8:	b.ne	40f868 <__fxstatat@plt+0xc6b8>  // b.any
  40facc:	ldr	w1, [x20, #44]
  40fad0:	mov	x0, x21
  40fad4:	bl	40e684 <__fxstatat@plt+0xb4d4>
  40fad8:	cmp	w0, #0x2
  40fadc:	b.ne	40f868 <__fxstatat@plt+0xc6b8>  // b.any
  40fae0:	ldrh	w0, [x19, #108]
  40fae4:	cmp	w0, #0x1
  40fae8:	b.ne	40f7bc <__fxstatat@plt+0xc60c>  // b.any
  40faec:	ldr	x0, [x19, #88]
  40faf0:	cbnz	x0, 40fafc <__fxstatat@plt+0xc94c>
  40faf4:	ldr	x0, [x19, #120]
  40faf8:	str	x0, [x20, #24]
  40fafc:	mov	x1, x19
  40fb00:	mov	x0, x20
  40fb04:	bl	40ea84 <__fxstatat@plt+0xb8d4>
  40fb08:	tst	w0, #0xff
  40fb0c:	b.ne	40f7bc <__fxstatat@plt+0xc60c>  // b.any
  40fb10:	bl	403110 <__errno_location@plt>
  40fb14:	mov	w1, #0xc                   	// #12
  40fb18:	str	w1, [x0]
  40fb1c:	b	40f784 <__fxstatat@plt+0xc5d4>
  40fb20:	cmp	x0, #0x1
  40fb24:	b.eq	40f7bc <__fxstatat@plt+0xc60c>  // b.none
  40fb28:	bl	402dc0 <abort@plt>
  40fb2c:	ldrh	w0, [x19, #108]
  40fb30:	cmp	w0, #0xb
  40fb34:	b.eq	40fb28 <__fxstatat@plt+0xc978>  // b.none
  40fb38:	ldr	x1, [x20, #32]
  40fb3c:	ldr	x0, [x19, #72]
  40fb40:	strb	wzr, [x1, x0]
  40fb44:	ldr	x0, [x19, #88]
  40fb48:	cbnz	x0, 40fb74 <__fxstatat@plt+0xc9c4>
  40fb4c:	mov	x0, x20
  40fb50:	bl	40e770 <__fxstatat@plt+0xb5c0>
  40fb54:	cbz	w0, 40fba4 <__fxstatat@plt+0xc9f4>
  40fb58:	bl	403110 <__errno_location@plt>
  40fb5c:	ldr	w0, [x0]
  40fb60:	str	w0, [x19, #64]
  40fb64:	ldr	w0, [x20, #72]
  40fb68:	orr	w0, w0, #0x2000
  40fb6c:	str	w0, [x20, #72]
  40fb70:	b	40fba4 <__fxstatat@plt+0xc9f4>
  40fb74:	ldrh	w0, [x19, #110]
  40fb78:	tbz	w0, #1, 40fc04 <__fxstatat@plt+0xca54>
  40fb7c:	ldr	w1, [x20, #72]
  40fb80:	tbnz	w1, #2, 40fb9c <__fxstatat@plt+0xc9ec>
  40fb84:	ldr	w0, [x19, #68]
  40fb88:	tbz	w1, #9, 40fbe0 <__fxstatat@plt+0xca30>
  40fb8c:	mov	w1, w0
  40fb90:	mov	w2, #0x1                   	// #1
  40fb94:	mov	x0, x20
  40fb98:	bl	40e70c <__fxstatat@plt+0xb55c>
  40fb9c:	ldr	w0, [x19, #68]
  40fba0:	bl	402d70 <close@plt>
  40fba4:	ldrh	w0, [x19, #108]
  40fba8:	cmp	w0, #0x2
  40fbac:	b.eq	40fbd4 <__fxstatat@plt+0xca24>  // b.none
  40fbb0:	ldr	w1, [x19, #64]
  40fbb4:	cmp	w1, #0x0
  40fbb8:	cset	w0, ne  // ne = any
  40fbbc:	add	w0, w0, #0x6
  40fbc0:	strh	w0, [x19, #108]
  40fbc4:	cbnz	w1, 40fbd4 <__fxstatat@plt+0xca24>
  40fbc8:	mov	x1, x19
  40fbcc:	mov	x0, x20
  40fbd0:	bl	40eb48 <__fxstatat@plt+0xb998>
  40fbd4:	ldr	w0, [x20, #72]
  40fbd8:	tbz	w0, #13, 40f7bc <__fxstatat@plt+0xc60c>
  40fbdc:	b	40f784 <__fxstatat@plt+0xc5d4>
  40fbe0:	bl	402a10 <fchdir@plt>
  40fbe4:	cbz	w0, 40fb9c <__fxstatat@plt+0xc9ec>
  40fbe8:	bl	403110 <__errno_location@plt>
  40fbec:	ldr	w0, [x0]
  40fbf0:	str	w0, [x19, #64]
  40fbf4:	ldr	w0, [x20, #72]
  40fbf8:	orr	w0, w0, #0x2000
  40fbfc:	str	w0, [x20, #72]
  40fc00:	b	40fb9c <__fxstatat@plt+0xc9ec>
  40fc04:	tbnz	w0, #0, 40fba4 <__fxstatat@plt+0xc9f4>
  40fc08:	ldr	x1, [x19, #8]
  40fc0c:	mov	x0, x20
  40fc10:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  40fc14:	mov	w2, #0xffffffff            	// #-1
  40fc18:	add	x3, x3, #0x729
  40fc1c:	bl	40e7d0 <__fxstatat@plt+0xb620>
  40fc20:	b	40fb54 <__fxstatat@plt+0xc9a4>
  40fc24:	ldr	x3, [x19, #48]
  40fc28:	mov	x1, x19
  40fc2c:	mov	x0, x20
  40fc30:	mov	w2, #0xffffffff            	// #-1
  40fc34:	bl	40e7d0 <__fxstatat@plt+0xb620>
  40fc38:	cbz	w0, 40fc5c <__fxstatat@plt+0xcaac>
  40fc3c:	bl	403110 <__errno_location@plt>
  40fc40:	ldr	w0, [x0]
  40fc44:	str	w0, [x19, #64]
  40fc48:	ldrh	w0, [x19, #110]
  40fc4c:	orr	w0, w0, #0x1
  40fc50:	strh	w0, [x19, #110]
  40fc54:	ldr	x0, [x20, #8]
  40fc58:	cbnz	x0, 40f96c <__fxstatat@plt+0xc7bc>
  40fc5c:	ldr	x19, [x20, #8]
  40fc60:	str	xzr, [x20, #8]
  40fc64:	ldr	x3, [x19, #8]
  40fc68:	ldr	x2, [x20, #32]
  40fc6c:	ldr	x0, [x3, #72]
  40fc70:	ldr	x3, [x3, #56]
  40fc74:	sub	x1, x0, #0x1
  40fc78:	ldrb	w3, [x3, x1]
  40fc7c:	cmp	w3, #0x2f
  40fc80:	mov	w3, #0x2f                  	// #47
  40fc84:	csel	x1, x1, x0, eq  // eq = none
  40fc88:	add	x0, x2, x1
  40fc8c:	add	x0, x0, #0x1
  40fc90:	strb	w3, [x2, x1]
  40fc94:	add	x1, x19, #0xf8
  40fc98:	ldr	x2, [x19, #96]
  40fc9c:	add	x2, x2, #0x1
  40fca0:	bl	4029a0 <memmove@plt>
  40fca4:	b	40f840 <__fxstatat@plt+0xc690>
  40fca8:	cmp	w2, #0x1
  40fcac:	b.eq	40f8cc <__fxstatat@plt+0xc71c>  // b.none
  40fcb0:	mov	x21, x19
  40fcb4:	ldr	x19, [x19, #16]
  40fcb8:	cbnz	x19, 40f98c <__fxstatat@plt+0xc7dc>
  40fcbc:	ldr	x0, [x21, #8]
  40fcc0:	ldr	x1, [x0, #24]
  40fcc4:	cbz	x1, 40fcf4 <__fxstatat@plt+0xcb44>
  40fcc8:	str	x0, [x20]
  40fccc:	ldr	x1, [x20, #32]
  40fcd0:	ldr	x0, [x0, #72]
  40fcd4:	strb	wzr, [x1, x0]
  40fcd8:	mov	x0, x20
  40fcdc:	mov	w1, #0x3                   	// #3
  40fce0:	bl	40ebd8 <__fxstatat@plt+0xba28>
  40fce4:	mov	x19, x0
  40fce8:	cbnz	x0, 40f980 <__fxstatat@plt+0xc7d0>
  40fcec:	ldr	w0, [x20, #72]
  40fcf0:	tbnz	w0, #13, 40f784 <__fxstatat@plt+0xc5d4>
  40fcf4:	ldr	x19, [x21, #8]
  40fcf8:	str	x19, [x20]
  40fcfc:	mov	x0, x21
  40fd00:	bl	402ee0 <free@plt>
  40fd04:	ldr	x0, [x19, #88]
  40fd08:	cmn	x0, #0x1
  40fd0c:	b.ne	40fb2c <__fxstatat@plt+0xc97c>  // b.any
  40fd10:	mov	x0, x19
  40fd14:	bl	402ee0 <free@plt>
  40fd18:	bl	403110 <__errno_location@plt>
  40fd1c:	str	wzr, [x0]
  40fd20:	str	xzr, [x20]
  40fd24:	b	40f784 <__fxstatat@plt+0xc5d4>
  40fd28:	cmp	w2, #0x4
  40fd2c:	b.ls	40fd50 <__fxstatat@plt+0xcba0>  // b.plast
  40fd30:	stp	x29, x30, [sp, #-16]!
  40fd34:	mov	x29, sp
  40fd38:	bl	403110 <__errno_location@plt>
  40fd3c:	mov	w1, #0x16                  	// #22
  40fd40:	str	w1, [x0]
  40fd44:	mov	w0, #0x1                   	// #1
  40fd48:	ldp	x29, x30, [sp], #16
  40fd4c:	ret
  40fd50:	mov	w0, #0x0                   	// #0
  40fd54:	strh	w2, [x1, #112]
  40fd58:	ret
  40fd5c:	stp	x29, x30, [sp, #-48]!
  40fd60:	mov	x29, sp
  40fd64:	stp	x19, x20, [sp, #16]
  40fd68:	mov	x19, x0
  40fd6c:	stp	x21, x22, [sp, #32]
  40fd70:	mov	w22, w1
  40fd74:	bl	403110 <__errno_location@plt>
  40fd78:	tst	w22, #0xffffefff
  40fd7c:	mov	x21, x0
  40fd80:	b.eq	40fd94 <__fxstatat@plt+0xcbe4>  // b.none
  40fd84:	mov	w0, #0x16                  	// #22
  40fd88:	str	w0, [x21]
  40fd8c:	mov	x0, #0x0                   	// #0
  40fd90:	b	40fdb4 <__fxstatat@plt+0xcc04>
  40fd94:	ldr	x20, [x19]
  40fd98:	str	wzr, [x0]
  40fd9c:	ldr	w0, [x19, #72]
  40fda0:	tbnz	w0, #13, 40fd8c <__fxstatat@plt+0xcbdc>
  40fda4:	ldrh	w0, [x20, #108]
  40fda8:	cmp	w0, #0x9
  40fdac:	b.ne	40fdc4 <__fxstatat@plt+0xcc14>  // b.any
  40fdb0:	ldr	x0, [x20, #16]
  40fdb4:	ldp	x19, x20, [sp, #16]
  40fdb8:	ldp	x21, x22, [sp, #32]
  40fdbc:	ldp	x29, x30, [sp], #48
  40fdc0:	ret
  40fdc4:	cmp	w0, #0x1
  40fdc8:	b.ne	40fd8c <__fxstatat@plt+0xcbdc>  // b.any
  40fdcc:	ldr	x0, [x19, #8]
  40fdd0:	cbz	x0, 40fdd8 <__fxstatat@plt+0xcc28>
  40fdd4:	bl	40e518 <__fxstatat@plt+0xb368>
  40fdd8:	cmp	w22, #0x1, lsl #12
  40fddc:	b.ne	40fe24 <__fxstatat@plt+0xcc74>  // b.any
  40fde0:	ldr	w0, [x19, #72]
  40fde4:	mov	w22, #0x2                   	// #2
  40fde8:	orr	w0, w0, #0x1000
  40fdec:	str	w0, [x19, #72]
  40fdf0:	ldr	x0, [x20, #88]
  40fdf4:	cbnz	x0, 40fe10 <__fxstatat@plt+0xcc60>
  40fdf8:	ldr	x0, [x20, #48]
  40fdfc:	ldrb	w0, [x0]
  40fe00:	cmp	w0, #0x2f
  40fe04:	b.eq	40fe10 <__fxstatat@plt+0xcc60>  // b.none
  40fe08:	ldr	w0, [x19, #72]
  40fe0c:	tbz	w0, #2, 40fe2c <__fxstatat@plt+0xcc7c>
  40fe10:	mov	w1, w22
  40fe14:	mov	x0, x19
  40fe18:	bl	40ebd8 <__fxstatat@plt+0xba28>
  40fe1c:	str	x0, [x19, #8]
  40fe20:	b	40fdb4 <__fxstatat@plt+0xcc04>
  40fe24:	mov	w22, #0x1                   	// #1
  40fe28:	b	40fdf0 <__fxstatat@plt+0xcc40>
  40fe2c:	mov	x0, x19
  40fe30:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40fe34:	add	x1, x1, #0x72a
  40fe38:	bl	40e4e4 <__fxstatat@plt+0xb334>
  40fe3c:	mov	w20, w0
  40fe40:	tbz	w0, #31, 40fe4c <__fxstatat@plt+0xcc9c>
  40fe44:	str	xzr, [x19, #8]
  40fe48:	b	40fd8c <__fxstatat@plt+0xcbdc>
  40fe4c:	mov	w1, w22
  40fe50:	mov	x0, x19
  40fe54:	bl	40ebd8 <__fxstatat@plt+0xba28>
  40fe58:	str	x0, [x19, #8]
  40fe5c:	ldr	w0, [x19, #72]
  40fe60:	tbz	w0, #9, 40fe7c <__fxstatat@plt+0xcccc>
  40fe64:	mov	w1, w20
  40fe68:	mov	x0, x19
  40fe6c:	mov	w2, #0x1                   	// #1
  40fe70:	bl	40e70c <__fxstatat@plt+0xb55c>
  40fe74:	ldr	x0, [x19, #8]
  40fe78:	b	40fdb4 <__fxstatat@plt+0xcc04>
  40fe7c:	mov	w0, w20
  40fe80:	bl	402a10 <fchdir@plt>
  40fe84:	cbz	w0, 40fe9c <__fxstatat@plt+0xccec>
  40fe88:	ldr	w19, [x21]
  40fe8c:	mov	w0, w20
  40fe90:	bl	402d70 <close@plt>
  40fe94:	str	w19, [x21]
  40fe98:	b	40fd8c <__fxstatat@plt+0xcbdc>
  40fe9c:	mov	w0, w20
  40fea0:	bl	402d70 <close@plt>
  40fea4:	b	40fe74 <__fxstatat@plt+0xccc4>
  40fea8:	stp	x29, x30, [sp, #-64]!
  40feac:	mov	x29, sp
  40feb0:	stp	x19, x20, [sp, #16]
  40feb4:	stp	x21, x22, [sp, #32]
  40feb8:	mov	x21, x1
  40febc:	mov	x22, x2
  40fec0:	cbnz	x0, 40ff18 <__fxstatat@plt+0xcd68>
  40fec4:	add	x19, sp, #0x3c
  40fec8:	mov	x2, x22
  40fecc:	mov	x1, x21
  40fed0:	mov	x0, x19
  40fed4:	bl	402980 <mbrtowc@plt>
  40fed8:	cmp	x22, #0x0
  40fedc:	mov	x20, x0
  40fee0:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40fee4:	b.ls	40ff04 <__fxstatat@plt+0xcd54>  // b.plast
  40fee8:	mov	w0, #0x0                   	// #0
  40feec:	bl	410854 <__fxstatat@plt+0xd6a4>
  40fef0:	tst	w0, #0xff
  40fef4:	b.ne	40ff04 <__fxstatat@plt+0xcd54>  // b.any
  40fef8:	ldrb	w0, [x21]
  40fefc:	mov	x20, #0x1                   	// #1
  40ff00:	str	w0, [x19]
  40ff04:	mov	x0, x20
  40ff08:	ldp	x19, x20, [sp, #16]
  40ff0c:	ldp	x21, x22, [sp, #32]
  40ff10:	ldp	x29, x30, [sp], #64
  40ff14:	ret
  40ff18:	mov	x19, x0
  40ff1c:	b	40fec8 <__fxstatat@plt+0xcd18>
  40ff20:	and	w4, w1, #0xf000
  40ff24:	mov	x3, x0
  40ff28:	cmp	w4, #0x1, lsl #12
  40ff2c:	b.ne	40ff3c <__fxstatat@plt+0xcd8c>  // b.any
  40ff30:	cbnz	x2, 40ff3c <__fxstatat@plt+0xcd8c>
  40ff34:	and	w1, w1, #0xffffefff
  40ff38:	b	402b30 <mkfifo@plt>
  40ff3c:	mov	x0, x3
  40ff40:	b	411850 <__fxstatat@plt+0xe6a0>
  40ff44:	stp	x29, x30, [sp, #-48]!
  40ff48:	mov	w1, #0x0                   	// #0
  40ff4c:	mov	x29, sp
  40ff50:	stp	x19, x20, [sp, #16]
  40ff54:	mov	x20, #0x12                  	// #18
  40ff58:	movk	x20, #0x1, lsl #32
  40ff5c:	mov	x19, x0
  40ff60:	add	x2, sp, #0x28
  40ff64:	bl	402f50 <acl_get_entry@plt>
  40ff68:	cmp	w0, #0x0
  40ff6c:	b.le	40ffac <__fxstatat@plt+0xcdfc>
  40ff70:	ldr	x0, [sp, #40]
  40ff74:	add	x1, sp, #0x24
  40ff78:	bl	402c80 <acl_get_tag_type@plt>
  40ff7c:	tbnz	w0, #31, 40ffa8 <__fxstatat@plt+0xcdf8>
  40ff80:	ldr	w1, [sp, #36]
  40ff84:	cmp	w1, #0x20
  40ff88:	b.hi	40ffb8 <__fxstatat@plt+0xce08>  // b.pmore
  40ff8c:	lsr	x1, x20, x1
  40ff90:	tbz	w1, #0, 40ffb8 <__fxstatat@plt+0xce08>
  40ff94:	add	x2, sp, #0x28
  40ff98:	mov	x0, x19
  40ff9c:	mov	w1, #0x1                   	// #1
  40ffa0:	bl	402f50 <acl_get_entry@plt>
  40ffa4:	b	40ff68 <__fxstatat@plt+0xcdb8>
  40ffa8:	mov	w0, #0xffffffff            	// #-1
  40ffac:	ldp	x19, x20, [sp, #16]
  40ffb0:	ldp	x29, x30, [sp], #48
  40ffb4:	ret
  40ffb8:	mov	w0, #0x1                   	// #1
  40ffbc:	b	40ffac <__fxstatat@plt+0xcdfc>
  40ffc0:	stp	x29, x30, [sp, #-16]!
  40ffc4:	mov	x29, sp
  40ffc8:	bl	402a30 <acl_entries@plt>
  40ffcc:	cmp	w0, #0x0
  40ffd0:	cset	w0, gt
  40ffd4:	ldp	x29, x30, [sp], #16
  40ffd8:	ret
  40ffdc:	stp	x29, x30, [sp, #-32]!
  40ffe0:	mov	x29, sp
  40ffe4:	str	x19, [sp, #16]
  40ffe8:	mov	x19, x0
  40ffec:	ldr	x0, [x0, #8]
  40fff0:	cbz	x0, 40fff8 <__fxstatat@plt+0xce48>
  40fff4:	bl	4031a0 <acl_free@plt>
  40fff8:	ldr	x0, [x19, #16]
  40fffc:	cbz	x0, 41000c <__fxstatat@plt+0xce5c>
  410000:	ldr	x19, [sp, #16]
  410004:	ldp	x29, x30, [sp], #32
  410008:	b	4031a0 <acl_free@plt>
  41000c:	ldr	x19, [sp, #16]
  410010:	ldp	x29, x30, [sp], #32
  410014:	ret
  410018:	stp	x29, x30, [sp, #-48]!
  41001c:	cmn	w1, #0x1
  410020:	mov	x29, sp
  410024:	stp	xzr, xzr, [x3]
  410028:	str	w2, [x3]
  41002c:	stp	x19, x20, [sp, #16]
  410030:	mov	w20, w2
  410034:	mov	x19, x3
  410038:	stp	xzr, xzr, [x3, #16]
  41003c:	str	x21, [sp, #32]
  410040:	mov	x21, x0
  410044:	b.eq	410080 <__fxstatat@plt+0xced0>  // b.none
  410048:	mov	w0, w1
  41004c:	bl	402d50 <acl_get_fd@plt>
  410050:	str	x0, [x19, #8]
  410054:	ldr	x0, [x19, #8]
  410058:	cbnz	x0, 41008c <__fxstatat@plt+0xcedc>
  41005c:	bl	403110 <__errno_location@plt>
  410060:	ldr	w0, [x0]
  410064:	bl	411690 <__fxstatat@plt+0xe4e0>
  410068:	and	w0, w0, #0xff
  41006c:	neg	w0, w0
  410070:	ldp	x19, x20, [sp, #16]
  410074:	ldr	x21, [sp, #32]
  410078:	ldp	x29, x30, [sp], #48
  41007c:	ret
  410080:	mov	w1, #0x8000                	// #32768
  410084:	bl	402eb0 <acl_get_file@plt>
  410088:	b	410050 <__fxstatat@plt+0xcea0>
  41008c:	and	w1, w20, #0xf000
  410090:	cmp	w1, #0x4, lsl #12
  410094:	b.ne	4100b0 <__fxstatat@plt+0xcf00>  // b.any
  410098:	mov	x0, x21
  41009c:	bl	402eb0 <acl_get_file@plt>
  4100a0:	cmp	x0, #0x0
  4100a4:	str	x0, [x19, #16]
  4100a8:	csetm	w0, eq  // eq = none
  4100ac:	b	410070 <__fxstatat@plt+0xcec0>
  4100b0:	mov	w0, #0x0                   	// #0
  4100b4:	b	410070 <__fxstatat@plt+0xcec0>
  4100b8:	stp	x29, x30, [sp, #-64]!
  4100bc:	mov	x29, sp
  4100c0:	stp	x21, x22, [sp, #32]
  4100c4:	mov	x21, x1
  4100c8:	ldr	x1, [x0, #8]
  4100cc:	stp	x19, x20, [sp, #16]
  4100d0:	mov	x20, x0
  4100d4:	str	x23, [sp, #48]
  4100d8:	cbz	x1, 410128 <__fxstatat@plt+0xcf78>
  4100dc:	mov	w0, w2
  4100e0:	mov	w22, w3
  4100e4:	mov	x23, x4
  4100e8:	cmn	w2, #0x1
  4100ec:	b.eq	410144 <__fxstatat@plt+0xcf94>  // b.none
  4100f0:	bl	4029e0 <acl_set_fd@plt>
  4100f4:	mov	w19, w0
  4100f8:	cbz	w0, 410158 <__fxstatat@plt+0xcfa8>
  4100fc:	bl	403110 <__errno_location@plt>
  410100:	ldr	w0, [x0]
  410104:	bl	411690 <__fxstatat@plt+0xe4e0>
  410108:	tst	w0, #0xff
  41010c:	b.ne	41012c <__fxstatat@plt+0xcf7c>  // b.any
  410110:	mov	w0, #0x1                   	// #1
  410114:	strb	w0, [x20, #24]
  410118:	cbnz	w22, 410128 <__fxstatat@plt+0xcf78>
  41011c:	ldr	x0, [x20, #8]
  410120:	bl	40ff44 <__fxstatat@plt+0xcd94>
  410124:	cbnz	w0, 41012c <__fxstatat@plt+0xcf7c>
  410128:	mov	w19, #0x0                   	// #0
  41012c:	mov	w0, w19
  410130:	ldp	x19, x20, [sp, #16]
  410134:	ldp	x21, x22, [sp, #32]
  410138:	ldr	x23, [sp, #48]
  41013c:	ldp	x29, x30, [sp], #64
  410140:	ret
  410144:	mov	x2, x1
  410148:	mov	x0, x21
  41014c:	mov	w1, #0x8000                	// #32768
  410150:	bl	402d20 <acl_set_file@plt>
  410154:	b	4100f4 <__fxstatat@plt+0xcf44>
  410158:	ldr	w19, [x20]
  41015c:	mov	w0, #0x1                   	// #1
  410160:	strb	w0, [x23]
  410164:	and	w19, w19, #0xf000
  410168:	cmp	w19, #0x4, lsl #12
  41016c:	b.ne	410128 <__fxstatat@plt+0xcf78>  // b.any
  410170:	cbnz	w22, 4101a4 <__fxstatat@plt+0xcff4>
  410174:	ldr	x0, [x20, #16]
  410178:	cbz	x0, 4101a4 <__fxstatat@plt+0xcff4>
  41017c:	bl	40ffc0 <__fxstatat@plt+0xce10>
  410180:	cbz	w0, 4101a4 <__fxstatat@plt+0xcff4>
  410184:	mov	w1, w19
  410188:	mov	x0, x21
  41018c:	ldr	x2, [x20, #16]
  410190:	ldp	x19, x20, [sp, #16]
  410194:	ldp	x21, x22, [sp, #32]
  410198:	ldr	x23, [sp, #48]
  41019c:	ldp	x29, x30, [sp], #64
  4101a0:	b	402d20 <acl_set_file@plt>
  4101a4:	mov	x0, x21
  4101a8:	ldp	x19, x20, [sp, #16]
  4101ac:	ldp	x21, x22, [sp, #32]
  4101b0:	ldr	x23, [sp, #48]
  4101b4:	ldp	x29, x30, [sp], #64
  4101b8:	b	402b80 <acl_delete_def_file@plt>
  4101bc:	mov	w3, w1
  4101c0:	mov	w1, w2
  4101c4:	cmn	w3, #0x1
  4101c8:	b.eq	4101d4 <__fxstatat@plt+0xd024>  // b.none
  4101cc:	mov	w0, w3
  4101d0:	b	402cd0 <fchmod@plt>
  4101d4:	b	402bf0 <chmod@plt>
  4101d8:	stp	x29, x30, [sp, #-80]!
  4101dc:	mov	x29, sp
  4101e0:	stp	x19, x20, [sp, #16]
  4101e4:	mov	x19, x0
  4101e8:	mov	x20, x1
  4101ec:	stp	x21, x22, [sp, #32]
  4101f0:	mov	w21, w2
  4101f4:	ldr	w2, [x0]
  4101f8:	stp	x23, x24, [sp, #48]
  4101fc:	ands	w23, w2, #0xe00
  410200:	strb	wzr, [sp, #79]
  410204:	b.ne	4102b8 <__fxstatat@plt+0xd108>  // b.any
  410208:	ldrb	w0, [x19, #24]
  41020c:	cbnz	w0, 4102e0 <__fxstatat@plt+0xd130>
  410210:	add	x4, sp, #0x4f
  410214:	mov	w2, w21
  410218:	mov	x1, x20
  41021c:	mov	x0, x19
  410220:	mov	w3, #0x0                   	// #0
  410224:	bl	4100b8 <__fxstatat@plt+0xcf08>
  410228:	ldrb	w24, [sp, #79]
  41022c:	cbnz	w24, 4102cc <__fxstatat@plt+0xd11c>
  410230:	cbz	w0, 4102e8 <__fxstatat@plt+0xd138>
  410234:	bl	403110 <__errno_location@plt>
  410238:	ldr	w22, [x0]
  41023c:	ldrb	w0, [x19, #24]
  410240:	cbnz	w0, 4102f0 <__fxstatat@plt+0xd140>
  410244:	ldr	x0, [x19, #8]
  410248:	cbz	x0, 410250 <__fxstatat@plt+0xd0a0>
  41024c:	bl	4031a0 <acl_free@plt>
  410250:	ldr	w0, [x19]
  410254:	bl	402d40 <acl_from_mode@plt>
  410258:	str	x0, [x19, #8]
  41025c:	cbz	x0, 4102f8 <__fxstatat@plt+0xd148>
  410260:	add	x4, sp, #0x4f
  410264:	mov	w2, w21
  410268:	mov	x1, x20
  41026c:	mov	x0, x19
  410270:	mov	w3, #0x1                   	// #1
  410274:	bl	4100b8 <__fxstatat@plt+0xcf08>
  410278:	ldrb	w1, [sp, #79]
  41027c:	cbnz	w1, 410318 <__fxstatat@plt+0xd168>
  410280:	cbnz	w22, 410300 <__fxstatat@plt+0xd150>
  410284:	cbnz	w23, 4102cc <__fxstatat@plt+0xd11c>
  410288:	mov	w22, #0x0                   	// #0
  41028c:	cbz	w0, 410298 <__fxstatat@plt+0xd0e8>
  410290:	bl	403110 <__errno_location@plt>
  410294:	ldr	w22, [x0]
  410298:	ldr	w2, [x19]
  41029c:	mov	w1, w21
  4102a0:	mov	x0, x20
  4102a4:	bl	4101bc <__fxstatat@plt+0xd00c>
  4102a8:	cbz	w22, 4102cc <__fxstatat@plt+0xd11c>
  4102ac:	bl	403110 <__errno_location@plt>
  4102b0:	str	w22, [x0]
  4102b4:	b	4102c8 <__fxstatat@plt+0xd118>
  4102b8:	mov	w1, w21
  4102bc:	mov	x0, x20
  4102c0:	bl	4101bc <__fxstatat@plt+0xd00c>
  4102c4:	cbz	w0, 410208 <__fxstatat@plt+0xd058>
  4102c8:	mov	w0, #0xffffffff            	// #-1
  4102cc:	ldp	x19, x20, [sp, #16]
  4102d0:	ldp	x21, x22, [sp, #32]
  4102d4:	ldp	x23, x24, [sp, #48]
  4102d8:	ldp	x29, x30, [sp], #80
  4102dc:	ret
  4102e0:	mov	w0, #0x0                   	// #0
  4102e4:	b	410228 <__fxstatat@plt+0xd078>
  4102e8:	mov	w22, #0x0                   	// #0
  4102ec:	b	41023c <__fxstatat@plt+0xd08c>
  4102f0:	mov	w0, #0x0                   	// #0
  4102f4:	b	410278 <__fxstatat@plt+0xd0c8>
  4102f8:	mov	w0, #0xffffffff            	// #-1
  4102fc:	b	410278 <__fxstatat@plt+0xd0c8>
  410300:	mov	w24, #0x1                   	// #1
  410304:	bl	403110 <__errno_location@plt>
  410308:	str	w22, [x0]
  41030c:	cbz	w24, 4102c8 <__fxstatat@plt+0xd118>
  410310:	cbnz	w23, 4102c8 <__fxstatat@plt+0xd118>
  410314:	b	410290 <__fxstatat@plt+0xd0e0>
  410318:	cbnz	w22, 410304 <__fxstatat@plt+0xd154>
  41031c:	b	4102cc <__fxstatat@plt+0xd11c>
  410320:	mov	w0, #0x1                   	// #1
  410324:	b	403a7c <__fxstatat@plt+0x8cc>
  410328:	stp	x29, x30, [sp, #-112]!
  41032c:	mov	x29, sp
  410330:	stp	x21, x22, [sp, #32]
  410334:	mov	x21, x2
  410338:	mov	x22, x3
  41033c:	stp	x19, x20, [sp, #16]
  410340:	mov	x19, #0xffffffffffffffff    	// #-1
  410344:	mov	x20, #0x0                   	// #0
  410348:	stp	x23, x24, [sp, #48]
  41034c:	mov	w23, #0x0                   	// #0
  410350:	stp	x25, x26, [sp, #64]
  410354:	mov	x25, x1
  410358:	mov	x26, x21
  41035c:	stp	x27, x28, [sp, #80]
  410360:	mov	x27, x0
  410364:	bl	4029c0 <strlen@plt>
  410368:	mov	x24, x0
  41036c:	mov	w28, #0x1                   	// #1
  410370:	ldr	x3, [x25, x20, lsl #3]
  410374:	cbnz	x3, 410388 <__fxstatat@plt+0xd1d8>
  410378:	cmp	w23, #0x0
  41037c:	mov	x0, #0xfffffffffffffffe    	// #-2
  410380:	csel	x19, x19, x0, eq  // eq = none
  410384:	b	4103b8 <__fxstatat@plt+0xd208>
  410388:	mov	x2, x24
  41038c:	mov	x1, x27
  410390:	mov	x0, x3
  410394:	str	x3, [sp, #104]
  410398:	bl	402c40 <strncmp@plt>
  41039c:	cbnz	w0, 4103e4 <__fxstatat@plt+0xd234>
  4103a0:	ldr	x3, [sp, #104]
  4103a4:	mov	x0, x3
  4103a8:	bl	4029c0 <strlen@plt>
  4103ac:	cmp	x0, x24
  4103b0:	b.ne	4103d8 <__fxstatat@plt+0xd228>  // b.any
  4103b4:	mov	x19, x20
  4103b8:	mov	x0, x19
  4103bc:	ldp	x19, x20, [sp, #16]
  4103c0:	ldp	x21, x22, [sp, #32]
  4103c4:	ldp	x23, x24, [sp, #48]
  4103c8:	ldp	x25, x26, [sp, #64]
  4103cc:	ldp	x27, x28, [sp, #80]
  4103d0:	ldp	x29, x30, [sp], #112
  4103d4:	ret
  4103d8:	cmn	x19, #0x1
  4103dc:	b.ne	4103f0 <__fxstatat@plt+0xd240>  // b.any
  4103e0:	mov	x19, x20
  4103e4:	add	x20, x20, #0x1
  4103e8:	add	x26, x26, x22
  4103ec:	b	410370 <__fxstatat@plt+0xd1c0>
  4103f0:	cbz	x21, 410410 <__fxstatat@plt+0xd260>
  4103f4:	madd	x0, x19, x22, x21
  4103f8:	mov	x2, x22
  4103fc:	mov	x1, x26
  410400:	bl	402e20 <memcmp@plt>
  410404:	cmp	w0, #0x0
  410408:	csel	w23, w23, w28, eq  // eq = none
  41040c:	b	4103e4 <__fxstatat@plt+0xd234>
  410410:	mov	w23, #0x1                   	// #1
  410414:	b	4103e4 <__fxstatat@plt+0xd234>
  410418:	stp	x29, x30, [sp, #-48]!
  41041c:	cmn	x2, #0x1
  410420:	mov	w2, #0x5                   	// #5
  410424:	mov	x29, sp
  410428:	stp	x19, x20, [sp, #16]
  41042c:	mov	x20, x1
  410430:	str	x21, [sp, #32]
  410434:	mov	x21, x0
  410438:	b.ne	410494 <__fxstatat@plt+0xd2e4>  // b.any
  41043c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410440:	add	x1, x1, #0xb3e
  410444:	mov	x0, #0x0                   	// #0
  410448:	bl	403060 <dcgettext@plt>
  41044c:	mov	x2, x20
  410450:	mov	x19, x0
  410454:	mov	w1, #0x8                   	// #8
  410458:	mov	w0, #0x0                   	// #0
  41045c:	bl	40bf70 <__fxstatat@plt+0x8dc0>
  410460:	mov	x20, x0
  410464:	mov	x1, x21
  410468:	mov	w0, #0x1                   	// #1
  41046c:	bl	40c1d0 <__fxstatat@plt+0x9020>
  410470:	mov	x4, x0
  410474:	mov	x3, x20
  410478:	mov	x2, x19
  41047c:	ldp	x19, x20, [sp, #16]
  410480:	mov	w1, #0x0                   	// #0
  410484:	ldr	x21, [sp, #32]
  410488:	mov	w0, #0x0                   	// #0
  41048c:	ldp	x29, x30, [sp], #48
  410490:	b	402a00 <error@plt>
  410494:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410498:	add	x1, x1, #0xb59
  41049c:	b	410444 <__fxstatat@plt+0xd294>
  4104a0:	stp	x29, x30, [sp, #-112]!
  4104a4:	mov	x29, sp
  4104a8:	stp	x19, x20, [sp, #16]
  4104ac:	adrp	x20, 428000 <__fxstatat@plt+0x24e50>
  4104b0:	mov	x19, x1
  4104b4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4104b8:	add	x1, x1, #0xb76
  4104bc:	stp	x21, x22, [sp, #32]
  4104c0:	mov	x22, x2
  4104c4:	mov	w2, #0x5                   	// #5
  4104c8:	stp	x23, x24, [sp, #48]
  4104cc:	mov	x21, #0x0                   	// #0
  4104d0:	stp	x25, x26, [sp, #64]
  4104d4:	adrp	x26, 413000 <__fxstatat@plt+0xfe50>
  4104d8:	mov	x25, #0x0                   	// #0
  4104dc:	stp	x27, x28, [sp, #80]
  4104e0:	add	x26, x26, #0xb8b
  4104e4:	adrp	x27, 412000 <__fxstatat@plt+0xee50>
  4104e8:	str	x0, [sp, #104]
  4104ec:	mov	x0, #0x0                   	// #0
  4104f0:	bl	403060 <dcgettext@plt>
  4104f4:	add	x27, x27, #0xe21
  4104f8:	ldr	x1, [x20, #1208]
  4104fc:	bl	403070 <fputs_unlocked@plt>
  410500:	ldr	x0, [sp, #104]
  410504:	ldr	x23, [x20, #1208]
  410508:	ldr	x24, [x0, x21, lsl #3]
  41050c:	cbnz	x24, 410534 <__fxstatat@plt+0xd384>
  410510:	mov	x1, x23
  410514:	mov	w0, #0xa                   	// #10
  410518:	ldp	x19, x20, [sp, #16]
  41051c:	ldp	x21, x22, [sp, #32]
  410520:	ldp	x23, x24, [sp, #48]
  410524:	ldp	x25, x26, [sp, #64]
  410528:	ldp	x27, x28, [sp, #80]
  41052c:	ldp	x29, x30, [sp], #112
  410530:	b	402b70 <putc_unlocked@plt>
  410534:	mov	x28, x19
  410538:	cbz	x21, 410550 <__fxstatat@plt+0xd3a0>
  41053c:	mov	x2, x22
  410540:	mov	x1, x19
  410544:	mov	x0, x25
  410548:	bl	402e20 <memcmp@plt>
  41054c:	cbz	w0, 41057c <__fxstatat@plt+0xd3cc>
  410550:	mov	x0, x24
  410554:	bl	40c1d8 <__fxstatat@plt+0x9028>
  410558:	mov	x2, x26
  41055c:	mov	x3, x0
  410560:	mov	w1, #0x1                   	// #1
  410564:	mov	x0, x23
  410568:	bl	402e50 <__fprintf_chk@plt>
  41056c:	add	x21, x21, #0x1
  410570:	add	x19, x19, x22
  410574:	mov	x25, x28
  410578:	b	410500 <__fxstatat@plt+0xd350>
  41057c:	mov	x0, x24
  410580:	bl	40c1d8 <__fxstatat@plt+0x9028>
  410584:	mov	x2, x27
  410588:	mov	x3, x0
  41058c:	mov	w1, #0x1                   	// #1
  410590:	mov	x0, x23
  410594:	mov	x28, x25
  410598:	bl	402e50 <__fprintf_chk@plt>
  41059c:	b	41056c <__fxstatat@plt+0xd3bc>
  4105a0:	stp	x29, x30, [sp, #-64]!
  4105a4:	mov	x29, sp
  4105a8:	stp	x19, x20, [sp, #16]
  4105ac:	mov	x19, x2
  4105b0:	mov	x20, x3
  4105b4:	stp	x21, x22, [sp, #32]
  4105b8:	mov	x22, x1
  4105bc:	mov	x21, x4
  4105c0:	mov	x3, x4
  4105c4:	mov	x2, x20
  4105c8:	mov	x1, x19
  4105cc:	stp	x23, x24, [sp, #48]
  4105d0:	mov	x24, x0
  4105d4:	mov	x23, x5
  4105d8:	mov	x0, x22
  4105dc:	bl	410328 <__fxstatat@plt+0xd178>
  4105e0:	tbz	x0, #63, 41060c <__fxstatat@plt+0xd45c>
  4105e4:	mov	x2, x0
  4105e8:	mov	x1, x22
  4105ec:	mov	x0, x24
  4105f0:	bl	410418 <__fxstatat@plt+0xd268>
  4105f4:	mov	x0, x19
  4105f8:	mov	x2, x21
  4105fc:	mov	x1, x20
  410600:	bl	4104a0 <__fxstatat@plt+0xd2f0>
  410604:	blr	x23
  410608:	mov	x0, #0xffffffffffffffff    	// #-1
  41060c:	ldp	x19, x20, [sp, #16]
  410610:	ldp	x21, x22, [sp, #32]
  410614:	ldp	x23, x24, [sp, #48]
  410618:	ldp	x29, x30, [sp], #64
  41061c:	ret
  410620:	stp	x29, x30, [sp, #-64]!
  410624:	mov	x29, sp
  410628:	stp	x19, x20, [sp, #16]
  41062c:	mov	x19, x1
  410630:	mov	x20, x2
  410634:	stp	x21, x22, [sp, #32]
  410638:	mov	x22, x0
  41063c:	mov	x21, x3
  410640:	str	x23, [sp, #48]
  410644:	ldr	x23, [x19]
  410648:	cbz	x23, 410668 <__fxstatat@plt+0xd4b8>
  41064c:	mov	x1, x20
  410650:	mov	x2, x21
  410654:	mov	x0, x22
  410658:	add	x19, x19, #0x8
  41065c:	add	x20, x20, x21
  410660:	bl	402e20 <memcmp@plt>
  410664:	cbnz	w0, 410644 <__fxstatat@plt+0xd494>
  410668:	mov	x0, x23
  41066c:	ldp	x19, x20, [sp, #16]
  410670:	ldp	x21, x22, [sp, #32]
  410674:	ldr	x23, [sp, #48]
  410678:	ldp	x29, x30, [sp], #64
  41067c:	ret
  410680:	stp	x29, x30, [sp, #-48]!
  410684:	mov	x29, sp
  410688:	stp	x19, x20, [sp, #16]
  41068c:	mov	x19, x0
  410690:	str	x21, [sp, #32]
  410694:	bl	402b40 <__fpending@plt>
  410698:	mov	x20, x0
  41069c:	mov	x0, x19
  4106a0:	bl	402a80 <ferror_unlocked@plt>
  4106a4:	mov	w21, w0
  4106a8:	mov	x0, x19
  4106ac:	bl	4113f0 <__fxstatat@plt+0xe240>
  4106b0:	cbnz	w21, 4106dc <__fxstatat@plt+0xd52c>
  4106b4:	cbz	w0, 4106cc <__fxstatat@plt+0xd51c>
  4106b8:	cbnz	x20, 4106e8 <__fxstatat@plt+0xd538>
  4106bc:	bl	403110 <__errno_location@plt>
  4106c0:	ldr	w0, [x0]
  4106c4:	cmp	w0, #0x9
  4106c8:	csetm	w0, ne  // ne = any
  4106cc:	ldp	x19, x20, [sp, #16]
  4106d0:	ldr	x21, [sp, #32]
  4106d4:	ldp	x29, x30, [sp], #48
  4106d8:	ret
  4106dc:	cbnz	w0, 4106e8 <__fxstatat@plt+0xd538>
  4106e0:	bl	403110 <__errno_location@plt>
  4106e4:	str	wzr, [x0]
  4106e8:	mov	w0, #0xffffffff            	// #-1
  4106ec:	b	4106cc <__fxstatat@plt+0xd51c>
  4106f0:	mov	w1, #0xf616                	// #62998
  4106f4:	str	xzr, [x0, #16]
  4106f8:	movk	w1, #0x95, lsl #16
  4106fc:	str	w1, [x0, #24]
  410700:	ret
  410704:	ldr	w3, [x0, #24]
  410708:	mov	w2, #0xf616                	// #62998
  41070c:	movk	w2, #0x95, lsl #16
  410710:	cmp	w3, w2
  410714:	b.eq	410740 <__fxstatat@plt+0xd590>  // b.none
  410718:	stp	x29, x30, [sp, #-16]!
  41071c:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  410720:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410724:	mov	x29, sp
  410728:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  41072c:	add	x3, x3, #0xbbd
  410730:	add	x1, x1, #0xb93
  410734:	add	x0, x0, #0xba5
  410738:	mov	w2, #0x3c                  	// #60
  41073c:	bl	403100 <__assert_fail@plt>
  410740:	ldr	x3, [x0, #16]
  410744:	cbz	x3, 410770 <__fxstatat@plt+0xd5c0>
  410748:	ldr	x2, [x0]
  41074c:	ldr	x4, [x1, #8]
  410750:	cmp	x4, x2
  410754:	b.ne	410770 <__fxstatat@plt+0xd5c0>  // b.any
  410758:	ldr	x4, [x1]
  41075c:	ldr	x2, [x0, #8]
  410760:	cmp	x4, x2
  410764:	b.ne	410770 <__fxstatat@plt+0xd5c0>  // b.any
  410768:	mov	w0, #0x1                   	// #1
  41076c:	ret
  410770:	add	x2, x3, #0x1
  410774:	str	x2, [x0, #16]
  410778:	tst	x3, x2
  41077c:	b.ne	41078c <__fxstatat@plt+0xd5dc>  // b.any
  410780:	cbz	x2, 410768 <__fxstatat@plt+0xd5b8>
  410784:	ldp	x2, x1, [x1]
  410788:	stp	x1, x2, [x0]
  41078c:	mov	w0, #0x0                   	// #0
  410790:	ret
  410794:	stp	x29, x30, [sp, #-64]!
  410798:	mov	x29, sp
  41079c:	stp	x19, x20, [sp, #16]
  4107a0:	stp	x21, x22, [sp, #32]
  4107a4:	str	x23, [sp, #48]
  4107a8:	bl	402aa0 <opendir@plt>
  4107ac:	mov	x19, x0
  4107b0:	cbz	x0, 4107f4 <__fxstatat@plt+0xd644>
  4107b4:	bl	402ff0 <dirfd@plt>
  4107b8:	cmp	w0, #0x2
  4107bc:	b.hi	4107f4 <__fxstatat@plt+0xd644>  // b.pmore
  4107c0:	mov	w2, #0x3                   	// #3
  4107c4:	mov	w1, #0x406                 	// #1030
  4107c8:	bl	411484 <__fxstatat@plt+0xe2d4>
  4107cc:	mov	w22, w0
  4107d0:	bl	403110 <__errno_location@plt>
  4107d4:	mov	x21, x0
  4107d8:	tbz	w22, #31, 41080c <__fxstatat@plt+0xd65c>
  4107dc:	ldr	w23, [x0]
  4107e0:	mov	x20, #0x0                   	// #0
  4107e4:	mov	x0, x19
  4107e8:	mov	x19, x20
  4107ec:	bl	402d60 <closedir@plt>
  4107f0:	str	w23, [x21]
  4107f4:	mov	x0, x19
  4107f8:	ldp	x19, x20, [sp, #16]
  4107fc:	ldp	x21, x22, [sp, #32]
  410800:	ldr	x23, [sp, #48]
  410804:	ldp	x29, x30, [sp], #64
  410808:	ret
  41080c:	mov	w0, w22
  410810:	bl	402da0 <fdopendir@plt>
  410814:	ldr	w23, [x21]
  410818:	mov	x20, x0
  41081c:	cbnz	x0, 4107e4 <__fxstatat@plt+0xd634>
  410820:	mov	w0, w22
  410824:	bl	402d70 <close@plt>
  410828:	b	4107e4 <__fxstatat@plt+0xd634>
  41082c:	mov	x1, x0
  410830:	mov	w0, #0x0                   	// #0
  410834:	b	402ad0 <clock_gettime@plt>
  410838:	stp	x29, x30, [sp, #-32]!
  41083c:	mov	x29, sp
  410840:	add	x0, sp, #0x10
  410844:	bl	41082c <__fxstatat@plt+0xd67c>
  410848:	ldp	x0, x1, [sp, #16]
  41084c:	ldp	x29, x30, [sp], #32
  410850:	ret
  410854:	stp	x29, x30, [sp, #-32]!
  410858:	mov	x1, #0x0                   	// #0
  41085c:	mov	x29, sp
  410860:	str	x19, [sp, #16]
  410864:	bl	403190 <setlocale@plt>
  410868:	cbz	x0, 4108a4 <__fxstatat@plt+0xd6f4>
  41086c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410870:	mov	x19, x0
  410874:	add	x1, x1, #0xbc9
  410878:	bl	402e60 <strcmp@plt>
  41087c:	cbz	w0, 4108ac <__fxstatat@plt+0xd6fc>
  410880:	mov	x0, x19
  410884:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410888:	add	x1, x1, #0xbcb
  41088c:	bl	402e60 <strcmp@plt>
  410890:	cmp	w0, #0x0
  410894:	cset	w0, ne  // ne = any
  410898:	ldr	x19, [sp, #16]
  41089c:	ldp	x29, x30, [sp], #32
  4108a0:	ret
  4108a4:	mov	w0, #0x1                   	// #1
  4108a8:	b	410898 <__fxstatat@plt+0xd6e8>
  4108ac:	mov	w0, #0x0                   	// #0
  4108b0:	b	410898 <__fxstatat@plt+0xd6e8>
  4108b4:	mov	x2, #0x0                   	// #0
  4108b8:	ldrb	w3, [x0]
  4108bc:	cbnz	w3, 4108cc <__fxstatat@plt+0xd71c>
  4108c0:	udiv	x0, x2, x1
  4108c4:	msub	x0, x0, x1, x2
  4108c8:	ret
  4108cc:	add	x0, x0, #0x1
  4108d0:	ror	x2, x2, #55
  4108d4:	add	x2, x2, w3, uxtb
  4108d8:	b	4108b8 <__fxstatat@plt+0xd708>
  4108dc:	mov	w2, #0x1                   	// #1
  4108e0:	stp	w1, w1, [x0]
  4108e4:	stp	w1, w1, [x0, #8]
  4108e8:	str	w1, [x0, #16]
  4108ec:	stur	xzr, [x0, #20]
  4108f0:	strb	w2, [x0, #28]
  4108f4:	ret
  4108f8:	ldrb	w0, [x0, #28]
  4108fc:	ret
  410900:	ldrb	w3, [x0, #28]
  410904:	mov	x2, x0
  410908:	ldr	w4, [x0, #20]
  41090c:	eor	w3, w3, #0x1
  410910:	add	w4, w3, w4
  410914:	and	w5, w4, #0x3
  410918:	ubfiz	x4, x4, #2, #2
  41091c:	ldr	w0, [x0, x4]
  410920:	str	w1, [x2, x4]
  410924:	str	w5, [x2, #20]
  410928:	ldr	w1, [x2, #24]
  41092c:	cmp	w1, w5
  410930:	b.ne	410940 <__fxstatat@plt+0xd790>  // b.any
  410934:	add	w3, w3, w1
  410938:	and	w3, w3, #0x3
  41093c:	str	w3, [x2, #24]
  410940:	strb	wzr, [x2, #28]
  410944:	ret
  410948:	mov	x1, x0
  41094c:	ldrb	w0, [x0, #28]
  410950:	cbz	w0, 410960 <__fxstatat@plt+0xd7b0>
  410954:	stp	x29, x30, [sp, #-16]!
  410958:	mov	x29, sp
  41095c:	bl	402dc0 <abort@plt>
  410960:	ldp	w4, w2, [x1, #16]
  410964:	ubfiz	x3, x2, #2, #32
  410968:	ldr	w0, [x1, x3]
  41096c:	str	w4, [x1, x3]
  410970:	ldr	w3, [x1, #24]
  410974:	cmp	w2, w3
  410978:	b.ne	410988 <__fxstatat@plt+0xd7d8>  // b.any
  41097c:	mov	w2, #0x1                   	// #1
  410980:	strb	w2, [x1, #28]
  410984:	ret
  410988:	add	w2, w2, #0x3
  41098c:	and	w2, w2, #0x3
  410990:	str	w2, [x1, #20]
  410994:	ret
  410998:	stp	x29, x30, [sp, #-16]!
  41099c:	mov	w0, #0xe                   	// #14
  4109a0:	mov	x29, sp
  4109a4:	bl	402bb0 <nl_langinfo@plt>
  4109a8:	cbz	x0, 4109b4 <__fxstatat@plt+0xd804>
  4109ac:	ldrb	w1, [x0]
  4109b0:	cbnz	w1, 4109bc <__fxstatat@plt+0xd80c>
  4109b4:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4109b8:	add	x0, x0, #0xbd1
  4109bc:	ldp	x29, x30, [sp], #16
  4109c0:	ret
  4109c4:	stp	x29, x30, [sp, #-64]!
  4109c8:	mov	x29, sp
  4109cc:	str	x3, [sp, #56]
  4109d0:	tbz	w2, #6, 410a04 <__fxstatat@plt+0xd854>
  4109d4:	add	x3, sp, #0x40
  4109d8:	stp	x3, x3, [sp, #16]
  4109dc:	add	x3, sp, #0x30
  4109e0:	str	x3, [sp, #32]
  4109e4:	mov	w3, #0xfffffff8            	// #-8
  4109e8:	str	w3, [sp, #40]
  4109ec:	ldr	w3, [sp, #56]
  4109f0:	str	wzr, [sp, #44]
  4109f4:	bl	4030f0 <openat@plt>
  4109f8:	bl	40cab8 <__fxstatat@plt+0x9908>
  4109fc:	ldp	x29, x30, [sp], #64
  410a00:	ret
  410a04:	mov	w3, #0x0                   	// #0
  410a08:	b	4109f4 <__fxstatat@plt+0xd844>
  410a0c:	stp	x29, x30, [sp, #-32]!
  410a10:	mov	x29, sp
  410a14:	str	x19, [sp, #16]
  410a18:	mov	x19, x0
  410a1c:	mov	x0, #0x18                  	// #24
  410a20:	bl	40db48 <__fxstatat@plt+0xa998>
  410a24:	stp	x19, xzr, [x0]
  410a28:	str	xzr, [x0, #16]
  410a2c:	ldr	x19, [sp, #16]
  410a30:	ldp	x29, x30, [sp], #32
  410a34:	ret
  410a38:	stp	x29, x30, [sp, #-16]!
  410a3c:	mov	x29, sp
  410a40:	bl	410c18 <__fxstatat@plt+0xda68>
  410a44:	cbz	x0, 410a50 <__fxstatat@plt+0xd8a0>
  410a48:	ldp	x29, x30, [sp], #16
  410a4c:	b	410a0c <__fxstatat@plt+0xd85c>
  410a50:	ldp	x29, x30, [sp], #16
  410a54:	ret
  410a58:	ldr	x0, [x0]
  410a5c:	ret
  410a60:	stp	x29, x30, [sp, #-80]!
  410a64:	mov	x29, sp
  410a68:	stp	x21, x22, [sp, #32]
  410a6c:	mov	x22, x1
  410a70:	stp	x23, x24, [sp, #48]
  410a74:	add	x23, x1, #0x1
  410a78:	ldp	x24, x21, [x0]
  410a7c:	stp	x19, x20, [sp, #16]
  410a80:	mov	x20, x0
  410a84:	ldr	x19, [x0, #16]
  410a88:	cmp	x19, x22
  410a8c:	b.cs	410ad4 <__fxstatat@plt+0xd924>  // b.hs, b.nlast
  410a90:	mov	x1, x19
  410a94:	mov	x2, #0x0                   	// #0
  410a98:	lsl	x1, x1, #8
  410a9c:	add	x2, x2, #0x1
  410aa0:	add	x1, x1, #0xff
  410aa4:	cmp	x22, x1
  410aa8:	b.hi	410a98 <__fxstatat@plt+0xd8e8>  // b.pmore
  410aac:	add	x1, sp, #0x48
  410ab0:	mov	x0, x24
  410ab4:	bl	410e3c <__fxstatat@plt+0xdc8c>
  410ab8:	add	x1, sp, #0x48
  410abc:	ldrb	w0, [x1], #1
  410ac0:	lsl	x19, x19, #8
  410ac4:	add	x19, x19, #0xff
  410ac8:	cmp	x22, x19
  410acc:	add	x21, x0, x21, lsl #8
  410ad0:	b.hi	410abc <__fxstatat@plt+0xd90c>  // b.pmore
  410ad4:	cmp	x19, x22
  410ad8:	b.ne	410af8 <__fxstatat@plt+0xd948>  // b.any
  410adc:	stp	xzr, xzr, [x20, #8]
  410ae0:	mov	x0, x21
  410ae4:	ldp	x19, x20, [sp, #16]
  410ae8:	ldp	x21, x22, [sp, #32]
  410aec:	ldp	x23, x24, [sp, #48]
  410af0:	ldp	x29, x30, [sp], #80
  410af4:	ret
  410af8:	udiv	x4, x21, x23
  410afc:	sub	x1, x19, x22
  410b00:	udiv	x3, x1, x23
  410b04:	msub	x2, x4, x23, x21
  410b08:	msub	x1, x3, x23, x1
  410b0c:	sub	x19, x19, x1
  410b10:	cmp	x21, x19
  410b14:	b.hi	410b24 <__fxstatat@plt+0xd974>  // b.pmore
  410b18:	mov	x21, x2
  410b1c:	stp	x4, x3, [x20, #8]
  410b20:	b	410ae0 <__fxstatat@plt+0xd930>
  410b24:	sub	x19, x1, #0x1
  410b28:	mov	x21, x2
  410b2c:	b	410a88 <__fxstatat@plt+0xd8d8>
  410b30:	stp	x29, x30, [sp, #-32]!
  410b34:	mov	x2, #0xffffffffffffffff    	// #-1
  410b38:	mov	x1, #0x18                  	// #24
  410b3c:	mov	x29, sp
  410b40:	str	x19, [sp, #16]
  410b44:	mov	x19, x0
  410b48:	bl	403000 <__explicit_bzero_chk@plt>
  410b4c:	mov	x0, x19
  410b50:	ldr	x19, [sp, #16]
  410b54:	ldp	x29, x30, [sp], #32
  410b58:	b	402ee0 <free@plt>
  410b5c:	stp	x29, x30, [sp, #-48]!
  410b60:	mov	x29, sp
  410b64:	stp	x19, x20, [sp, #16]
  410b68:	mov	x20, x0
  410b6c:	ldr	x0, [x0]
  410b70:	stp	x21, x22, [sp, #32]
  410b74:	bl	410f64 <__fxstatat@plt+0xddb4>
  410b78:	mov	w21, w0
  410b7c:	bl	403110 <__errno_location@plt>
  410b80:	mov	x19, x0
  410b84:	mov	x0, x20
  410b88:	ldr	w22, [x19]
  410b8c:	bl	410b30 <__fxstatat@plt+0xd980>
  410b90:	str	w22, [x19]
  410b94:	mov	w0, w21
  410b98:	ldp	x19, x20, [sp, #16]
  410b9c:	ldp	x21, x22, [sp, #32]
  410ba0:	ldp	x29, x30, [sp], #48
  410ba4:	ret
  410ba8:	stp	x29, x30, [sp, #-48]!
  410bac:	mov	x29, sp
  410bb0:	stp	x19, x20, [sp, #16]
  410bb4:	stp	x21, x22, [sp, #32]
  410bb8:	cbz	x0, 410c08 <__fxstatat@plt+0xda58>
  410bbc:	mov	x20, x0
  410bc0:	adrp	x0, 428000 <__fxstatat@plt+0x24e50>
  410bc4:	ldr	w22, [x0, #1096]
  410bc8:	bl	403110 <__errno_location@plt>
  410bcc:	ldr	w21, [x0]
  410bd0:	mov	w2, #0x5                   	// #5
  410bd4:	cbnz	w21, 410c0c <__fxstatat@plt+0xda5c>
  410bd8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410bdc:	add	x1, x1, #0xbd7
  410be0:	mov	x0, #0x0                   	// #0
  410be4:	bl	403060 <dcgettext@plt>
  410be8:	mov	x19, x0
  410bec:	mov	x0, x20
  410bf0:	bl	40c1d8 <__fxstatat@plt+0x9028>
  410bf4:	mov	x3, x0
  410bf8:	mov	x2, x19
  410bfc:	mov	w1, w21
  410c00:	mov	w0, w22
  410c04:	bl	402a00 <error@plt>
  410c08:	bl	402dc0 <abort@plt>
  410c0c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410c10:	add	x1, x1, #0xbe7
  410c14:	b	410be0 <__fxstatat@plt+0xda30>
  410c18:	stp	x29, x30, [sp, #-80]!
  410c1c:	mov	x29, sp
  410c20:	stp	x19, x20, [sp, #16]
  410c24:	stp	x21, x22, [sp, #32]
  410c28:	stp	x23, x24, [sp, #48]
  410c2c:	cbnz	x1, 410c64 <__fxstatat@plt+0xdab4>
  410c30:	mov	x0, #0x1038                	// #4152
  410c34:	bl	40db48 <__fxstatat@plt+0xa998>
  410c38:	mov	x19, x0
  410c3c:	adrp	x0, 410000 <__fxstatat@plt+0xce50>
  410c40:	add	x0, x0, #0xba8
  410c44:	stp	xzr, x0, [x19]
  410c48:	str	xzr, [x19, #16]
  410c4c:	mov	x0, x19
  410c50:	ldp	x19, x20, [sp, #16]
  410c54:	ldp	x21, x22, [sp, #32]
  410c58:	ldp	x23, x24, [sp, #48]
  410c5c:	ldp	x29, x30, [sp], #80
  410c60:	ret
  410c64:	mov	x21, x0
  410c68:	mov	x22, x1
  410c6c:	cbz	x0, 410cc8 <__fxstatat@plt+0xdb18>
  410c70:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  410c74:	add	x1, x1, #0xbf6
  410c78:	bl	4116c0 <__fxstatat@plt+0xe510>
  410c7c:	mov	x19, x0
  410c80:	cbz	x0, 410c4c <__fxstatat@plt+0xda9c>
  410c84:	mov	x0, #0x1038                	// #4152
  410c88:	bl	40db48 <__fxstatat@plt+0xa998>
  410c8c:	mov	x20, x0
  410c90:	adrp	x0, 410000 <__fxstatat@plt+0xce50>
  410c94:	add	x0, x0, #0xba8
  410c98:	stp	x19, x0, [x20]
  410c9c:	str	x21, [x20, #16]
  410ca0:	cbz	x19, 410cd0 <__fxstatat@plt+0xdb20>
  410ca4:	cmp	x22, #0x1, lsl #12
  410ca8:	mov	x3, #0x1000                	// #4096
  410cac:	add	x1, x20, #0x18
  410cb0:	csel	x3, x22, x3, ls  // ls = plast
  410cb4:	mov	x0, x19
  410cb8:	mov	w2, #0x0                   	// #0
  410cbc:	bl	402af0 <setvbuf@plt>
  410cc0:	mov	x19, x20
  410cc4:	b	410c4c <__fxstatat@plt+0xda9c>
  410cc8:	mov	x19, #0x0                   	// #0
  410ccc:	b	410c84 <__fxstatat@plt+0xdad4>
  410cd0:	mov	w1, #0x0                   	// #0
  410cd4:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  410cd8:	add	x21, x20, #0x20
  410cdc:	add	x0, x0, #0xbf9
  410ce0:	str	xzr, [x20, #24]
  410ce4:	bl	402c00 <open@plt>
  410ce8:	mov	w23, w0
  410cec:	tbnz	w0, #31, 410e24 <__fxstatat@plt+0xdc74>
  410cf0:	cmp	x22, #0x800
  410cf4:	mov	x1, x21
  410cf8:	mov	x3, #0x1018                	// #4120
  410cfc:	mov	x2, #0x800                 	// #2048
  410d00:	csel	x2, x22, x2, ls  // ls = plast
  410d04:	bl	402f90 <__read_chk@plt>
  410d08:	cmp	x0, #0x0
  410d0c:	csel	x19, x0, xzr, ge  // ge = tcont
  410d10:	mov	x22, x0
  410d14:	mov	w0, w23
  410d18:	bl	402d70 <close@plt>
  410d1c:	cmp	x22, #0x7ff
  410d20:	b.gt	410d58 <__fxstatat@plt+0xdba8>
  410d24:	mov	x22, #0x800                 	// #2048
  410d28:	sub	x22, x22, x19
  410d2c:	cmp	x22, #0x10
  410d30:	mov	x0, #0x10                  	// #16
  410d34:	mov	x1, #0x0                   	// #0
  410d38:	csel	x22, x22, x0, ls  // ls = plast
  410d3c:	add	x0, sp, #0x40
  410d40:	bl	402cc0 <gettimeofday@plt>
  410d44:	add	x0, x21, x19
  410d48:	add	x19, x22, x19
  410d4c:	mov	x2, x22
  410d50:	add	x1, sp, #0x40
  410d54:	bl	402990 <memcpy@plt>
  410d58:	cmp	x19, #0x7ff
  410d5c:	b.gt	410e18 <__fxstatat@plt+0xdc68>
  410d60:	mov	x22, #0x800                 	// #2048
  410d64:	sub	x23, x22, x19
  410d68:	mov	x24, #0x4                   	// #4
  410d6c:	cmp	x23, x24
  410d70:	csel	x23, x23, x24, ls  // ls = plast
  410d74:	bl	402ba0 <getpid@plt>
  410d78:	str	w0, [sp, #64]
  410d7c:	mov	x2, x23
  410d80:	add	x0, x21, x19
  410d84:	add	x1, sp, #0x40
  410d88:	add	x19, x19, x23
  410d8c:	bl	402990 <memcpy@plt>
  410d90:	cmp	x19, #0x7ff
  410d94:	b.hi	410e18 <__fxstatat@plt+0xdc68>  // b.pmore
  410d98:	sub	x23, x22, x19
  410d9c:	cmp	x23, x24
  410da0:	csel	x23, x23, x24, ls  // ls = plast
  410da4:	bl	402c20 <getppid@plt>
  410da8:	str	w0, [sp, #64]
  410dac:	mov	x2, x23
  410db0:	add	x0, x21, x19
  410db4:	add	x1, sp, #0x40
  410db8:	add	x19, x19, x23
  410dbc:	bl	402990 <memcpy@plt>
  410dc0:	cmp	x19, #0x7ff
  410dc4:	b.hi	410e18 <__fxstatat@plt+0xdc68>  // b.pmore
  410dc8:	sub	x23, x22, x19
  410dcc:	cmp	x23, x24
  410dd0:	csel	x23, x23, x24, ls  // ls = plast
  410dd4:	bl	402a90 <getuid@plt>
  410dd8:	str	w0, [sp, #64]
  410ddc:	mov	x2, x23
  410de0:	add	x0, x21, x19
  410de4:	add	x1, sp, #0x40
  410de8:	add	x19, x19, x23
  410dec:	bl	402990 <memcpy@plt>
  410df0:	cmp	x19, #0x7ff
  410df4:	b.hi	410e18 <__fxstatat@plt+0xdc68>  // b.pmore
  410df8:	bl	402f10 <getgid@plt>
  410dfc:	str	w0, [sp, #64]
  410e00:	sub	x2, x22, x19
  410e04:	add	x1, sp, #0x40
  410e08:	cmp	x2, x24
  410e0c:	add	x0, x21, x19
  410e10:	csel	x2, x2, x24, ls  // ls = plast
  410e14:	bl	402990 <memcpy@plt>
  410e18:	mov	x0, x21
  410e1c:	bl	4111d0 <__fxstatat@plt+0xe020>
  410e20:	b	410cc0 <__fxstatat@plt+0xdb10>
  410e24:	mov	x19, #0x0                   	// #0
  410e28:	b	410d24 <__fxstatat@plt+0xdb74>
  410e2c:	str	x1, [x0, #8]
  410e30:	ret
  410e34:	str	x1, [x0, #16]
  410e38:	ret
  410e3c:	stp	x29, x30, [sp, #-80]!
  410e40:	mov	x29, sp
  410e44:	stp	x21, x22, [sp, #32]
  410e48:	mov	x21, x0
  410e4c:	ldr	x0, [x0]
  410e50:	stp	x19, x20, [sp, #16]
  410e54:	mov	x20, x1
  410e58:	stp	x23, x24, [sp, #48]
  410e5c:	mov	x19, x2
  410e60:	str	x25, [sp, #64]
  410e64:	cbz	x0, 410eb8 <__fxstatat@plt+0xdd08>
  410e68:	ldr	x3, [x21]
  410e6c:	mov	x2, x19
  410e70:	mov	x1, #0x1                   	// #1
  410e74:	mov	x0, x20
  410e78:	bl	402e00 <fread_unlocked@plt>
  410e7c:	mov	x22, x0
  410e80:	bl	403110 <__errno_location@plt>
  410e84:	add	x20, x20, x22
  410e88:	ldr	w24, [x0]
  410e8c:	mov	x23, x0
  410e90:	subs	x19, x19, x22
  410e94:	b.eq	410ef0 <__fxstatat@plt+0xdd40>  // b.none
  410e98:	ldr	x0, [x21]
  410e9c:	bl	402a80 <ferror_unlocked@plt>
  410ea0:	cmp	w0, #0x0
  410ea4:	ldp	x1, x0, [x21, #8]
  410ea8:	csel	w24, w24, wzr, ne  // ne = any
  410eac:	str	w24, [x23]
  410eb0:	blr	x1
  410eb4:	b	410e68 <__fxstatat@plt+0xdcb8>
  410eb8:	mov	x23, x21
  410ebc:	add	x24, x21, #0x838
  410ec0:	add	x21, x21, #0x20
  410ec4:	mov	x25, #0x800                 	// #2048
  410ec8:	ldr	x22, [x23, #24]!
  410ecc:	sub	x1, x25, x22
  410ed0:	add	x1, x24, x1
  410ed4:	cmp	x19, x22
  410ed8:	b.hi	410f08 <__fxstatat@plt+0xdd58>  // b.pmore
  410edc:	mov	x2, x19
  410ee0:	mov	x0, x20
  410ee4:	sub	x19, x22, x19
  410ee8:	bl	402990 <memcpy@plt>
  410eec:	str	x19, [x23]
  410ef0:	ldp	x19, x20, [sp, #16]
  410ef4:	ldp	x21, x22, [sp, #32]
  410ef8:	ldp	x23, x24, [sp, #48]
  410efc:	ldr	x25, [sp, #64]
  410f00:	ldp	x29, x30, [sp], #80
  410f04:	ret
  410f08:	mov	x0, x20
  410f0c:	add	x20, x20, x22
  410f10:	mov	x2, x22
  410f14:	bl	402990 <memcpy@plt>
  410f18:	sub	x19, x19, x22
  410f1c:	tst	x20, #0x7
  410f20:	b.eq	410f38 <__fxstatat@plt+0xdd88>  // b.none
  410f24:	mov	x1, x24
  410f28:	mov	x0, x21
  410f2c:	mov	x22, #0x800                 	// #2048
  410f30:	bl	410fb0 <__fxstatat@plt+0xde00>
  410f34:	b	410ecc <__fxstatat@plt+0xdd1c>
  410f38:	add	x22, x20, x19
  410f3c:	sub	x20, x22, x19
  410f40:	cmp	x19, #0x7ff
  410f44:	b.ls	410f24 <__fxstatat@plt+0xdd74>  // b.plast
  410f48:	mov	x1, x20
  410f4c:	mov	x0, x21
  410f50:	bl	410fb0 <__fxstatat@plt+0xde00>
  410f54:	subs	x19, x19, #0x800
  410f58:	b.ne	410f3c <__fxstatat@plt+0xdd8c>  // b.any
  410f5c:	str	xzr, [x23]
  410f60:	b	410ef0 <__fxstatat@plt+0xdd40>
  410f64:	stp	x29, x30, [sp, #-32]!
  410f68:	mov	x2, #0xffffffffffffffff    	// #-1
  410f6c:	mov	x1, #0x1038                	// #4152
  410f70:	mov	x29, sp
  410f74:	stp	x19, x20, [sp, #16]
  410f78:	mov	x19, x0
  410f7c:	ldr	x20, [x0]
  410f80:	bl	403000 <__explicit_bzero_chk@plt>
  410f84:	mov	x0, x19
  410f88:	bl	402ee0 <free@plt>
  410f8c:	cbz	x20, 410fa0 <__fxstatat@plt+0xddf0>
  410f90:	mov	x0, x20
  410f94:	ldp	x19, x20, [sp, #16]
  410f98:	ldp	x29, x30, [sp], #32
  410f9c:	b	4113f0 <__fxstatat@plt+0xe240>
  410fa0:	mov	w0, #0x0                   	// #0
  410fa4:	ldp	x19, x20, [sp, #16]
  410fa8:	ldp	x29, x30, [sp], #32
  410fac:	ret
  410fb0:	ldr	x3, [x0, #2064]
  410fb4:	add	x6, x0, #0x400
  410fb8:	ldr	x4, [x0, #2056]
  410fbc:	add	x3, x3, #0x1
  410fc0:	ldr	x2, [x0, #2048]
  410fc4:	mov	x7, x1
  410fc8:	mov	x5, x0
  410fcc:	add	x4, x4, x3
  410fd0:	str	x3, [x0, #2064]
  410fd4:	ldr	x3, [x5, #1024]
  410fd8:	eor	x2, x2, x2, lsl #21
  410fdc:	add	x5, x5, #0x20
  410fe0:	add	x7, x7, #0x20
  410fe4:	sub	x3, x3, #0x1
  410fe8:	sub	x2, x3, x2
  410fec:	ldur	x3, [x5, #-32]
  410ff0:	and	x8, x3, #0x7f8
  410ff4:	ldr	x8, [x0, x8]
  410ff8:	add	x8, x2, x8
  410ffc:	eor	x2, x2, x2, lsr #5
  411000:	add	x4, x8, x4
  411004:	stur	x4, [x5, #-32]
  411008:	lsr	x4, x4, #8
  41100c:	and	x4, x4, #0x7f8
  411010:	ldr	x8, [x0, x4]
  411014:	add	x8, x3, x8
  411018:	stur	x8, [x7, #-32]
  41101c:	ldur	x4, [x5, #-24]
  411020:	ldr	x3, [x5, #1000]
  411024:	add	x2, x2, x3
  411028:	and	x3, x4, #0x7f8
  41102c:	ldr	x3, [x0, x3]
  411030:	add	x3, x2, x3
  411034:	eor	x2, x2, x2, lsl #12
  411038:	add	x3, x3, x8
  41103c:	stur	x3, [x5, #-24]
  411040:	lsr	x3, x3, #8
  411044:	and	x3, x3, #0x7f8
  411048:	ldr	x8, [x0, x3]
  41104c:	add	x8, x4, x8
  411050:	stur	x8, [x7, #-24]
  411054:	ldr	x3, [x5, #1008]
  411058:	add	x2, x2, x3
  41105c:	ldur	x3, [x5, #-16]
  411060:	and	x4, x3, #0x7f8
  411064:	ldr	x4, [x0, x4]
  411068:	add	x4, x2, x4
  41106c:	eor	x2, x2, x2, lsr #33
  411070:	add	x4, x4, x8
  411074:	stur	x4, [x5, #-16]
  411078:	lsr	x4, x4, #8
  41107c:	and	x4, x4, #0x7f8
  411080:	ldr	x8, [x0, x4]
  411084:	add	x8, x3, x8
  411088:	stur	x8, [x7, #-16]
  41108c:	ldur	x4, [x5, #-8]
  411090:	ldr	x3, [x5, #1016]
  411094:	add	x2, x2, x3
  411098:	and	x3, x4, #0x7f8
  41109c:	ldr	x3, [x0, x3]
  4110a0:	add	x3, x2, x3
  4110a4:	add	x3, x3, x8
  4110a8:	stur	x3, [x5, #-8]
  4110ac:	cmp	x5, x6
  4110b0:	lsr	x3, x3, #8
  4110b4:	and	x3, x3, #0x7f8
  4110b8:	ldr	x3, [x0, x3]
  4110bc:	add	x4, x4, x3
  4110c0:	stur	x4, [x7, #-8]
  4110c4:	b.ne	410fd4 <__fxstatat@plt+0xde24>  // b.any
  4110c8:	add	x1, x1, #0x400
  4110cc:	mov	x5, x0
  4110d0:	eor	x3, x2, x2, lsl #21
  4110d4:	add	x5, x5, #0x20
  4110d8:	ldur	x2, [x5, #-32]
  4110dc:	add	x1, x1, #0x20
  4110e0:	sub	x2, x2, #0x1
  4110e4:	sub	x2, x2, x3
  4110e8:	ldr	x3, [x5, #992]
  4110ec:	and	x7, x3, #0x7f8
  4110f0:	ldr	x7, [x0, x7]
  4110f4:	add	x7, x2, x7
  4110f8:	eor	x2, x2, x2, lsr #5
  4110fc:	add	x4, x7, x4
  411100:	str	x4, [x5, #992]
  411104:	lsr	x4, x4, #8
  411108:	and	x4, x4, #0x7f8
  41110c:	ldr	x7, [x0, x4]
  411110:	add	x7, x3, x7
  411114:	stur	x7, [x1, #-32]
  411118:	ldur	x3, [x5, #-24]
  41111c:	ldr	x4, [x5, #1000]
  411120:	add	x2, x2, x3
  411124:	and	x3, x4, #0x7f8
  411128:	ldr	x3, [x0, x3]
  41112c:	add	x3, x2, x3
  411130:	eor	x2, x2, x2, lsl #12
  411134:	add	x3, x3, x7
  411138:	str	x3, [x5, #1000]
  41113c:	lsr	x3, x3, #8
  411140:	and	x3, x3, #0x7f8
  411144:	ldr	x7, [x0, x3]
  411148:	add	x7, x4, x7
  41114c:	stur	x7, [x1, #-24]
  411150:	ldur	x3, [x5, #-16]
  411154:	add	x2, x2, x3
  411158:	ldr	x3, [x5, #1008]
  41115c:	and	x4, x3, #0x7f8
  411160:	ldr	x4, [x0, x4]
  411164:	add	x4, x2, x4
  411168:	eor	x2, x2, x2, lsr #33
  41116c:	add	x4, x4, x7
  411170:	str	x4, [x5, #1008]
  411174:	lsr	x4, x4, #8
  411178:	and	x4, x4, #0x7f8
  41117c:	ldr	x7, [x0, x4]
  411180:	add	x7, x3, x7
  411184:	stur	x7, [x1, #-16]
  411188:	ldur	x3, [x5, #-8]
  41118c:	ldr	x4, [x5, #1016]
  411190:	add	x2, x2, x3
  411194:	and	x3, x4, #0x7f8
  411198:	ldr	x3, [x0, x3]
  41119c:	add	x3, x2, x3
  4111a0:	add	x3, x3, x7
  4111a4:	str	x3, [x5, #1016]
  4111a8:	cmp	x6, x5
  4111ac:	lsr	x3, x3, #8
  4111b0:	and	x3, x3, #0x7f8
  4111b4:	ldr	x3, [x0, x3]
  4111b8:	add	x4, x4, x3
  4111bc:	stur	x4, [x1, #-8]
  4111c0:	b.ne	4110d0 <__fxstatat@plt+0xdf20>  // b.any
  4111c4:	str	x2, [x0, #2048]
  4111c8:	str	x4, [x0, #2056]
  4111cc:	ret
  4111d0:	mov	x3, #0xc0ab                	// #49323
  4111d4:	mov	x1, #0x89ed                	// #35309
  4111d8:	mov	x4, #0x9315                	// #37653
  4111dc:	mov	x2, #0xe0ce                	// #57550
  4111e0:	mov	x9, #0x5524                	// #21796
  4111e4:	mov	x6, #0x12a0                	// #4768
  4111e8:	mov	x7, #0xc862                	// #51298
  4111ec:	mov	x10, #0x4b7c                	// #19324
  4111f0:	movk	x3, #0x6c44, lsl #16
  4111f4:	movk	x1, #0xcbfc, lsl #16
  4111f8:	movk	x4, #0xa5a0, lsl #16
  4111fc:	movk	x2, #0x8355, lsl #16
  411200:	movk	x9, #0x4a59, lsl #16
  411204:	movk	x6, #0x3d47, lsl #16
  411208:	movk	x7, #0xc73a, lsl #16
  41120c:	movk	x10, #0xa288, lsl #16
  411210:	movk	x3, #0x704f, lsl #32
  411214:	movk	x1, #0x5bf2, lsl #32
  411218:	movk	x4, #0x4a0f, lsl #32
  41121c:	movk	x2, #0x53db, lsl #32
  411220:	movk	x9, #0x2e82, lsl #32
  411224:	movk	x6, #0xa505, lsl #32
  411228:	movk	x7, #0xb322, lsl #32
  41122c:	movk	x10, #0x4677, lsl #32
  411230:	mov	x5, x0
  411234:	add	x8, x0, #0x800
  411238:	mov	x11, x0
  41123c:	movk	x3, #0x98f5, lsl #48
  411240:	movk	x1, #0xae98, lsl #48
  411244:	movk	x4, #0x48fe, lsl #48
  411248:	movk	x2, #0x82f0, lsl #48
  41124c:	movk	x9, #0xb29b, lsl #48
  411250:	movk	x6, #0x8c0e, lsl #48
  411254:	movk	x7, #0xb9f8, lsl #48
  411258:	movk	x10, #0x647c, lsl #48
  41125c:	ldr	x12, [x11, #32]
  411260:	add	x2, x2, x12
  411264:	ldr	x12, [x11, #40]
  411268:	add	x4, x4, x12
  41126c:	ldr	x12, [x11, #48]
  411270:	add	x1, x1, x12
  411274:	ldr	x12, [x11, #56]
  411278:	add	x3, x3, x12
  41127c:	ldr	x12, [x11]
  411280:	eor	x4, x4, x3, lsr #9
  411284:	sub	x12, x12, x2
  411288:	add	x10, x12, x10
  41128c:	ldr	x12, [x11, #8]
  411290:	eor	x1, x1, x10, lsl #9
  411294:	add	x3, x3, x10
  411298:	sub	x12, x12, x4
  41129c:	add	x7, x12, x7
  4112a0:	ldr	x12, [x11, #16]
  4112a4:	eor	x3, x3, x7, lsr #23
  4112a8:	add	x10, x10, x7
  4112ac:	sub	x12, x12, x1
  4112b0:	add	x6, x12, x6
  4112b4:	ldr	x12, [x11, #24]
  4112b8:	eor	x10, x10, x6, lsl #15
  4112bc:	add	x7, x7, x6
  4112c0:	sub	x2, x2, x10
  4112c4:	sub	x12, x12, x3
  4112c8:	add	x9, x12, x9
  4112cc:	add	x6, x6, x9
  4112d0:	eor	x7, x7, x9, lsr #14
  4112d4:	eor	x6, x6, x2, lsl #20
  4112d8:	sub	x4, x4, x7
  4112dc:	add	x9, x9, x2
  4112e0:	sub	x1, x1, x6
  4112e4:	add	x2, x2, x4
  4112e8:	eor	x9, x9, x4, lsr #17
  4112ec:	add	x4, x4, x1
  4112f0:	sub	x3, x3, x9
  4112f4:	eor	x2, x2, x1, lsl #14
  4112f8:	add	x1, x1, x3
  4112fc:	stp	x10, x7, [x11]
  411300:	stp	x6, x9, [x11, #16]
  411304:	stp	x2, x4, [x11, #32]
  411308:	stp	x1, x3, [x11, #48]
  41130c:	add	x11, x11, #0x40
  411310:	cmp	x8, x11
  411314:	b.ne	41125c <__fxstatat@plt+0xe0ac>  // b.any
  411318:	ldr	x11, [x5, #32]
  41131c:	add	x2, x2, x11
  411320:	ldr	x11, [x5, #40]
  411324:	add	x4, x4, x11
  411328:	ldr	x11, [x5, #48]
  41132c:	add	x1, x1, x11
  411330:	ldr	x11, [x5, #56]
  411334:	add	x3, x3, x11
  411338:	ldr	x11, [x5]
  41133c:	eor	x4, x4, x3, lsr #9
  411340:	sub	x11, x11, x2
  411344:	add	x10, x11, x10
  411348:	ldr	x11, [x5, #8]
  41134c:	eor	x1, x1, x10, lsl #9
  411350:	add	x3, x3, x10
  411354:	sub	x11, x11, x4
  411358:	add	x7, x11, x7
  41135c:	ldr	x11, [x5, #16]
  411360:	eor	x3, x3, x7, lsr #23
  411364:	add	x10, x10, x7
  411368:	sub	x11, x11, x1
  41136c:	add	x6, x11, x6
  411370:	ldr	x11, [x5, #24]
  411374:	eor	x10, x10, x6, lsl #15
  411378:	add	x7, x7, x6
  41137c:	sub	x2, x2, x10
  411380:	sub	x11, x11, x3
  411384:	add	x9, x11, x9
  411388:	add	x6, x6, x9
  41138c:	eor	x7, x7, x9, lsr #14
  411390:	eor	x6, x6, x2, lsl #20
  411394:	sub	x4, x4, x7
  411398:	add	x9, x9, x2
  41139c:	sub	x1, x1, x6
  4113a0:	add	x2, x2, x4
  4113a4:	eor	x9, x9, x4, lsr #17
  4113a8:	add	x4, x4, x1
  4113ac:	sub	x3, x3, x9
  4113b0:	eor	x2, x2, x1, lsl #14
  4113b4:	add	x1, x1, x3
  4113b8:	stp	x10, x7, [x5]
  4113bc:	stp	x6, x9, [x5, #16]
  4113c0:	stp	x2, x4, [x5, #32]
  4113c4:	stp	x1, x3, [x5, #48]
  4113c8:	add	x5, x5, #0x40
  4113cc:	cmp	x8, x5
  4113d0:	b.ne	411318 <__fxstatat@plt+0xe168>  // b.any
  4113d4:	str	xzr, [x0, #2048]
  4113d8:	str	xzr, [x0, #2056]
  4113dc:	str	xzr, [x0, #2064]
  4113e0:	ret
  4113e4:	mov	w2, #0x3                   	// #3
  4113e8:	mov	w1, #0x0                   	// #0
  4113ec:	b	411484 <__fxstatat@plt+0xe2d4>
  4113f0:	stp	x29, x30, [sp, #-32]!
  4113f4:	mov	x29, sp
  4113f8:	stp	x19, x20, [sp, #16]
  4113fc:	mov	x19, x0
  411400:	bl	402b60 <fileno@plt>
  411404:	tbz	w0, #31, 411418 <__fxstatat@plt+0xe268>
  411408:	mov	x0, x19
  41140c:	ldp	x19, x20, [sp, #16]
  411410:	ldp	x29, x30, [sp], #32
  411414:	b	402b90 <fclose@plt>
  411418:	mov	x0, x19
  41141c:	bl	403080 <__freading@plt>
  411420:	cbnz	w0, 411458 <__fxstatat@plt+0xe2a8>
  411424:	mov	x0, x19
  411428:	bl	40e078 <__fxstatat@plt+0xaec8>
  41142c:	cbnz	w0, 411478 <__fxstatat@plt+0xe2c8>
  411430:	mov	w20, #0x0                   	// #0
  411434:	mov	x0, x19
  411438:	bl	402b90 <fclose@plt>
  41143c:	cbz	w20, 41144c <__fxstatat@plt+0xe29c>
  411440:	bl	403110 <__errno_location@plt>
  411444:	str	w20, [x0]
  411448:	mov	w0, #0xffffffff            	// #-1
  41144c:	ldp	x19, x20, [sp, #16]
  411450:	ldp	x29, x30, [sp], #32
  411454:	ret
  411458:	mov	x0, x19
  41145c:	bl	402b60 <fileno@plt>
  411460:	mov	w2, #0x1                   	// #1
  411464:	mov	x1, #0x0                   	// #0
  411468:	bl	402b20 <lseek@plt>
  41146c:	cmn	x0, #0x1
  411470:	b.ne	411424 <__fxstatat@plt+0xe274>  // b.any
  411474:	b	411430 <__fxstatat@plt+0xe280>
  411478:	bl	403110 <__errno_location@plt>
  41147c:	ldr	w20, [x0]
  411480:	b	411434 <__fxstatat@plt+0xe284>
  411484:	stp	x29, x30, [sp, #-128]!
  411488:	mov	x29, sp
  41148c:	stp	x2, x3, [sp, #96]
  411490:	add	x2, sp, #0x80
  411494:	stp	x2, x2, [sp, #64]
  411498:	add	x2, sp, #0x60
  41149c:	stp	x19, x20, [sp, #16]
  4114a0:	stp	x21, x22, [sp, #32]
  4114a4:	str	x23, [sp, #48]
  4114a8:	str	x2, [sp, #80]
  4114ac:	mov	w2, #0xffffffe0            	// #-32
  4114b0:	str	w2, [sp, #88]
  4114b4:	str	wzr, [sp, #92]
  4114b8:	stp	x4, x5, [sp, #112]
  4114bc:	cbz	w1, 411504 <__fxstatat@plt+0xe354>
  4114c0:	mov	w20, w0
  4114c4:	mov	w6, w1
  4114c8:	cmp	w1, #0x406
  4114cc:	b.eq	411510 <__fxstatat@plt+0xe360>  // b.none
  4114d0:	cmp	w1, #0xb
  4114d4:	b.gt	411614 <__fxstatat@plt+0xe464>
  4114d8:	cmp	w1, #0x0
  4114dc:	b.le	411620 <__fxstatat@plt+0xe470>
  4114e0:	sub	w1, w1, #0x1
  4114e4:	cmp	w1, #0xa
  4114e8:	b.hi	411620 <__fxstatat@plt+0xe470>  // b.pmore
  4114ec:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4114f0:	add	x0, x0, #0xc08
  4114f4:	ldrb	w0, [x0, w1, uxtw]
  4114f8:	adr	x1, 411504 <__fxstatat@plt+0xe354>
  4114fc:	add	x0, x1, w0, sxtb #2
  411500:	br	x0
  411504:	ldr	w2, [sp, #96]
  411508:	bl	402fa0 <fcntl@plt>
  41150c:	b	41165c <__fxstatat@plt+0xe4ac>
  411510:	adrp	x21, 428000 <__fxstatat@plt+0x24e50>
  411514:	mov	w2, #0xffffffe8            	// #-24
  411518:	str	w2, [sp, #88]
  41151c:	mov	x23, x21
  411520:	ldr	w2, [x21, #2724]
  411524:	ldr	w22, [sp, #96]
  411528:	tbnz	w2, #31, 4115bc <__fxstatat@plt+0xe40c>
  41152c:	mov	w2, w22
  411530:	bl	402fa0 <fcntl@plt>
  411534:	mov	w19, w0
  411538:	tbz	w0, #31, 41154c <__fxstatat@plt+0xe39c>
  41153c:	bl	403110 <__errno_location@plt>
  411540:	ldr	w0, [x0]
  411544:	cmp	w0, #0x16
  411548:	b.eq	41156c <__fxstatat@plt+0xe3bc>  // b.none
  41154c:	mov	w0, #0x1                   	// #1
  411550:	str	w0, [x23, #2724]
  411554:	mov	w0, w19
  411558:	ldp	x19, x20, [sp, #16]
  41155c:	ldp	x21, x22, [sp, #32]
  411560:	ldr	x23, [sp, #48]
  411564:	ldp	x29, x30, [sp], #128
  411568:	ret
  41156c:	mov	w2, w22
  411570:	mov	w0, w20
  411574:	mov	w1, #0x0                   	// #0
  411578:	bl	402fa0 <fcntl@plt>
  41157c:	mov	w19, w0
  411580:	tbnz	w0, #31, 411554 <__fxstatat@plt+0xe3a4>
  411584:	mov	w0, #0xffffffff            	// #-1
  411588:	str	w0, [x21, #2724]
  41158c:	mov	w0, w19
  411590:	mov	w1, #0x1                   	// #1
  411594:	bl	402fa0 <fcntl@plt>
  411598:	tbz	w0, #31, 4115e0 <__fxstatat@plt+0xe430>
  41159c:	bl	403110 <__errno_location@plt>
  4115a0:	mov	x20, x0
  4115a4:	mov	w0, w19
  4115a8:	mov	w19, #0xffffffff            	// #-1
  4115ac:	ldr	w21, [x20]
  4115b0:	bl	402d70 <close@plt>
  4115b4:	str	w21, [x20]
  4115b8:	b	411554 <__fxstatat@plt+0xe3a4>
  4115bc:	mov	w2, w22
  4115c0:	mov	w1, #0x0                   	// #0
  4115c4:	bl	402fa0 <fcntl@plt>
  4115c8:	mov	w19, w0
  4115cc:	tbnz	w0, #31, 411554 <__fxstatat@plt+0xe3a4>
  4115d0:	ldr	w0, [x21, #2724]
  4115d4:	cmn	w0, #0x1
  4115d8:	b.ne	411554 <__fxstatat@plt+0xe3a4>  // b.any
  4115dc:	b	41158c <__fxstatat@plt+0xe3dc>
  4115e0:	orr	w2, w0, #0x1
  4115e4:	mov	w1, #0x2                   	// #2
  4115e8:	mov	w0, w19
  4115ec:	bl	402fa0 <fcntl@plt>
  4115f0:	cmn	w0, #0x1
  4115f4:	b.ne	411554 <__fxstatat@plt+0xe3a4>  // b.any
  4115f8:	b	41159c <__fxstatat@plt+0xe3ec>
  4115fc:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  411600:	add	x0, x0, #0xc14
  411604:	ldrb	w0, [x0, w1, uxtw]
  411608:	adr	x1, 411614 <__fxstatat@plt+0xe464>
  41160c:	add	x0, x1, w0, sxtb #2
  411610:	br	x0
  411614:	sub	w1, w1, #0x400
  411618:	cmp	w1, #0xa
  41161c:	b.ls	4115fc <__fxstatat@plt+0xe44c>  // b.plast
  411620:	ldr	w1, [sp, #88]
  411624:	ldr	x0, [sp, #64]
  411628:	tbz	w1, #31, 41163c <__fxstatat@plt+0xe48c>
  41162c:	cmn	w1, #0x7
  411630:	b.ge	41163c <__fxstatat@plt+0xe48c>  // b.tcont
  411634:	ldr	x0, [sp, #72]
  411638:	add	x0, x0, w1, sxtw
  41163c:	ldr	x2, [x0]
  411640:	mov	w1, w6
  411644:	mov	w0, w20
  411648:	bl	402fa0 <fcntl@plt>
  41164c:	b	41165c <__fxstatat@plt+0xe4ac>
  411650:	mov	w1, w6
  411654:	mov	w0, w20
  411658:	bl	402fa0 <fcntl@plt>
  41165c:	mov	w19, w0
  411660:	b	411554 <__fxstatat@plt+0xe3a4>
  411664:	ldr	w1, [sp, #88]
  411668:	ldr	x0, [sp, #64]
  41166c:	tbz	w1, #31, 411680 <__fxstatat@plt+0xe4d0>
  411670:	cmn	w1, #0x7
  411674:	b.ge	411680 <__fxstatat@plt+0xe4d0>  // b.tcont
  411678:	ldr	x0, [sp, #72]
  41167c:	add	x0, x0, w1, sxtw
  411680:	ldr	w2, [x0]
  411684:	mov	w1, w6
  411688:	mov	w0, w20
  41168c:	b	411508 <__fxstatat@plt+0xe358>
  411690:	cmp	w0, #0x26
  411694:	b.eq	4116b8 <__fxstatat@plt+0xe508>  // b.none
  411698:	b.gt	4116b0 <__fxstatat@plt+0xe500>
  41169c:	cmp	w0, #0x10
  4116a0:	b.eq	4116b8 <__fxstatat@plt+0xe508>  // b.none
  4116a4:	cmp	w0, #0x16
  4116a8:	cset	w0, ne  // ne = any
  4116ac:	ret
  4116b0:	cmp	w0, #0x5f
  4116b4:	b	4116a8 <__fxstatat@plt+0xe4f8>
  4116b8:	mov	w0, #0x0                   	// #0
  4116bc:	b	4116ac <__fxstatat@plt+0xe4fc>
  4116c0:	stp	x29, x30, [sp, #-48]!
  4116c4:	mov	x29, sp
  4116c8:	stp	x19, x20, [sp, #16]
  4116cc:	str	x21, [sp, #32]
  4116d0:	mov	x21, x1
  4116d4:	bl	402bc0 <fopen@plt>
  4116d8:	mov	x19, x0
  4116dc:	cbz	x0, 411714 <__fxstatat@plt+0xe564>
  4116e0:	bl	402b60 <fileno@plt>
  4116e4:	cmp	w0, #0x2
  4116e8:	b.hi	411714 <__fxstatat@plt+0xe564>  // b.pmore
  4116ec:	bl	4113e4 <__fxstatat@plt+0xe234>
  4116f0:	mov	w20, w0
  4116f4:	tbz	w0, #31, 411728 <__fxstatat@plt+0xe578>
  4116f8:	bl	403110 <__errno_location@plt>
  4116fc:	mov	x20, x0
  411700:	mov	x0, x19
  411704:	ldr	w21, [x20]
  411708:	bl	4113f0 <__fxstatat@plt+0xe240>
  41170c:	str	w21, [x20]
  411710:	mov	x19, #0x0                   	// #0
  411714:	mov	x0, x19
  411718:	ldp	x19, x20, [sp, #16]
  41171c:	ldr	x21, [sp, #32]
  411720:	ldp	x29, x30, [sp], #48
  411724:	ret
  411728:	mov	x0, x19
  41172c:	bl	4113f0 <__fxstatat@plt+0xe240>
  411730:	cbz	w0, 411750 <__fxstatat@plt+0xe5a0>
  411734:	bl	403110 <__errno_location@plt>
  411738:	mov	x19, x0
  41173c:	mov	w0, w20
  411740:	ldr	w21, [x19]
  411744:	bl	402d70 <close@plt>
  411748:	str	w21, [x19]
  41174c:	b	411710 <__fxstatat@plt+0xe560>
  411750:	mov	x1, x21
  411754:	mov	w0, w20
  411758:	bl	402cb0 <fdopen@plt>
  41175c:	mov	x19, x0
  411760:	cbnz	x0, 411714 <__fxstatat@plt+0xe564>
  411764:	b	411734 <__fxstatat@plt+0xe584>
  411768:	stp	x29, x30, [sp, #-64]!
  41176c:	mov	x29, sp
  411770:	stp	x19, x20, [sp, #16]
  411774:	adrp	x20, 427000 <__fxstatat@plt+0x23e50>
  411778:	add	x20, x20, #0xdd0
  41177c:	stp	x21, x22, [sp, #32]
  411780:	adrp	x21, 427000 <__fxstatat@plt+0x23e50>
  411784:	add	x21, x21, #0xdc8
  411788:	sub	x20, x20, x21
  41178c:	mov	w22, w0
  411790:	stp	x23, x24, [sp, #48]
  411794:	mov	x23, x1
  411798:	mov	x24, x2
  41179c:	bl	402940 <mbrtowc@plt-0x40>
  4117a0:	cmp	xzr, x20, asr #3
  4117a4:	b.eq	4117d0 <__fxstatat@plt+0xe620>  // b.none
  4117a8:	asr	x20, x20, #3
  4117ac:	mov	x19, #0x0                   	// #0
  4117b0:	ldr	x3, [x21, x19, lsl #3]
  4117b4:	mov	x2, x24
  4117b8:	add	x19, x19, #0x1
  4117bc:	mov	x1, x23
  4117c0:	mov	w0, w22
  4117c4:	blr	x3
  4117c8:	cmp	x20, x19
  4117cc:	b.ne	4117b0 <__fxstatat@plt+0xe600>  // b.any
  4117d0:	ldp	x19, x20, [sp, #16]
  4117d4:	ldp	x21, x22, [sp, #32]
  4117d8:	ldp	x23, x24, [sp, #48]
  4117dc:	ldp	x29, x30, [sp], #64
  4117e0:	ret
  4117e4:	nop
  4117e8:	ret
  4117ec:	nop
  4117f0:	adrp	x2, 428000 <__fxstatat@plt+0x24e50>
  4117f4:	mov	x1, #0x0                   	// #0
  4117f8:	ldr	x2, [x2, #1064]
  4117fc:	b	402ab0 <__cxa_atexit@plt>
  411800:	mov	x2, x1
  411804:	mov	x1, x0
  411808:	mov	w0, #0x0                   	// #0
  41180c:	b	403130 <__xstat@plt>
  411810:	mov	x2, x1
  411814:	mov	w1, w0
  411818:	mov	w0, #0x0                   	// #0
  41181c:	b	403050 <__fxstat@plt>
  411820:	mov	x2, x1
  411824:	mov	x1, x0
  411828:	mov	w0, #0x0                   	// #0
  41182c:	b	403010 <__lxstat@plt>
  411830:	mov	x4, x1
  411834:	mov	x5, x2
  411838:	mov	w1, w0
  41183c:	mov	x2, x4
  411840:	mov	w0, #0x0                   	// #0
  411844:	mov	w4, w3
  411848:	mov	x3, x5
  41184c:	b	4031b0 <__fxstatat@plt>
  411850:	stp	x29, x30, [sp, #-32]!
  411854:	mov	w4, w1
  411858:	mov	x1, x0
  41185c:	mov	x29, sp
  411860:	add	x3, sp, #0x18
  411864:	mov	w0, #0x0                   	// #0
  411868:	str	x2, [sp, #24]
  41186c:	mov	w2, w4
  411870:	bl	402a50 <__xmknod@plt>
  411874:	ldp	x29, x30, [sp], #32
  411878:	ret

Disassembly of section .fini:

000000000041187c <.fini>:
  41187c:	stp	x29, x30, [sp, #-16]!
  411880:	mov	x29, sp
  411884:	ldp	x29, x30, [sp], #16
  411888:	ret
