
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022993    0.004796    0.276013 v _213_/A (sg13g2_nand3_1)
     2    0.010794    0.036650    0.037953    0.313967 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036678    0.000797    0.314764 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.021267    0.038182    0.352946 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021267    0.000086    0.353032 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237501   clock uncertainty
                                  0.000000    0.237501   clock reconvergence pessimism
                                 -0.022991    0.214510   library hold time
                                              0.214510   data required time
---------------------------------------------------------------------------------------------
                                              0.214510   data required time
                                             -0.353032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138523   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023013    0.004827    0.276044 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003481    0.029952    0.058680    0.334725 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.029952    0.000137    0.334862 ^ _219_/A (sg13g2_inv_1)
     1    0.002686    0.013325    0.019796    0.354658 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013325    0.000202    0.354859 v _301_/D (sg13g2_dfrbpq_1)
                                              0.354859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237462   clock uncertainty
                                  0.000000    0.237462   clock reconvergence pessimism
                                 -0.021157    0.216305   library hold time
                                              0.216305   data required time
---------------------------------------------------------------------------------------------
                                              0.216305   data required time
                                             -0.354859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138554   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018684    0.002128    0.262662 v _199_/A (sg13g2_xnor2_1)
     2    0.011387    0.054032    0.065596    0.328258 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.054042    0.000714    0.328972 v _200_/B (sg13g2_xor2_1)
     1    0.002183    0.017097    0.043134    0.372105 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017097    0.000080    0.372185 v _296_/D (sg13g2_dfrbpq_1)
                                              0.372185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237545   clock uncertainty
                                  0.000000    0.237545   clock reconvergence pessimism
                                 -0.022027    0.215518   library hold time
                                              0.215518   data required time
---------------------------------------------------------------------------------------------
                                              0.215518   data required time
                                             -0.372185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.156668   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022924    0.004690    0.275907 v _191_/B (sg13g2_xnor2_1)
     2    0.009616    0.047148    0.056582    0.332489 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047151    0.000318    0.332808 v _192_/B (sg13g2_xnor2_1)
     1    0.002458    0.021343    0.040908    0.373716 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.021343    0.000092    0.373808 v _294_/D (sg13g2_dfrbpq_2)
                                              0.373808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.236635   clock uncertainty
                                  0.000000    0.236635   clock reconvergence pessimism
                                 -0.023137    0.213498   library hold time
                                              0.213498   data required time
---------------------------------------------------------------------------------------------
                                              0.213498   data required time
                                             -0.373808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.160310   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021611    0.002120    0.273338 v _195_/B (sg13g2_xor2_1)
     2    0.011009    0.033418    0.059363    0.332701 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.033439    0.000780    0.333482 v _196_/B (sg13g2_xor2_1)
     1    0.004641    0.021684    0.044550    0.378031 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021688    0.000319    0.378350 v _295_/D (sg13g2_dfrbpq_1)
                                              0.378350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016272    0.000522    0.087096 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237096   clock uncertainty
                                  0.000000    0.237096   clock reconvergence pessimism
                                 -0.023090    0.214005   library hold time
                                              0.214005   data required time
---------------------------------------------------------------------------------------------
                                              0.214005   data required time
                                             -0.378350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.164345   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022783    0.004467    0.275684 v _206_/B (sg13g2_xnor2_1)
     2    0.010598    0.050930    0.059454    0.335138 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.050934    0.000348    0.335486 v _208_/A (sg13g2_xor2_1)
     1    0.001946    0.016656    0.044159    0.379645 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016656    0.000075    0.379720 v _298_/D (sg13g2_dfrbpq_1)
                                              0.379720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236319   clock uncertainty
                                  0.000000    0.236319   clock reconvergence pessimism
                                 -0.022056    0.214263   library hold time
                                              0.214263   data required time
---------------------------------------------------------------------------------------------
                                              0.214263   data required time
                                             -0.379720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.165458   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018498    0.001432    0.261965 v _198_/A (sg13g2_nand2_1)
     1    0.003917    0.017581    0.022071    0.284036 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.017581    0.000157    0.284193 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011675    0.053655    0.053122    0.337315 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.053674    0.000824    0.338139 v _204_/B (sg13g2_xor2_1)
     1    0.002228    0.017127    0.043170    0.381309 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017127    0.000083    0.381392 v _297_/D (sg13g2_dfrbpq_1)
                                              0.381392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236088   clock uncertainty
                                  0.000000    0.236088   clock reconvergence pessimism
                                 -0.022165    0.213922   library hold time
                                              0.213922   data required time
---------------------------------------------------------------------------------------------
                                              0.213922   data required time
                                             -0.381392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.167470   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019844    0.002155    0.271775 v _205_/A (sg13g2_nand2_1)
     1    0.004000    0.018012    0.022457    0.294232 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.018014    0.000303    0.294535 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007556    0.038249    0.041361    0.335896 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.038264    0.000594    0.336490 v _211_/A (sg13g2_xnor2_1)
     1    0.003331    0.024003    0.047510    0.384000 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.024003    0.000126    0.384127 v _299_/D (sg13g2_dfrbpq_1)
                                              0.384127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236349   clock uncertainty
                                  0.000000    0.236349   clock reconvergence pessimism
                                 -0.023753    0.212596   library hold time
                                              0.212596   data required time
---------------------------------------------------------------------------------------------
                                              0.212596   data required time
                                             -0.384127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.171531   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011231    0.029418    0.121665    0.209166 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.029437    0.000688    0.209854 v output2/A (sg13g2_buf_2)
     1    0.080736    0.090052    0.111323    0.321176 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.090257    0.003532    0.324709 v sign (out)
                                              0.324709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174709   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011361    0.035820    0.124184    0.211684 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035832    0.000640    0.212324 ^ _127_/A (sg13g2_inv_1)
     1    0.010319    0.029565    0.034754    0.247079 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029639    0.001207    0.248286 v output3/A (sg13g2_buf_2)
     1    0.080959    0.090294    0.111516    0.359802 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.090506    0.003606    0.363408 v signB (out)
                                              0.363408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.363408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026231    0.006480    0.282132 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003987    0.028443    0.036092    0.318223 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.028444    0.000265    0.318488 v output15/A (sg13g2_buf_2)
     1    0.084465    0.094260    0.111837    0.430325 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.094865    0.006163    0.436488 v sine_out[1] (out)
                                              0.436488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.436488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286488   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031430    0.000137    0.215548 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004471    0.015921    0.045887    0.261434 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015923    0.000181    0.261615 v _179_/B (sg13g2_nand2_1)
     2    0.007865    0.028681    0.031254    0.292869 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028694    0.000461    0.293330 ^ _281_/B (sg13g2_nor2_1)
     1    0.008220    0.024456    0.030495    0.323825 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.024535    0.001101    0.324925 v output35/A (sg13g2_buf_2)
     1    0.083538    0.093214    0.109899    0.434825 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.093757    0.005811    0.440635 v sine_out[8] (out)
                                              0.440635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290635   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050276    0.004045    0.299732 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005696    0.023304    0.031739    0.331471 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.023323    0.000365    0.331836 v output16/A (sg13g2_buf_2)
     1    0.081975    0.091600    0.108297    0.440133 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.092124    0.005658    0.445791 v sine_out[20] (out)
                                              0.445791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050372    0.004394    0.300082 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004461    0.023308    0.032278    0.332359 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023309    0.000327    0.332686 v output12/A (sg13g2_buf_2)
     1    0.081767    0.091374    0.108192    0.440877 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.091885    0.005581    0.446459 v sine_out[17] (out)
                                              0.446459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.446459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050145    0.003505    0.299192 ^ _160_/A (sg13g2_nor2_1)
     1    0.005634    0.020383    0.035717    0.334909 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020384    0.000193    0.335102 v output14/A (sg13g2_buf_2)
     1    0.081908    0.091453    0.107348    0.442450 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.091924    0.005366    0.447817 v sine_out[19] (out)
                                              0.447817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297817   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050312    0.004179    0.299867 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006862    0.025653    0.034071    0.333938 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.025669    0.000498    0.334436 v output11/A (sg13g2_buf_2)
     1    0.081863    0.091497    0.109145    0.443580 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.092013    0.005611    0.449192 v sine_out[16] (out)
                                              0.449192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.449192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299192   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.016156    0.047701    0.133023    0.219111 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.047703    0.000393    0.219504 ^ fanout68/A (sg13g2_buf_8)
     6    0.038905    0.022408    0.060364    0.279867 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.023238    0.003393    0.283261 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005000    0.033681    0.046629    0.329890 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.033685    0.000358    0.330248 v output29/A (sg13g2_buf_2)
     1    0.085042    0.094942    0.114085    0.444333 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.095599    0.006439    0.450772 v sine_out[32] (out)
                                              0.450772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300772   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050177    0.003646    0.299334 ^ _167_/A (sg13g2_nor2_1)
     1    0.007896    0.025725    0.039996    0.339330 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025744    0.000557    0.339887 v output19/A (sg13g2_buf_2)
     1    0.082172    0.091830    0.109338    0.449224 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.092362    0.005709    0.454933 v sine_out[23] (out)
                                              0.454933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304933   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031430    0.000137    0.215548 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004471    0.015921    0.045887    0.261434 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015923    0.000181    0.261615 v _179_/B (sg13g2_nand2_1)
     2    0.007865    0.028681    0.031254    0.292869 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028694    0.000459    0.293328 ^ _180_/B (sg13g2_nand2_1)
     1    0.008067    0.040269    0.048189    0.341517 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040310    0.001026    0.342543 v output24/A (sg13g2_buf_2)
     1    0.083906    0.093747    0.116147    0.458691 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.094285    0.005798    0.464489 v sine_out[28] (out)
                                              0.464489   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314489   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021397    0.001366    0.274482 ^ _135_/A (sg13g2_nor2_1)
     1    0.003449    0.013885    0.023806    0.298289 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.013885    0.000136    0.298425 v _174_/A (sg13g2_nand2_1)
     1    0.003670    0.016154    0.020680    0.319105 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.016155    0.000146    0.319250 ^ _175_/B (sg13g2_nand2_1)
     1    0.006264    0.032029    0.040125    0.359375 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032043    0.000214    0.359589 v output22/A (sg13g2_buf_2)
     1    0.082935    0.092699    0.112171    0.471761 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.093268    0.005926    0.477687 v sine_out[26] (out)
                                              0.477687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327687   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019672    0.002313    0.325519 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006459    0.019955    0.045855    0.371374 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019969    0.000413    0.371787 v output13/A (sg13g2_buf_2)
     1    0.081842    0.091425    0.106958    0.478745 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.091939    0.005607    0.484351 v sine_out[18] (out)
                                              0.484351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334351   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034869    0.001216    0.550542 v _293_/D (sg13g2_dfrbpq_1)
                                              0.550542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237274   clock uncertainty
                                  0.000000    0.237274   clock reconvergence pessimism
                                 -0.026134    0.211140   library hold time
                                              0.211140   data required time
---------------------------------------------------------------------------------------------
                                              0.211140   data required time
                                             -0.550542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339402   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016272    0.000522    0.087096 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009964    0.032424    0.121666    0.208761 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032429    0.000412    0.209173 ^ fanout72/A (sg13g2_buf_8)
     8    0.045892    0.023859    0.055655    0.264828 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024730    0.003263    0.268091 ^ fanout71/A (sg13g2_buf_8)
     8    0.043954    0.022847    0.053200    0.321291 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.023446    0.002869    0.324160 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004855    0.033172    0.046277    0.370437 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.033177    0.000319    0.370756 v output28/A (sg13g2_buf_2)
     1    0.084688    0.094588    0.113578    0.484334 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095242    0.006413    0.490747 v sine_out[31] (out)
                                              0.490747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.490747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340747   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034404    0.000351    0.321216 v _284_/A (sg13g2_and2_1)
     1    0.009847    0.027349    0.059206    0.380423 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027377    0.000785    0.381208 v output7/A (sg13g2_buf_2)
     1    0.082914    0.092613    0.110477    0.491685 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.093154    0.005782    0.497467 v sine_out[12] (out)
                                              0.497467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.497467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347467   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019672    0.002316    0.325521 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007975    0.040500    0.054294    0.379815 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040512    0.000551    0.380366 v output23/A (sg13g2_buf_2)
     1    0.083049    0.092842    0.115806    0.496172 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093347    0.005597    0.501769 v sine_out[27] (out)
                                              0.501769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.501769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351769   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023782    0.002452    0.278104 ^ _255_/A (sg13g2_nor4_1)
     1    0.004354    0.024013    0.030215    0.308319 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024014    0.000176    0.308495 v _256_/B2 (sg13g2_a22oi_1)
     1    0.008276    0.058742    0.056012    0.364507 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.058774    0.001053    0.365561 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.113929    0.130105    0.495666 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114471    0.006399    0.502065 ^ sine_out[0] (out)
                                              0.502065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352065   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019625    0.001061    0.270681 v _150_/A (sg13g2_and2_1)
     3    0.014729    0.036958    0.062183    0.332864 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037040    0.001296    0.334160 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004145    0.026259    0.047980    0.382140 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026260    0.000295    0.382435 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.111809    0.116658    0.499093 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112243    0.005687    0.504780 ^ sine_out[22] (out)
                                              0.504780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038070    0.001144    0.361959 ^ _279_/A (sg13g2_nor2_1)
     1    0.005027    0.022532    0.031041    0.393000 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.022533    0.000351    0.393351 v output34/A (sg13g2_buf_2)
     1    0.081811    0.091414    0.107914    0.501265 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.091932    0.005626    0.506891 v sine_out[7] (out)
                                              0.506891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356891   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019625    0.001061    0.270681 v _150_/A (sg13g2_and2_1)
     3    0.014729    0.036958    0.062183    0.332864 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037011    0.000979    0.333843 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004663    0.028064    0.049962    0.383805 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028066    0.000307    0.384112 ^ output17/A (sg13g2_buf_2)
     1    0.081915    0.111823    0.117375    0.501487 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.112255    0.005671    0.507158 ^ sine_out[21] (out)
                                              0.507158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357157   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033017    0.000320    0.319554 v _147_/A (sg13g2_nand2_1)
     2    0.011442    0.038388    0.040206    0.359760 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038441    0.001145    0.360905 ^ _275_/B (sg13g2_nor2_1)
     1    0.007269    0.023878    0.031583    0.392488 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.023923    0.000792    0.393281 v output30/A (sg13g2_buf_2)
     1    0.082936    0.092640    0.109023    0.502304 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.093221    0.005987    0.508291 v sine_out[3] (out)
                                              0.508291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.508291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358291   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033023    0.000475    0.319709 v _144_/B (sg13g2_nand2_1)
     2    0.007616    0.028931    0.035953    0.355662 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028934    0.000227    0.355889 ^ _212_/B (sg13g2_nor2_1)
     2    0.012414    0.033106    0.037899    0.393788 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.033129    0.000717    0.394505 v output26/A (sg13g2_buf_2)
     1    0.083188    0.092953    0.112835    0.507339 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.093507    0.005863    0.513202 v sine_out[2] (out)
                                              0.513202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038182    0.002004    0.362819 ^ _278_/A (sg13g2_nor2_1)
     1    0.006903    0.026017    0.034259    0.397078 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.026074    0.000928    0.398006 v output33/A (sg13g2_buf_2)
     1    0.082245    0.091917    0.109476    0.507482 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.092462    0.005780    0.513262 v sine_out[6] (out)
                                              0.513262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363262   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038112    0.001527    0.362342 ^ _277_/A (sg13g2_nor2_1)
     1    0.007503    0.027095    0.035433    0.397775 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027127    0.000566    0.398341 v output32/A (sg13g2_buf_2)
     1    0.082274    0.091909    0.110107    0.508448 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.092398    0.005478    0.513926 v sine_out[5] (out)
                                              0.513926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363926   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038216    0.002196    0.363011 ^ _276_/A (sg13g2_nor2_1)
     1    0.008677    0.029509    0.037326    0.400337 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.029590    0.001199    0.401536 v output31/A (sg13g2_buf_2)
     1    0.082646    0.092332    0.111238    0.512774 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092842    0.005609    0.518383 v sine_out[4] (out)
                                              0.518383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368383   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079739    0.001053    0.375055 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004364    0.026022    0.035789    0.410844 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.026023    0.000277    0.411121 v output5/A (sg13g2_buf_2)
     1    0.083627    0.093374    0.110312    0.521432 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.093960    0.006041    0.527474 v sine_out[10] (out)
                                              0.527474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377474   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079740    0.001092    0.375093 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004742    0.026714    0.036704    0.411797 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.026715    0.000308    0.412106 v output36/A (sg13g2_buf_2)
     1    0.082176    0.091839    0.109723    0.521828 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.092371    0.005708    0.527537 v sine_out[9] (out)
                                              0.527537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377537   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033017    0.000320    0.319554 v _147_/A (sg13g2_nand2_1)
     2    0.011442    0.038388    0.040206    0.359760 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038411    0.000761    0.360521 ^ _149_/B (sg13g2_nand2_1)
     1    0.007180    0.037920    0.048301    0.408822 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.037931    0.000512    0.409334 v output10/A (sg13g2_buf_2)
     1    0.082790    0.092592    0.114366    0.523700 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.093141    0.005822    0.529522 v sine_out[15] (out)
                                              0.529522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379522   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033023    0.000475    0.319709 v _144_/B (sg13g2_nand2_1)
     2    0.007616    0.028931    0.035953    0.355662 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028934    0.000246    0.355908 ^ _145_/B (sg13g2_nand2_1)
     1    0.008940    0.043457    0.050893    0.406801 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043485    0.000890    0.407691 v output9/A (sg13g2_buf_2)
     1    0.082567    0.092413    0.116319    0.524009 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.092965    0.005830    0.529839 v sine_out[14] (out)
                                              0.529839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379839   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079746    0.001217    0.375219 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005458    0.028038    0.038443    0.413662 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.028048    0.000360    0.414022 v output8/A (sg13g2_buf_2)
     1    0.083020    0.092688    0.110988    0.525010 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.093183    0.005537    0.530547 v sine_out[13] (out)
                                              0.530547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380547   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079753    0.001357    0.375358 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005711    0.028533    0.039067    0.414425 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028538    0.000365    0.414790 v output6/A (sg13g2_buf_2)
     1    0.083350    0.093073    0.111228    0.526019 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.093619    0.005825    0.531844 v sine_out[11] (out)
                                              0.531844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381844   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019689    0.002369    0.325575 ^ _168_/A (sg13g2_nor2_1)
     2    0.007607    0.023923    0.029834    0.355409 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023937    0.000449    0.355858 v _169_/B (sg13g2_nand2_1)
     1    0.003965    0.020389    0.026359    0.382217 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.020390    0.000158    0.382375 ^ _170_/B (sg13g2_nand2_1)
     1    0.005112    0.028231    0.037787    0.420161 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.028249    0.000346    0.420508 v output20/A (sg13g2_buf_2)
     1    0.082081    0.091763    0.110207    0.530715 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.092302    0.005745    0.536460 v sine_out[24] (out)
                                              0.536460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.536460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386460   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019448    0.001439    0.324645 ^ _181_/A (sg13g2_and2_1)
     4    0.015795    0.048766    0.076804    0.401449 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.048775    0.000660    0.402109 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.003092    0.018243    0.026142    0.428251 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.018243    0.000123    0.428374 v output25/A (sg13g2_buf_2)
     1    0.083415    0.093000    0.107573    0.535947 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093482    0.005481    0.541428 v sine_out[29] (out)
                                              0.541428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391428   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019689    0.002369    0.325575 ^ _168_/A (sg13g2_nor2_1)
     2    0.007607    0.023923    0.029834    0.355409 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023938    0.000463    0.355871 v _171_/B (sg13g2_nand2_1)
     1    0.005199    0.023967    0.028648    0.384520 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.023969    0.000365    0.384884 ^ _172_/B (sg13g2_nand2_1)
     1    0.005668    0.030680    0.040273    0.425157 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030699    0.000356    0.425514 v output21/A (sg13g2_buf_2)
     1    0.082576    0.092292    0.111517    0.537031 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.092827    0.005739    0.542770 v sine_out[25] (out)
                                              0.542770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392770   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019448    0.001439    0.324645 ^ _181_/A (sg13g2_and2_1)
     4    0.015795    0.048766    0.076804    0.401449 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.048771    0.000533    0.401983 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004731    0.021222    0.029421    0.431404 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.021223    0.000322    0.431726 v output27/A (sg13g2_buf_2)
     1    0.083382    0.093137    0.108070    0.539796 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.093776    0.006292    0.546088 v sine_out[30] (out)
                                              0.546088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396088   slack (MET)



