# CS2610 - Computer Organization and Architecture Lab
**Team:** Ravi, Vineeth, Goutam

## Cache Simulator

[Detailed problem statement](https://github.com/Vineeth-Kada/Computer-Organization-and-Architecture/blob/main/Cache%20Simulator/Problem%20Statement.pdf)
* Implemented a single level cache with random, [LRU](https://en.wikipedia.org/wiki/Cache_replacement_policies#Least_recently_used_(LRU)), and [pseudo LRU](https://en.wikipedia.org/wiki/Cache_replacement_policies#Pseudo-LRU_(PLRU)) replacement policies.
* User can customize cache size, block size, and associativity.
* Given memory trace, finds counts on number of accesses, misses and evictions

## Pipelined Processor
