# riscv_cpu

A 5-stage 32-bit RISC-V Core, the course project submitted in the course of Computer Organization and Design in THU CST 2021.

master version do not support page table but frequency is 50M.

final-page-table version support page table but frequency is 10M.
