	component core is
		port (
			clk_clk                           : in  std_logic                     := 'X';             -- clk
			freq_0_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_1_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_2_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_3_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_4_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_5_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_6_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			freq_7_external_connection_export : in  std_logic_vector(23 downto 0) := (others => 'X'); -- export
			pwm_0_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_1_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_2_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_3_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_4_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_5_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_6_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			pwm_7_external_connection_export  : out std_logic_vector(6 downto 0);                     -- export
			uart_external_connection_rxd      : in  std_logic                     := 'X';             -- rxd
			uart_external_connection_txd      : out std_logic                                         -- txd
		);
	end component core;

