Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Aug 10 16:01:02 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Unit6/Mram_register11_RAMD_D1_O
   Unit6/Mram_register12_RAMD_D1_O
   Unit6/Mram_register2_RAMD_D1_O
   Unit6/Mram_register3_RAMD_D1_O


