<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: Peripheral USART clock source selection</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Peripheral USART clock source selection<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___l_l___driver.html">STM32G4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___constants.html">RCC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4fe86c09929bf094c240503201250643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga4fe86c09929bf094c240503201250643">LL_RCC_USART1_CLKSOURCE_PCLK2</a>&#160;&#160;&#160;(RCC_CCIPR_USART1SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:ga4fe86c09929bf094c240503201250643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66798a0cd20ee22d2250c2feec550cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga66798a0cd20ee22d2250c2feec550cde">LL_RCC_USART1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a>)</td></tr>
<tr class="separator:ga66798a0cd20ee22d2250c2feec550cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276c5d0672eb55f392e6914251103947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga276c5d0672eb55f392e6914251103947">LL_RCC_USART1_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>)</td></tr>
<tr class="separator:ga276c5d0672eb55f392e6914251103947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf760f039a46bf49ea7c38cc9e95c1cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gaf760f039a46bf49ea7c38cc9e95c1cd2">LL_RCC_USART1_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)</td></tr>
<tr class="separator:gaf760f039a46bf49ea7c38cc9e95c1cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291413ae464230071eb9dd95aca54f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga291413ae464230071eb9dd95aca54f4a">LL_RCC_USART2_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(RCC_CCIPR_USART2SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:ga291413ae464230071eb9dd95aca54f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eed7101518f6d0434c8860412aad1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7eed7101518f6d0434c8860412aad1b9">LL_RCC_USART2_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a>)</td></tr>
<tr class="separator:ga7eed7101518f6d0434c8860412aad1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be8325622fa78a093a8689aa68af787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga3be8325622fa78a093a8689aa68af787">LL_RCC_USART2_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>)</td></tr>
<tr class="separator:ga3be8325622fa78a093a8689aa68af787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7785b8b34046a66f7547978d9de4ae6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7785b8b34046a66f7547978d9de4ae6b">LL_RCC_USART2_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)</td></tr>
<tr class="separator:ga7785b8b34046a66f7547978d9de4ae6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ba83ec084a7b2da4c7a39074f5aa5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gaa3ba83ec084a7b2da4c7a39074f5aa5c">LL_RCC_USART3_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(RCC_CCIPR_USART3SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:gaa3ba83ec084a7b2da4c7a39074f5aa5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea835fe2ed4475b83c1799bf950ffda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga3ea835fe2ed4475b83c1799bf950ffda">LL_RCC_USART3_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">RCC_CCIPR_USART3SEL_0</a>)</td></tr>
<tr class="separator:ga3ea835fe2ed4475b83c1799bf950ffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352552875e77d3330e3d810793c3eecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga352552875e77d3330e3d810793c3eecd">LL_RCC_USART3_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">RCC_CCIPR_USART3SEL_1</a>)</td></tr>
<tr class="separator:ga352552875e77d3330e3d810793c3eecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61dcbcbc96838ad5eac54499534c34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gab61dcbcbc96838ad5eac54499534c34e">LL_RCC_USART3_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)</td></tr>
<tr class="separator:gab61dcbcbc96838ad5eac54499534c34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga276c5d0672eb55f392e6914251103947" name="ga276c5d0672eb55f392e6914251103947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga276c5d0672eb55f392e6914251103947">&#9670;&#160;</a></span>LL_RCC_USART1_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART1_CLKSOURCE_HSI&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSI clock used as USART1 clock source </p>

</div>
</div>
<a id="gaf760f039a46bf49ea7c38cc9e95c1cd2" name="gaf760f039a46bf49ea7c38cc9e95c1cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf760f039a46bf49ea7c38cc9e95c1cd2">&#9670;&#160;</a></span>LL_RCC_USART1_CLKSOURCE_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART1_CLKSOURCE_LSE&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LSE clock used as USART1 clock source </p>

</div>
</div>
<a id="ga4fe86c09929bf094c240503201250643" name="ga4fe86c09929bf094c240503201250643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe86c09929bf094c240503201250643">&#9670;&#160;</a></span>LL_RCC_USART1_CLKSOURCE_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART1_CLKSOURCE_PCLK2&#160;&#160;&#160;(RCC_CCIPR_USART1SEL &lt;&lt; 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PCLK2 clock used as USART1 clock source </p>

</div>
</div>
<a id="ga66798a0cd20ee22d2250c2feec550cde" name="ga66798a0cd20ee22d2250c2feec550cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66798a0cd20ee22d2250c2feec550cde">&#9670;&#160;</a></span>LL_RCC_USART1_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART1_CLKSOURCE_SYSCLK&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SYSCLK clock used as USART1 clock source </p>

</div>
</div>
<a id="ga3be8325622fa78a093a8689aa68af787" name="ga3be8325622fa78a093a8689aa68af787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3be8325622fa78a093a8689aa68af787">&#9670;&#160;</a></span>LL_RCC_USART2_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART2_CLKSOURCE_HSI&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSI clock used as USART2 clock source </p>

</div>
</div>
<a id="ga7785b8b34046a66f7547978d9de4ae6b" name="ga7785b8b34046a66f7547978d9de4ae6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7785b8b34046a66f7547978d9de4ae6b">&#9670;&#160;</a></span>LL_RCC_USART2_CLKSOURCE_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART2_CLKSOURCE_LSE&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LSE clock used as USART2 clock source </p>

</div>
</div>
<a id="ga291413ae464230071eb9dd95aca54f4a" name="ga291413ae464230071eb9dd95aca54f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291413ae464230071eb9dd95aca54f4a">&#9670;&#160;</a></span>LL_RCC_USART2_CLKSOURCE_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART2_CLKSOURCE_PCLK1&#160;&#160;&#160;(RCC_CCIPR_USART2SEL &lt;&lt; 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PCLK1 clock used as USART2 clock source </p>

</div>
</div>
<a id="ga7eed7101518f6d0434c8860412aad1b9" name="ga7eed7101518f6d0434c8860412aad1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eed7101518f6d0434c8860412aad1b9">&#9670;&#160;</a></span>LL_RCC_USART2_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART2_CLKSOURCE_SYSCLK&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SYSCLK clock used as USART2 clock source </p>

</div>
</div>
<a id="ga352552875e77d3330e3d810793c3eecd" name="ga352552875e77d3330e3d810793c3eecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352552875e77d3330e3d810793c3eecd">&#9670;&#160;</a></span>LL_RCC_USART3_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART3_CLKSOURCE_HSI&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">RCC_CCIPR_USART3SEL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSI clock used as USART3 clock source </p>

</div>
</div>
<a id="gab61dcbcbc96838ad5eac54499534c34e" name="gab61dcbcbc96838ad5eac54499534c34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61dcbcbc96838ad5eac54499534c34e">&#9670;&#160;</a></span>LL_RCC_USART3_CLKSOURCE_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART3_CLKSOURCE_LSE&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >LSE clock used as USART3 clock source </p>

</div>
</div>
<a id="gaa3ba83ec084a7b2da4c7a39074f5aa5c" name="gaa3ba83ec084a7b2da4c7a39074f5aa5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3ba83ec084a7b2da4c7a39074f5aa5c">&#9670;&#160;</a></span>LL_RCC_USART3_CLKSOURCE_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART3_CLKSOURCE_PCLK1&#160;&#160;&#160;(RCC_CCIPR_USART3SEL &lt;&lt; 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PCLK1 clock used as USART3 clock source </p>

</div>
</div>
<a id="ga3ea835fe2ed4475b83c1799bf950ffda" name="ga3ea835fe2ed4475b83c1799bf950ffda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea835fe2ed4475b83c1799bf950ffda">&#9670;&#160;</a></span>LL_RCC_USART3_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_USART3_CLKSOURCE_SYSCLK&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">RCC_CCIPR_USART3SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SYSCLK clock used as USART3 clock source </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
