`define DELAY 20
module right_twoShift_testbench(); 
reg [31:0] 	a;
reg			b;
wire [31:0] result;

right_two_shift rs (result, a, b);

initial begin
a = 31'b 11001100 11001100	11001100 11001100; b = 0;
#`DELAY;
a = 31'b 11001100 11001100	11001100 11001100; b = 1;
#`DELAY;
end
 
 
initial
begin
$monitor("time = %2d, a =%1b, b=%1b, result=%1b", $time, a, b, result);
end
 
endmodule