{
  "source_file": "6502 processor.txt",
  "source_md5": "a8f115a21fc48a8243a6a309cbb00f1c",
  "context": "6502 Processor Reference from C64 Programmers Reference Manual",
  "splits": [
    {
      "start": 1,
      "end": 13,
      "ignore": true,
      "reason": "Title and source attribution header"
    },
    {
      "start": 14,
      "end": 111,
      "name": "6502_registers",
      "description": "6502 processor registers: accumulator A, index register X, index register Y, processor status register P with flags (N negative V overflow B break D decimal I interrupt Z zero C carry), program counter PC, stack pointer SP, register layout and bit positions"
    },
    {
      "start": 112,
      "end": 249,
      "name": "6502_addressing_modes_reference",
      "description": "6502 addressing modes: immediate, absolute, zero page, implied, indirect absolute, absolute indexed X Y, zero page indexed X Y, indexed indirect (zp,X), indirect indexed (zp),Y, relative branching, two-byte operand format, page boundary crossing"
    },
    {
      "start": 250,
      "end": 370,
      "name": "6502_instruction_set_listing",
      "description": "6502 instruction set alphabetical listing: all mnemonics ADC AND ASL BCC BCS BEQ BIT BMI BNE BPL BRK BVC BVS CLC CLD CLI CLV CMP CPX CPY DEC DEX DEY EOR INC INX INY JMP JSR LDA LDX LDY LSR NOP ORA PHA PHP PLA PLP ROL ROR RTI RTS SBC SEC SED SEI STA STX STY TAX TAY TSX TXA TXS TYA with addressing modes, opcodes, bytes, cycles; notation key for flags and symbols"
    },
    {
      "start": 371,
      "end": 1158,
      "name": "6502_instruction_details",
      "description": "6502 instruction detailed reference: each instruction ADC through TYA with description, addressing modes, opcodes, bytes, cycles, flag effects N V B D I Z C, operation pseudocode; add with carry, logical AND, arithmetic shift left, branch instructions, bit test, break, clear flags, compare, decrement increment, exclusive OR, jump subroutine, load store, logical shift right, no operation, OR, push pull stack, rotate left right, return from interrupt subroutine, subtract with borrow, set flags, transfer registers"
    },
    {
      "start": 1159,
      "end": 1246,
      "name": "6502_cycle_timing_tables",
      "description": "6502 instruction cycle timing tables: clock cycles per instruction by addressing mode, page boundary crossing penalty +1 cycle, branch taken penalty, read-modify-write timing, cycle count matrix organized by instruction group"
    },
    {
      "start": 1247,
      "end": 1381,
      "name": "6502_opcode_map",
      "description": "6502 opcode map: complete $00-$FF hex opcode table organized in 16x16 grid, high nibble rows low nibble columns, all 151 valid opcodes with addressing mode indicators, illegal opcode gaps, machine code byte values for all instructions"
    },
    {
      "start": 1382,
      "end": 1739,
      "name": "6502_instruction_pseudocode",
      "description": "6502 instruction C pseudocode from VICE emulator: conventions for pseudocode notation, complete C language implementation of every instruction including ADC SBC with decimal mode BCD, flag calculations, stack operations push pull, interrupt handling BRK IRQ NMI, register transfers, memory read-modify-write operations, branch logic, compare operations"
    }
  ]
}
