<html><body><samp><pre>
<!@TC:1757190277>
#Build: Synplify Pro (R) V-2023.09M-5, Build 540R, Apr 29 2025
#install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
#OS: Windows 10 or later
#Hostname: MUSTAFA

# Sat Sep  6 16:24:37 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @</a>

@N: : <!@TM:1757190308> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @</a>

@N: : <!@TM:1757190308> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1757190308> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">syn_comps.v(21)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">syn_comps.v(61)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">syn_comps.v(88)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">syn_comps.v(118)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">syn_comps.v(168)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">syn_comps.v(213)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">syn_comps.v(232)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">syn_comps.v(281)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">syn_comps.v(335)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">syn_comps.v(657)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">syn_comps.v(761)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">syn_comps.v(795)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">syn_comps.v(1059)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">syn_comps.v(1369)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">syn_comps.v(1396)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">syn_comps.v(1441)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">syn_comps.v(1474)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">syn_comps.v(1492)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">syn_comps.v(1518)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">syn_comps.v(1559)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">syn_comps.v(1581)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">syn_comps.v(1599)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">syn_comps.v(1616)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">syn_comps.v(1635)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">syn_comps.v(1652)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">syn_comps.v(1681)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">syn_comps.v(1712)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">syn_comps.v(1802)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">syn_comps.v(2026)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">syn_comps.v(2187)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">syn_comps.v(2203)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">syn_comps.v(2219)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">syn_comps.v(2235)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">syn_comps.v(2267)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">syn_comps.v(2648)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">syn_comps.v(3661)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">syn_comps.v(3732)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">syn_comps.v(3861)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">syn_comps.v(3879)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">syn_comps.v(3896)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">syn_comps.v(3911)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">syn_comps.v(3926)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">syn_comps.v(3953)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4067:13:4067:26:@W:CG100:@XP_MSG">syn_comps.v(4067)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4098:13:4098:26:@W:CG100:@XP_MSG">syn_comps.v(4098)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4144:13:4144:26:@W:CG100:@XP_MSG">syn_comps.v(4144)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4255:13:4255:26:@W:CG100:@XP_MSG">syn_comps.v(4255)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4439:13:4439:26:@W:CG100:@XP_MSG">syn_comps.v(4439)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4480:13:4480:26:@W:CG100:@XP_MSG">syn_comps.v(4480)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4506:13:4506:26:@W:CG100:@XP_MSG">syn_comps.v(4506)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4523:13:4523:26:@W:CG100:@XP_MSG">syn_comps.v(4523)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:4600:13:4600:26:@W:CG100:@XP_MSG">syn_comps.v(4600)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:5364:13:5364:26:@W:CG100:@XP_MSG">syn_comps.v(5364)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:6174:13:6174:26:@W:CG100:@XP_MSG">syn_comps.v(6174)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:6283:13:6283:26:@W:CG100:@XP_MSG">syn_comps.v(6283)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:6321:13:6321:26:@W:CG100:@XP_MSG">syn_comps.v(6321)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:6394:13:6394:26:@W:CG100:@XP_MSG">syn_comps.v(6394)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:7283:13:7283:26:@W:CG100:@XP_MSG">syn_comps.v(7283)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:8340:13:8340:26:@W:CG100:@XP_MSG">syn_comps.v(8340)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:9299:13:9299:26:@W:CG100:@XP_MSG">syn_comps.v(9299)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10035:13:10035:26:@W:CG100:@XP_MSG">syn_comps.v(10035)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10750:13:10750:26:@W:CG100:@XP_MSG">syn_comps.v(10750)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10784:13:10784:26:@W:CG100:@XP_MSG">syn_comps.v(10784)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10820:13:10820:26:@W:CG100:@XP_MSG">syn_comps.v(10820)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10867:13:10867:26:@W:CG100:@XP_MSG">syn_comps.v(10867)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:10901:13:10901:26:@W:CG100:@XP_MSG">syn_comps.v(10901)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:11767:13:11767:26:@W:CG100:@XP_MSG">syn_comps.v(11767)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:12810:13:12810:26:@W:CG100:@XP_MSG">syn_comps.v(12810)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:12822:15:12822:28:@W:CG100:@XP_MSG">syn_comps.v(12822)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:12831:13:12831:26:@W:CG100:@XP_MSG">syn_comps.v(12831)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">syn_comps.v(12843)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:12856:13:12856:26:@W:CG100:@XP_MSG">syn_comps.v(12856)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreTimer_C0\CoreTimer_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:796:18:796:31:@N:CG334:@XP_MSG">miv_rv32_pkg.v(796)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:798:18:798:30:@N:CG333:@XP_MSG">miv_rv32_pkg.v(798)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:1536:18:1536:31:@N:CG334:@XP_MSG">miv_rv32_pkg.v(1536)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:1550:18:1550:30:@N:CG333:@XP_MSG">miv_rv32_pkg.v(1550)</a><!@TM:1757190308> | Read directive translate_on.
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:21267:12:21267:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(21267)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:21316:12:21316:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(21316)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:21861:20:21861:33:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(21861)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:21877:20:21877:32:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(21877)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:22391:12:22391:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(22391)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:22459:12:22459:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(22459)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:25452:12:25452:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(25452)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:25460:12:25460:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(25460)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:25769:12:25769:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(25769)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:25777:12:25777:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(25777)</a><!@TM:1757190308> | Read directive translate_on.
<font color=#A52A2A>@W:<a href="@W:CS138:@XP_HELP">CS138</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:26989:0:26931:9:@W:CS138:@XP_MSG">miv_rv32_hart_merged.v(26989)</a><!@TM:1757190308> | Macro definition for RAM_BIST_VIEW_BEHAV not found. Cannot undefine.</font>
<font color=#A52A2A>@W:<a href="@W:CS138:@XP_HELP">CS138</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:26990:0:26931:9:@W:CS138:@XP_MSG">miv_rv32_hart_merged.v(26990)</a><!@TM:1757190308> | Macro definition for RAM_BIST_VIEW not found. Cannot undefine.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27214:20:27214:33:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(27214)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27217:20:27217:32:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(27217)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27227:20:27227:33:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(27227)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27237:20:27237:32:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(27237)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27242:12:27242:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(27242)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:27300:12:27300:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(27300)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28378:20:28378:33:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(28378)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28381:20:28381:32:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(28381)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28391:20:28391:33:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(28391)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28401:20:28401:32:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(28401)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28406:12:28406:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(28406)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:28464:12:28464:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(28464)</a><!@TM:1757190308> | Read directive translate_on.
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:29121:14:29121:29:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(29121)</a><!@TM:1757190308> | Unrecognized synthesis directive dc_script_begin. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:29124:14:29124:27:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(29124)</a><!@TM:1757190308> | Unrecognized synthesis directive dc_script_end. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:33910:104:33910:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(33910)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:34706:104:34706:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(34706)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:35086:104:35086:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(35086)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:35316:104:35316:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(35316)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:35536:104:35536:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(35536)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:35932:104:35932:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(35932)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:36264:104:36264:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(36264)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:36476:104:36476:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(36476)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:36692:104:36692:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(36692)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:37011:104:37011:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(37011)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:37227:104:37227:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(37227)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:37457:104:37457:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(37457)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:37837:104:37837:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(37837)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:38116:104:38116:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(38116)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:38316:104:38316:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(38316)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:38581:104:38581:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(38581)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:39241:39:39241:40:@W:CG104:@XP_MSG">miv_rv32_hart_merged.v(39241)</a><!@TM:1757190308> | Unsized number in concatenation is 32 bits</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:39806:106:39806:106:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(39806)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:40250:14:40250:27:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(40250)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:40254:14:40254:26:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(40254)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:41809:12:41809:25:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(41809)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:41814:12:41814:24:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(41814)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:41866:18:41866:31:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(41866)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:41880:18:41880:30:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(41880)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:42004:14:42004:27:@N:CG334:@XP_MSG">miv_rv32_hart_merged.v(42004)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:42037:14:42037:26:@N:CG333:@XP_MSG">miv_rv32_hart_merged.v(42037)</a><!@TM:1757190308> | Read directive translate_on.
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:42208:104:42208:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(42208)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:42549:104:42549:104:@W:CS141:@XP_MSG">miv_rv32_hart_merged.v(42549)</a><!@TM:1757190308> | Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.</font>
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v:618:19:618:32:@N:CG334:@XP_MSG">CoreAHBLSRAM_AHBLSram_ECC.v(618)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v:621:19:621:31:@N:CG333:@XP_MSG">CoreAHBLSRAM_AHBLSram_ECC.v(621)</a><!@TM:1757190308> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v:624:16:624:29:@N:CG334:@XP_MSG">CoreAHBLSRAM_AHBLSram_ECC.v(624)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v:633:16:633:28:@N:CG333:@XP_MSG">CoreAHBLSRAM_AHBLSram_ECC.v(633)</a><!@TM:1757190308> | Read directive translate_on.
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:481:19:481:32:@N:CG334:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(481)</a><!@TM:1757190308> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:484:19:484:31:@N:CG333:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(484)</a><!@TM:1757190308> | Read directive translate_on.
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_SRAM_AHBL_AXI_C0.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v" (library work)
@I::"C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1757190308> | User defined pragma syn_black_box detected</font>

Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v:70:8:70:29:@N:CG364:@XP_MSG">miv_rv32_hart_cfg_pkg.v(70)</a><!@TM:1757190308> | Synthesizing module miv_rv32_hart_cfg_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:73:8:73:20:@N:CG364:@XP_MSG">miv_rv32_pkg.v(73)</a><!@TM:1757190308> | Synthesizing module miv_rv32_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v:69:8:69:27:@N:CG364:@XP_MSG">miv_rv32_subsys_pkg.v(69)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:314:0:314:6:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(314)</a><!@TM:1757190308> | Synthesizing module work_C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v_unit in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:77:0:77:6:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(77)</a><!@TM:1757190308> | Synthesizing module work_C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v_unit in library work.
Selecting top level module PROC_SUBSYSTEM
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1757190308> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:22:7:22:20:@N:CG775:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1757190308> | Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1757190308> | Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1757190308> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1757190308> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1757190308> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreAPB3_C0\CoreAPB3_C0.v:57:7:57:18:@N:CG364:@XP_MSG">CoreAPB3_C0.v(57)</a><!@TM:1757190308> | Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
Finished optimization stage 1 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:23:7:23:41:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1757190308> | Synthesizing module CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1757190308> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0.v:153:7:153:18:@N:CG364:@XP_MSG">CoreGPIO_C0.v(153)</a><!@TM:1757190308> | Synthesizing module CoreGPIO_C0 in library work.
Running optimization stage 1 on CoreGPIO_C0 .......
Finished optimization stage 1 on CoreGPIO_C0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:22:7:22:20:@N:CG364:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1757190308> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000000
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000000
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000000
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000000
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000000
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000000
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000000
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000000
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000000
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000000
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000000
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000000
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000000
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000000
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000000
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000000
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b0000000000000000
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:1442:7:1442:12:@N:CG364:@XP_MSG">acg5.v(1442)</a><!@TM:1757190308> | Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v:20:7:20:25:@N:CG364:@XP_MSG">corejtagdebug_bufd.v(20)</a><!@TM:1757190308> | Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:229:7:229:11:@N:CG364:@XP_MSG">acg5.v(229)</a><!@TM:1757190308> | Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v:47:7:47:28:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1757190308> | Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1757190308> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:31:8:31:14:@W:CG360:@XP_MSG">corejtagdebug.v(31)</a><!@TM:1757190308> | Removing wire UTRSTB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:32:8:32:12:@W:CG360:@XP_MSG">corejtagdebug.v(32)</a><!@TM:1757190308> | Removing wire UTMS, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:169:8:169:53:@W:CG360:@XP_MSG">corejtagdebug.v(169)</a><!@TM:1757190308> | Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:176:8:176:53:@W:CG360:@XP_MSG">corejtagdebug.v(176)</a><!@TM:1757190308> | Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:183:8:183:53:@W:CG360:@XP_MSG">corejtagdebug.v(183)</a><!@TM:1757190308> | Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:190:8:190:53:@W:CG360:@XP_MSG">corejtagdebug.v(190)</a><!@TM:1757190308> | Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:241:28:241:38:@W:CG360:@XP_MSG">corejtagdebug.v(241)</a><!@TM:1757190308> | Removing wire iURSTB_inv, as there is no assignment to it.</font>
Running optimization stage 1 on COREJTAGDEBUG_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:31:8:31:14:@W:CL318:@XP_MSG">corejtagdebug.v(31)</a><!@TM:1757190308> | *Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v:32:8:32:12:@W:CL318:@XP_MSG">corejtagdebug.v(32)</a><!@TM:1757190308> | *Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREJTAGDEBUG_Z3 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.v:56:7:56:23:@N:CG364:@XP_MSG">COREJTAGDEBUG_C0.v(56)</a><!@TM:1757190308> | Synthesizing module COREJTAGDEBUG_C0 in library work.
Running optimization stage 1 on COREJTAGDEBUG_C0 .......
Finished optimization stage 1 on COREJTAGDEBUG_C0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1757190308> | Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C0.v(21)</a><!@TM:1757190308> | Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG364:@XP_MSG">coretimer.v(24)</a><!@TM:1757190308> | Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1757190308> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1757190308> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1757190308> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1757190308> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1757190308> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreTimer_C0\CoreTimer_C0.v:23:7:23:19:@N:CG364:@XP_MSG">CoreTimer_C0.v(23)</a><!@TM:1757190308> | Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v:38:7:38:48:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:31:7:31:47:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1757190308> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1757190308> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1757190308> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL169:@XP_MSG">Tx_async.v(119)</a><!@TM:1757190308> | Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v:30:7:30:47:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1757190308> | Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:31:7:31:47:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1757190308> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1757190308> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:376:0:376:6:@W:CL169:@XP_MSG">CoreUART.v(376)</a><!@TM:1757190308> | Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1757190308> | Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1757190308> | Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:326:0:326:6:@W:CL169:@XP_MSG">CoreUART.v(326)</a><!@TM:1757190308> | Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:293:0:293:6:@W:CL169:@XP_MSG">CoreUART.v(293)</a><!@TM:1757190308> | Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1757190308> | Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1757190308> | Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1757190308> | Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1757190308> | Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v:159:0:159:6:@W:CL169:@XP_MSG">CoreUART.v(159)</a><!@TM:1757190308> | Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:59:7:59:50:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011011
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:254:31:254:42:@N:CG179:@XP_MSG">CoreUARTapb.v(254)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:275:31:275:42:@N:CG179:@XP_MSG">CoreUARTapb.v(275)</a><!@TM:1757190308> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@W:CG133:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1757190308> | Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v:31:7:31:21:@N:CG364:@XP_MSG">CoreUARTapb_C0.v(31)</a><!@TM:1757190308> | Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18474:7:18474:23:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(18474)</a><!@TM:1757190308> | Synthesizing module miv_rv32_ifu_iab in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_BUFF_DEPTH=32'b00000000000000000000000000000010
	MI_I_MEM=32'b00000000000000000000000000000000
   Generated name = miv_rv32_ifu_iab_32s_2s_3s_2s_0s
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18721:3:18721:10:@W:CG532:@XP_MSG">miv_rv32_hart_merged.v(18721)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18721:3:18721:10:@W:CG532:@XP_MSG">miv_rv32_hart_merged.v(18721)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18721:3:18721:10:@W:CG532:@XP_MSG">miv_rv32_hart_merged.v(18721)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
Finished optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11889:7:11889:26:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(11889)</a><!@TM:1757190308> | Synthesizing module miv_rv32_fetch_unit in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_reset_vector=32'b10000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	IAB_BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_IAB_BUFF_DEPTH=32'b00000000000000000000000000000010
	MAX_IFU_EMI_OS=32'b00000000000000000000000000000011
	LOG2_MAX_IFU_EMI_OS=32'b00000000000000000000000000000010
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	IFU_MEM_ERROR_BIT=32'b00000000000000000000000000000000
	IFU_PARITY_ERROR_BIT=32'b00000000000000000000000000000001
   Generated name = miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5
Running optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 .......
Finished optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18916:7:18916:19:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(18916)</a><!@TM:1757190308> | Synthesizing module miv_rv32_lsu in library work.

	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
	OS_COUNT_WIDTH=32'b00000000000000000000000000000010
	MAX_OS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_lsu_32s_2s_1s_2s_2s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19009:38:19009:52:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19009)</a><!@TM:1757190308> | Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19017:38:19017:58:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19017)</a><!@TM:1757190308> | Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19020:38:19020:54:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19020)</a><!@TM:1757190308> | Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19021:38:19021:59:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19021)</a><!@TM:1757190308> | Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19022:38:19022:63:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19022)</a><!@TM:1757190308> | Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19023:38:19023:68:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19023)</a><!@TM:1757190308> | Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19024:38:19024:50:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19024)</a><!@TM:1757190308> | Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19025:38:19025:50:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19025)</a><!@TM:1757190308> | Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19026:38:19026:57:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19026)</a><!@TM:1757190308> | Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19027:38:19027:53:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(19027)</a><!@TM:1757190308> | Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
Finished optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:12771:7:12771:23:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(12771)</a><!@TM:1757190308> | Synthesizing module miv_rv32_idecode in library work.

	GEN_DECODE_RV32I=1'b1
	GEN_DECODE_RV32M=32'b00000000000000000000000000000001
	GEN_DECODE_RV32C=32'b00000000000000000000000000000001
	GEN_DECODE_RV32F=32'b00000000000000000000000000000000
   Generated name = miv_rv32_idecode_1_1s_1s_0s
Running optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 216MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:1115:8:1115:27:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(1115)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_1s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 216MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10619:8:10619:20:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(10619)</a><!@TM:1757190308> | Synthesizing module miv_rv32_exu in library work.

	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	cfg_div_en=32'b00000000000000000000000000000001
	cfg_fast_mul=32'b00000000000000000000000000000000
	cfg_slow_mul=32'b00000000000000000000000000000001
   Generated name = miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10740:32:10740:43:@W:CG1340:@XP_MSG">miv_rv32_hart_merged.v(10740)</a><!@TM:1757190308> | Index into variable mul_mp could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10740:32:10740:43:@W:CG1340:@XP_MSG">miv_rv32_hart_merged.v(10740)</a><!@TM:1757190308> | Index into variable mul_mp could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10766:32:10766:41:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(10766)</a><!@TM:1757190308> | Object fpu_frm_i is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10767:32:10767:36:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(10767)</a><!@TM:1757190308> | Object op_i is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:843:10:843:12:@W:CG133:@XP_MSG">miv_rv32_pkg.v(843)</a><!@TM:1757190308> | Object status_o.NV is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:844:10:844:12:@W:CG133:@XP_MSG">miv_rv32_pkg.v(844)</a><!@TM:1757190308> | Object status_o.DZ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:845:10:845:12:@W:CG133:@XP_MSG">miv_rv32_pkg.v(845)</a><!@TM:1757190308> | Object status_o.OF is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:846:10:846:12:@W:CG133:@XP_MSG">miv_rv32_pkg.v(846)</a><!@TM:1757190308> | Object status_o.UF is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v:847:10:847:12:@W:CG133:@XP_MSG">miv_rv32_pkg.v(847)</a><!@TM:1757190308> | Object status_o.NX is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10773:32:10773:49:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(10773)</a><!@TM:1757190308> | Object fpu_operand_order is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10774:32:10774:40:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(10774)</a><!@TM:1757190308> | Object op_mod_i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 .......
Finished optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:317:8:317:20:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(317)</a><!@TM:1757190308> | Synthesizing module miv_rv32_bcu in library work.
Running optimization stage 1 on miv_rv32_bcu .......
Finished optimization stage 1 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6711:7:6711:23:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(6711)</a><!@TM:1757190308> | Synthesizing module miv_rv32_irq_reg in library work.

	IRQ_STICKY_CAPTURE=32'b00000000000000000000000000000000
   Generated name = miv_rv32_irq_reg_0s
Running optimization stage 1 on miv_rv32_irq_reg_0s .......
Finished optimization stage 1 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6867:7:6867:24:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(6867)</a><!@TM:1757190308> | Synthesizing module miv_rv32_priv_irq in library work.

	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000010
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
   Generated name = miv_rv32_priv_irq_2s_0_0
Running optimization stage 1 on miv_rv32_priv_irq_2s_0_0 .......
Finished optimization stage 1 on miv_rv32_priv_irq_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:1115:8:1115:27:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(1115)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_0s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000011
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_3s_1s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_1s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011111
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_31s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=5'b00000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:1769:7:1769:28:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(1769)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_privarch in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000010
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111110011111111111111
	l_tcm0_start_addr=32'b00001111111111111111111111100010
	l_tcm0_end_addr=32'b00001111111111111111111111100011
   Generated name = miv_rv32_csr_privarch_Z6
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011110
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=30'b100000000000000000000000000001
   Generated name = miv_rv32_csr_gpr_state_reg_30s_1s_536870913
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 269MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4193:18:4193:52:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4193)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4194:18:4194:54:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4194)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4195:18:4195:50:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4195)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4196:18:4196:52:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4196)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4206:18:4206:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4206)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4207:18:4207:64:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4207)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4208:18:4208:60:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4208)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4209:18:4209:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4209)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4213:18:4213:44:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4213)</a><!@TM:1757190308> | Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4214:18:4214:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4214)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4215:18:4215:64:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4215)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4216:18:4216:60:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4216)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4217:18:4217:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4217)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4221:18:4221:57:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4221)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4222:18:4222:59:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4222)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4223:18:4223:55:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4223)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4224:18:4224:57:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4224)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4193:18:4193:52:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4193)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4194:18:4194:54:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4194)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4195:18:4195:50:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4195)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4196:18:4196:52:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4196)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4206:18:4206:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4206)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4207:18:4207:64:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4207)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4208:18:4208:60:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4208)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4209:18:4209:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4209)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4213:18:4213:44:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4213)</a><!@TM:1757190308> | Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4214:18:4214:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4214)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4215:18:4215:64:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4215)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4216:18:4216:60:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4216)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4217:18:4217:62:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4217)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4221:18:4221:57:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4221)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4222:18:4222:59:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4222)</a><!@TM:1757190308> | Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4223:18:4223:55:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4223)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4224:18:4224:57:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(4224)</a><!@TM:1757190308> | Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b10000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 269MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:1935:32:1935:41:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(1935)</a><!@TM:1757190308> | Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2113:32:2113:48:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2113)</a><!@TM:1757190308> | Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2114:32:2114:48:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2114)</a><!@TM:1757190308> | Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2217:50:2217:64:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2217)</a><!@TM:1757190308> | Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2222:50:2222:65:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2222)</a><!@TM:1757190308> | Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2223:50:2223:65:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2223)</a><!@TM:1757190308> | Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2224:50:2224:65:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2224)</a><!@TM:1757190308> | Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2242:50:2242:70:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2242)</a><!@TM:1757190308> | Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2243:50:2243:70:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(2243)</a><!@TM:1757190308> | Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_privarch_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4310:6:4310:27:@W:CL168:@XP_MSG">miv_rv32_hart_merged.v(4310)</a><!@TM:1757190308> | Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on miv_rv32_csr_privarch_Z6 (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7494:7:7494:22:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(7494)</a><!@TM:1757190308> | Synthesizing module miv_rv32_expipe in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000010
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111110011111111111111
	l_tcm0_start_addr=32'b00001111111111111111111111100010
	l_tcm0_end_addr=32'b00001111111111111111111111100011
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_core_cfg_gpr_fwd_hzd=1'b0
   Generated name = miv_rv32_expipe_Z7
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5998:7:5998:23:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5998)</a><!@TM:1757190308> | Synthesizing module miv_rv32_gpr_ram in library work.

	ECC_ENABLE=32'b00000000000000000000000000000000
	l_core_cfg_gpr_fwd_hzd=1'b0
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	GPR_DEPTH=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_0s_0_0s_32s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6111:72:6111:90:@N:CG179:@XP_MSG">miv_rv32_hart_merged.v(6111)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6112:72:6112:90:@N:CG179:@XP_MSG">miv_rv32_hart_merged.v(6112)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6113:72:6113:90:@N:CG179:@XP_MSG">miv_rv32_hart_merged.v(6113)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6344:7:6344:29:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(6344)</a><!@TM:1757190308> | Synthesizing module miv_rv32_gpr_ram_array in library work.

	d_width=32'b00000000000000000000000000100000
	addr_width_gpr=32'b00000000000000000000000000000110
	mem_depth=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_array_32s_6s_32s
Running optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190308> | Found RAM mem_xf, depth=32, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190308> | Found RAM mem_xf, depth=32, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190308> | Found RAM mem_xf, depth=32, width=32
Finished optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 269MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6067:15:6067:27:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6067)</a><!@TM:1757190308> | Object ecc_cerr_int is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6071:16:6071:33:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6071)</a><!@TM:1757190308> | Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6072:16:6072:33:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6072)</a><!@TM:1757190308> | Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6073:16:6073:37:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6073)</a><!@TM:1757190308> | Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6076:16:6076:28:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6076)</a><!@TM:1757190308> | Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6077:16:6077:28:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6077)</a><!@TM:1757190308> | Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6078:16:6078:32:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(6078)</a><!@TM:1757190308> | Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 269MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7682:48:7682:67:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7682)</a><!@TM:1757190308> | Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7685:48:7685:76:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7685)</a><!@TM:1757190308> | Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7692:48:7692:69:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7692)</a><!@TM:1757190308> | Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7716:48:7716:63:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7716)</a><!@TM:1757190308> | Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7758:48:7758:67:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7758)</a><!@TM:1757190308> | Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7821:48:7821:68:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7821)</a><!@TM:1757190308> | Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7928:48:7928:73:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(7928)</a><!@TM:1757190308> | Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8058:48:8058:71:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8058)</a><!@TM:1757190308> | Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8059:48:8059:76:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8059)</a><!@TM:1757190308> | Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8071:48:8071:73:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8071)</a><!@TM:1757190308> | Object csr_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8073:48:8073:68:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8073)</a><!@TM:1757190308> | Object csr_explicit_wr_retr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8099:48:8099:67:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8099)</a><!@TM:1757190308> | Object bus_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8100:48:8100:70:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8100)</a><!@TM:1757190308> | Object parity_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8101:48:8101:67:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8101)</a><!@TM:1757190308> | Object bus_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8102:48:8102:70:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(8102)</a><!@TM:1757190308> | Object parity_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_expipe_Z7 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10390:2:10390:8:@W:CL169:@XP_MSG">miv_rv32_hart_merged.v(10390)</a><!@TM:1757190308> | Pruning unused register sreset. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9191:4:9191:10:@N:CL189:@XP_MSG">miv_rv32_hart_merged.v(9191)</a><!@TM:1757190308> | Register bit gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9191:4:9191:10:@W:CL260:@XP_MSG">miv_rv32_hart_merged.v(9191)</a><!@TM:1757190308> | Pruning register bit 5 of gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on miv_rv32_expipe_Z7 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:564:7:564:20:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(564)</a><!@TM:1757190308> | Synthesizing module miv_rv32_hart in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000010
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111110011111111111111
	l_tcm0_start_addr=32'b00001111111111111111111111100010
	l_tcm0_end_addr=32'b00001111111111111111111111100011
   Generated name = miv_rv32_hart_Z8
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:725:39:725:76:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(725)</a><!@TM:1757190308> | Object ifu_expipe_req_branch_excpt_taken_net is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_hart_Z8 .......
Finished optimization stage 1 on miv_rv32_hart_Z8 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:9927:8:9927:23:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(9927)</a><!@TM:1757190308> | Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000110
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_6s_2s_1s_1s
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:9927:8:9927:23:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(9927)</a><!@TM:1757190308> | Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000001011
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_11s_2s_1s_1s
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5613:8:5613:34:@N:CG364:@XP_MSG">miv_rv32_hart_merged.v(5613)</a><!@TM:1757190308> | Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000011000000010000000011001000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_50397384
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5668:8:5668:19:@W:CG133:@XP_MSG">miv_rv32_hart_merged.v(5668)</a><!@TM:1757190308> | Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 255MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:9927:8:9927:23:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(9927)</a><!@TM:1757190308> | Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000111
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_7s_2s_1s_1s
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_10920_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10042:1:10042:8:@W:CG532:@XP_MSG">miv_rv32_subsys_merged.v(10042)</a><!@TM:1757190308> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 255MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4459:8:4459:28:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(4459)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_regs in library work.

	REGS_ADDR_WIDTH=32'b00000000000000000000000000001100
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_gpr_ded_reset_en=1'b1
	ICACHE_EN=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	REQ_BUFF_WIDTH=32'b00000000000000000000000000000111
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s
Running optimization stage 1 on miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s .......
Finished optimization stage 1 on miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 255MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2448:8:2448:36:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(2448)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_interconnect in library work.

	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	MAX_OS_I_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_I_TRX=32'b00000000000000000000000000000001
	MAX_OS_D_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_D_TRX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_interconnect_Z9
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2894:47:2894:62:@W:CG133:@XP_MSG">miv_rv32_subsys_merged.v(2894)</a><!@TM:1757190308> | Object tcm0_d_os_other is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2895:47:2895:62:@W:CG133:@XP_MSG">miv_rv32_subsys_merged.v(2895)</a><!@TM:1757190308> | Object tcm1_d_os_other is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synlog\PROC_SUBSYSTEM_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on miv_rv32_subsys_interconnect_Z9 .......
Finished optimization stage 1 on miv_rv32_subsys_interconnect_Z9 (CPU Time 0h:00m:00s, Memory Used current: 231MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:79:8:79:23:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(79)</a><!@TM:1757190308> | Synthesizing module miv_rv32_ipcore in library work.

	FAMILY=32'b00000000000000000000000000011010
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111110011111111111111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_tcm0_start_addr=32'b00001111111111111111111111100010
	l_tcm0_end_addr=32'b00001111111111111111111111100011
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000000
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	ICACHE_DEPTH=32'b00000000000000000000000100000000
	TCM0_DEPTH=32'b00000000000000000000000000000010
	TCM0_WIDTH=32'b00000000000000000000000000000001
	TCM1_DEPTH=32'b00000000000000000000000010000001
	l_hart_total_sys_ext_irqs=32'b00000000000000000000000000000010
   Generated name = miv_rv32_ipcore_Z10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15930:7:15930:30:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(15930)</a><!@TM:1757190308> | Synthesizing module miv_rv32_debug_dtm_jtag in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_dtm_jtag_1s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16165:67:16165:74:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16165)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16173:67:16173:74:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16173)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16193:48:16193:55:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16193)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16194:48:16194:55:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16194)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16195:48:16195:55:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16195)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16196:48:16196:56:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16196)</a><!@TM:1757190308> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16380:45:16380:50:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(16380)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on miv_rv32_debug_dtm_jtag_1s .......
Finished optimization stage 1 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15668:7:15668:26:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(15668)</a><!@TM:1757190308> | Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000101001
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_41s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15811:0:15811:6:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(15811)</a><!@TM:1757190308> | Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@N:CL134:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190308> | Found RAM fifo_memory, depth=2, width=41
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15791:0:15791:6:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(15791)</a><!@TM:1757190308> | Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15785:0:15785:6:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(15785)</a><!@TM:1757190308> | Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15668:7:15668:26:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(15668)</a><!@TM:1757190308> | Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000100010
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_34s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15811:0:15811:6:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(15811)</a><!@TM:1757190308> | Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@N:CL134:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190308> | Found RAM fifo_memory, depth=2, width=34
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15791:0:15791:6:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(15791)</a><!@TM:1757190308> | Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15785:0:15785:6:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(15785)</a><!@TM:1757190308> | Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14934:7:14934:25:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(14934)</a><!@TM:1757190308> | Synthesizing module miv_rv32_debug_sba in library work.
Running optimization stage 1 on miv_rv32_debug_sba .......
Finished optimization stage 1 on miv_rv32_debug_sba (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:13790:7:13790:24:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(13790)</a><!@TM:1757190308> | Synthesizing module miv_rv32_debug_du in library work.
Running optimization stage 1 on miv_rv32_debug_du .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14337:0:14337:9:@W:CL265:@XP_MSG">miv_rv32_subsys_merged.v(14337)</a><!@TM:1757190308> | Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14337:0:14337:9:@W:CL271:@XP_MSG">miv_rv32_subsys_merged.v(14337)</a><!@TM:1757190308> | Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14337:0:14337:9:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(14337)</a><!@TM:1757190308> | Optimizing register bit abstractcs_busyerr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14337:0:14337:9:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(14337)</a><!@TM:1757190308> | Pruning unused register abstractcs_busyerr. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:13452:7:13452:28:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(13452)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_debug in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_debug_1s
Running optimization stage 1 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 1 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10332:8:10332:27:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(10332)</a><!@TM:1757190308> | Synthesizing module miv_rv32_rr_pri_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_2s_1s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10191:8:10191:26:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(10191)</a><!@TM:1757190308> | Synthesizing module miv_rv32_fixed_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_fixed_arb_2s
Running optimization stage 1 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6045:8:6045:37:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(6045)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_apb_initiator in library work.

	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_byte_shim=1'b1
	IDLE_ST=3'b000
	SETUP_ST=3'b001
	ACCESS_ST=3'b010
	BH_READ_0_ST=3'b011
	BH_READ_1_ST=3'b100
	BH_WRITE_ST=3'b101
   Generated name = miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6281:36:6281:49:@N:CG179:@XP_MSG">miv_rv32_subsys_merged.v(6281)</a><!@TM:1757190308> | Removing redundant assignment.
Running optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
Finished optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5521:8:5521:37:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(5521)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_ahb_initiator in library work.

	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	ICACHE_EN=32'b00000000000000000000000000000000
	ICACHE_BURST_SIZE=32'b00000000000000000000000000001000
	ADDR_ST=2'b00
	DATA_ST=2'b01
	WAIT_ST=2'b10
	burst_cnt_width=32'b00000000000000000000000000000100
	hburst_value=3'b101
   Generated name = miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5
Running optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Pruning unused register req_complete_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit hsize_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit htrans_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit req_burst_read to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Pruning register bit 2 of hsize_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Pruning unused register req_burst_read. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL260:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Pruning register bit 0 of htrans_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:12978:7:12978:32:@N:CG364:@XP_MSG">miv_rv32_subsys_merged.v(12978)</a><!@TM:1757190308> | Synthesizing module miv_rv32_subsys_mtime_irq in library work.

	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	SYNC_RESET=32'b00000000000000000000000000000001
	l_mtime_addr_u=32'b00000010000000001011111111111100
	l_mtimecmp_addr_u=32'b00000010000000000100000000000100
   Generated name = miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820
Running optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
Finished optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
Running optimization stage 1 on miv_rv32_ipcore_Z10 .......
Finished optimization stage 1 on miv_rv32_ipcore_Z10 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v:55:7:55:41:@N:CG364:@XP_MSG">miv_rv32.v(55)</a><!@TM:1757190308> | Synthesizing module MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32 in library work.

	FAMILY=32'b00000000000000000000000000011010
	RESET_VECTOR_ADDR_1=16'b1000000000000000
	RESET_VECTOR_ADDR_0=16'b0000000000000000
	DEBUGGER=32'b00000000000000000000000000000001
	I_TRACE=32'b00000000000000000000000000000000
	AXI_INITIATOR_TYPE=32'b00000000000000000000000000000000
	AXI_TARGET_MIRROR=32'b00000000000000000000000000000000
	AXI_START_ADDR_1=16'b0110000000000000
	AXI_START_ADDR_0=16'b0000000000000000
	AXI_END_ADDR_1=16'b0110111111111111
	AXI_END_ADDR_0=16'b1111111111111111
	AHB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	AHB_TARGET_MIRROR=32'b00000000000000000000000000000001
	AHB_START_ADDR_1=16'b1000000000000000
	AHB_START_ADDR_0=16'b0000000000000000
	AHB_END_ADDR_1=16'b1000111111111111
	AHB_END_ADDR_0=16'b0011111111111111
	APB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	APB_TARGET_MIRROR=32'b00000000000000000000000000000000
	APB_START_ADDR_1=16'b0111000000000000
	APB_START_ADDR_0=16'b0000000000000000
	APB_END_ADDR_1=16'b0111111111111111
	APB_END_ADDR_0=16'b1111111111111111
	TCM_PRESENT=32'b00000000000000000000000000000000
	TCM_START_ADDR_1=16'b0100000000000000
	TCM_START_ADDR_0=16'b0000000000000000
	TCM_END_ADDR_1=16'b0100000000000000
	TCM_END_ADDR_0=16'b0011111111111111
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	TAS_START_ADDR_1=16'b0100000000000000
	TAS_START_ADDR_0=16'b0000000000000000
	TAS_END_ADDR_1=16'b0100000000000000
	TAS_END_ADDR_0=16'b0011111111111111
	C_EXT=32'b00000000000000000000000000000001
	F_EXT=32'b00000000000000000000000000000000
	M_EXT=32'b00000000000000000000000000000001
	GEN_MUL_TYPE=32'b00000000000000000000000000000000
	VECTORED_INTERRUPTS=32'b00000000000000000000000000000000
	NUM_EXT_IRQS=32'b00000000000000000000000000000000
	FWD_REGS=32'b00000000000000000000000000000000
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	GPR_REGS=32'b00000000000000000000000000000000
	BOOTROM_PRESENT=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_START_ADDR_LOWER=16'b0000000000000000
	BOOTROM_SRC_END_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_END_ADDR_LOWER=16'b0011111111111111
	BOOTROM_DEST_ADDR_UPPER=16'b0100000000000000
	BOOTROM_DEST_ADDR_LOWER=16'b0000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	MIV_HART_ID=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_EXT_IRQS=32'b00000000000000000000000000001000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_tcm0_start_addr=32'b00001111111111111111111111100010
	l_tcm0_end_addr=32'b00001111111111111111111111100011
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111110011111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_mtvec_offset=28'b0000000000000000000000000100
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000000
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	l_icache_en=32'b00000000000000000000000000000000
	l_mi_i_mem=32'b00000000000000000000000000000000
   Generated name = MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v:343:13:343:34:@W:CG360:@XP_MSG">miv_rv32.v(343)</a><!@TM:1757190308> | Removing wire tcm_tas_udma_ctrl_irq, as there is no assignment to it.</font>
Running optimization stage 1 on MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 .......
Finished optimization stage 1 on MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0.v:79:7:79:18:@N:CG364:@XP_MSG">MIV_RV32_C0.v(79)</a><!@TM:1757190308> | Synthesizing module MIV_RV32_C0 in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0.v:366:34:366:53:@W:CS263:@XP_MSG">MIV_RV32_C0.v(366)</a><!@TM:1757190308> | Port-width mismatch for port MSYS_EI. The port definition is 2 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on MIV_RV32_C0 .......
Finished optimization stage 1 on MIV_RV32_C0 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">syn_comps.v(3694)</a><!@TM:1757190308> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1757190308> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1757190308> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1757190308> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0.v:264:7:264:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(264)</a><!@TM:1757190308> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v:29:7:29:60:@N:CG364:@XP_MSG">CoreAHBLSRAM_PF.v(29)</a><!@TM:1757190308> | Synthesizing module PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000010000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000010000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:29:7:29:66:@N:CG364:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(29)</a><!@TM:1757190308> | Synthesizing module PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	PIPE=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000010000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:201:31:201:40:@W:CG360:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(201)</a><!@TM:1757190308> | Removing wire ahb_write, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:208:31:208:42:@W:CG360:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(208)</a><!@TM:1757190308> | Removing wire hready_ctrl, as there is no assignment to it.</font>
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:616:8:616:14:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(616)</a><!@TM:1757190308> | Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:599:9:599:15:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(599)</a><!@TM:1757190308> | Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:500:3:500:9:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(500)</a><!@TM:1757190308> | Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:489:3:489:9:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(489)</a><!@TM:1757190308> | Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:429:0:429:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(429)</a><!@TM:1757190308> | Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:420:0:420:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(420)</a><!@TM:1757190308> | Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:407:0:407:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(407)</a><!@TM:1757190308> | Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:397:0:397:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(397)</a><!@TM:1757190308> | Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:352:0:352:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(352)</a><!@TM:1757190308> | Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:199:7:199:10:@N:CG364:@XP_MSG">acg5.v(199)</a><!@TM:1757190308> | Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1757190308> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1757190308> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:96:7:96:11:@N:CG364:@XP_MSG">acg5.v(96)</a><!@TM:1757190308> | Synthesizing module CFG3 in library work.
Running optimization stage 1 on CFG3 .......
Finished optimization stage 1 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:102:7:102:11:@N:CG364:@XP_MSG">acg5.v(102)</a><!@TM:1757190308> | Synthesizing module CFG2 in library work.
Running optimization stage 1 on CFG2 .......
Finished optimization stage 1 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v:108:7:108:11:@N:CG364:@XP_MSG">acg5.v(108)</a><!@TM:1757190308> | Synthesizing module CFG1 in library work.
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:5:7:5:56:@N:CG364:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(5)</a><!@TM:1757190308> | Synthesizing module PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_SRAM_AHBL_AXI_C0.v:42:7:42:26:@N:CG364:@XP_MSG">PF_SRAM_AHBL_AXI_C0.v(42)</a><!@TM:1757190308> | Synthesizing module PF_SRAM_AHBL_AXI_C0 in library work.
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0 .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">syn_comps.v(1702)</a><!@TM:1757190308> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v:210:7:210:13:@N:CG364:@XP_MSG">syn_comps.v(210)</a><!@TM:1757190308> | Synthesizing module BANKEN in library work.
Running optimization stage 1 on BANKEN .......
Finished optimization stage 1 on BANKEN (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v:6:8:6:72:@N:CG364:@XP_MSG">PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(6)</a><!@TM:1757190308> | Synthesizing module PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v:54:8:54:16:@W:CL168:@XP_MSG">PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(54)</a><!@TM:1757190308> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v:53:8:53:16:@W:CL168:@XP_MSG">PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(53)</a><!@TM:1757190308> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0.v:71:7:71:28:@N:CG364:@XP_MSG">PFSOC_INIT_MONITOR_C0.v(71)</a><!@TM:1757190308> | Synthesizing module PFSOC_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PFSOC_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PFSOC_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v:9:7:9:21:@N:CG364:@XP_MSG">PROC_SUBSYSTEM.v(9)</a><!@TM:1757190308> | Synthesizing module PROC_SUBSYSTEM in library work.
Running optimization stage 1 on PROC_SUBSYSTEM .......
Finished optimization stage 1 on PROC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 269MB)
Running optimization stage 2 on PROC_SUBSYSTEM .......
Finished optimization stage 2 on PROC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on PFSOC_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PFSOC_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on BANKEN .......
Finished optimization stage 2 on BANKEN (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0 .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on CFG2 .......
Finished optimization stage 2 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on CFG3 .......
Finished optimization stage 2 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 269MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:387:0:387:6:@W:CL169:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(387)</a><!@TM:1757190308> | Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:259:3:259:9:@N:CL201:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(259)</a><!@TM:1757190308> | Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v:109:28:109:33:@W:CL246:@XP_MSG">CoreAHBLSRAM_AHBLSram.v(109)</a><!@TM:1757190308> | Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on MIV_RV32_C0 .......
Finished optimization stage 2 on MIV_RV32_C0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 .......
Finished optimization stage 2 on MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:13005:27:13005:41:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(13005)</a><!@TM:1757190308> | Input mtime_count_in is unused.
Finished optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit req_addr_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit req_addr_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit req_addr_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL190:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Optimizing register bit req_addr_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@W:CL169:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190308> | Pruning unused register req_addr_cnt[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5938:2:5938:8:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(5938)</a><!@TM:1757190308> | Trying to extract state machine for register ahb_st.
Extracted state machine for register ahb_st
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5541:49:5541:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5541)</a><!@TM:1757190308> | Input subsys_parity_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5550:49:5550:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5550)</a><!@TM:1757190308> | Input cpu_i_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5553:49:5553:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5553)</a><!@TM:1757190308> | Input cpu_i_resp_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5561:49:5561:63:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5561)</a><!@TM:1757190308> | Input cpu_d_req_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5562:49:5562:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5562)</a><!@TM:1757190308> | Input cpu_d_req_write is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5564:49:5564:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5564)</a><!@TM:1757190308> | Input cpu_d_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5568:49:5568:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5568)</a><!@TM:1757190308> | Input cpu_d_resp_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5573:49:5573:63:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5573)</a><!@TM:1757190308> | Input udma_req_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5575:49:5575:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5575)</a><!@TM:1757190308> | Input udma_req_rd_byte_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5576:49:5576:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5576)</a><!@TM:1757190308> | Input udma_req_wr_byte_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5577:49:5577:62:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5577)</a><!@TM:1757190308> | Input udma_req_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5578:49:5578:63:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5578)</a><!@TM:1757190308> | Input udma_req_write is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5579:49:5579:62:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5579)</a><!@TM:1757190308> | Input udma_req_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5580:49:5580:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5580)</a><!@TM:1757190308> | Input udma_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5581:49:5581:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5581)</a><!@TM:1757190308> | Input udma_req_len is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5582:49:5582:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5582)</a><!@TM:1757190308> | Input udma_req_wr_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5583:49:5583:67:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5583)</a><!@TM:1757190308> | Input udma_req_wr_data_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5584:49:5584:70:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5584)</a><!@TM:1757190308> | Input udma_req_wr_data_last is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5587:49:5587:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(5587)</a><!@TM:1757190308> | Input udma_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6231:6:6231:12:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(6231)</a><!@TM:1757190308> | Trying to extract state machine for register gen_apb_byte_shim.apb_st.
Extracted state machine for register gen_apb_byte_shim.apb_st
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6063:49:6063:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6063)</a><!@TM:1757190308> | Input subsys_parity_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6070:49:6070:69:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6070)</a><!@TM:1757190308> | Input cpu_i_req_rd_byte_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6072:49:6072:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6072)</a><!@TM:1757190308> | Input cpu_i_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6074:49:6074:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6074)</a><!@TM:1757190308> | Input cpu_i_resp_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6080:49:6080:69:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6080)</a><!@TM:1757190308> | Input cpu_d_req_rd_byte_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6083:49:6083:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6083)</a><!@TM:1757190308> | Input cpu_d_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6087:49:6087:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(6087)</a><!@TM:1757190308> | Input cpu_d_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10391:2:10391:8:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(10391)</a><!@TM:1757190308> | Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Finished optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 2 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 269MB)
Running optimization stage 2 on miv_rv32_debug_du .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14736:0:14736:9:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(14736)</a><!@TM:1757190308> | Trying to extract state machine for register debug_state.
Extracted state machine for register debug_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14337:0:14337:9:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(14337)</a><!@TM:1757190308> | Trying to extract state machine for register command_reg_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:13800:39:13800:53:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(13800)</a><!@TM:1757190308> | Input dmi_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 269MB)
Running optimization stage 2 on miv_rv32_debug_sba .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15192:0:15192:9:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(15192)</a><!@TM:1757190308> | Trying to extract state machine for register sba_state.
Extracted state machine for register sba_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on miv_rv32_debug_sba (CPU Time 0h:00m:01s, Memory Used current: 257MB peak: 269MB)
Running optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s .......
Finished optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 269MB)
Running optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s .......
Finished optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 269MB)
Running optimization stage 2 on miv_rv32_debug_dtm_jtag_1s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16135:12:16135:21:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(16135)</a><!@TM:1757190308> | Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.
Extracted state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16013:12:16013:21:@N:CL201:@XP_MSG">miv_rv32_subsys_merged.v(16013)</a><!@TM:1757190308> | Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.
Extracted state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15942:48:15942:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(15942)</a><!@TM:1757190308> | Input dtm_req_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_ipcore_Z10 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:191:50:191:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(191)</a><!@TM:1757190308> | Input m_timer_irq is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:224:50:224:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(224)</a><!@TM:1757190308> | Input tcm0_cpu_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:225:50:225:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(225)</a><!@TM:1757190308> | Input tcm0_dma_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:226:50:226:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(226)</a><!@TM:1757190308> | Input tcm0_tas_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:227:50:227:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(227)</a><!@TM:1757190308> | Input tcm1_cpu_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:228:50:228:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(228)</a><!@TM:1757190308> | Input tcm1_dma_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:229:50:229:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(229)</a><!@TM:1757190308> | Input tcm1_tas_access_disable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:230:50:230:63:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(230)</a><!@TM:1757190308> | Input tcm_tas_paddr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:231:50:231:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(231)</a><!@TM:1757190308> | Input tcm_tas_paddr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:232:50:232:63:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(232)</a><!@TM:1757190308> | Input tcm_tas_pprot is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:233:50:233:62:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(233)</a><!@TM:1757190308> | Input tcm_tas_psel is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:234:50:234:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(234)</a><!@TM:1757190308> | Input tcm_tas_penable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:235:50:235:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(235)</a><!@TM:1757190308> | Input tcm_tas_pwrite is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:236:50:236:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(236)</a><!@TM:1757190308> | Input tcm_tas_pwdata is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:237:50:237:66:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(237)</a><!@TM:1757190308> | Input tcm_tas_pwdata_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:246:50:246:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(246)</a><!@TM:1757190308> | Input tcm0_ram_sb_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:248:50:248:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(248)</a><!@TM:1757190308> | Input tcm1_ram_sb_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:252:50:252:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(252)</a><!@TM:1757190308> | Input axi_aclk_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:261:50:261:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(261)</a><!@TM:1757190308> | Input axi_arready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:264:50:264:59:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(264)</a><!@TM:1757190308> | Input axi_rresp is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:265:50:265:59:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(265)</a><!@TM:1757190308> | Input axi_rdata is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:266:50:266:59:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(266)</a><!@TM:1757190308> | Input axi_rlast is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:267:50:267:57:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(267)</a><!@TM:1757190308> | Input axi_rid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:269:50:269:60:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(269)</a><!@TM:1757190308> | Input axi_rvalid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:270:50:270:62:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(270)</a><!@TM:1757190308> | Input axi_r_data_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:280:50:280:61:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(280)</a><!@TM:1757190308> | Input axi_awready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:286:50:286:60:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(286)</a><!@TM:1757190308> | Input axi_wready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:289:50:289:59:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(289)</a><!@TM:1757190308> | Input axi_bresp is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:290:50:290:57:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(290)</a><!@TM:1757190308> | Input axi_bid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:292:50:292:60:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(292)</a><!@TM:1757190308> | Input axi_bvalid is unused.
Finished optimization stage 2 on miv_rv32_ipcore_Z10 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_interconnect_Z9 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2494:49:2494:67:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2494)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_apb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2495:49:2495:65:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2495)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_apb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2496:49:2496:67:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2496)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_ahb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2497:49:2497:65:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2497)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_ahb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2500:49:2500:74:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2500)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_subsys_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2501:49:2501:72:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(2501)</a><!@TM:1757190308> | Input port bits 11 to 0 of cfg_subsys_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2492:49:2492:67:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2492)</a><!@TM:1757190308> | Input cfg_axi_start_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2493:49:2493:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2493)</a><!@TM:1757190308> | Input cfg_axi_end_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2498:49:2498:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2498)</a><!@TM:1757190308> | Input cfg_udma_ctrl_start_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2499:49:2499:71:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2499)</a><!@TM:1757190308> | Input cfg_udma_ctrl_end_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2502:49:2502:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2502)</a><!@TM:1757190308> | Input cfg_tcm0_start_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2503:49:2503:66:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2503)</a><!@TM:1757190308> | Input cfg_tcm0_end_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2504:49:2504:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2504)</a><!@TM:1757190308> | Input cfg_tcm1_start_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2505:49:2505:66:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2505)</a><!@TM:1757190308> | Input cfg_tcm1_end_addr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2575:49:2575:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2575)</a><!@TM:1757190308> | Input apb_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2576:49:2576:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2576)</a><!@TM:1757190308> | Input apb_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2580:49:2580:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2580)</a><!@TM:1757190308> | Input tcm0_i_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2590:49:2590:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2590)</a><!@TM:1757190308> | Input tcm0_d_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2604:49:2604:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2604)</a><!@TM:1757190308> | Input tcm0_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2605:49:2605:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2605)</a><!@TM:1757190308> | Input tcm0_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2611:49:2611:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2611)</a><!@TM:1757190308> | Input tcm1_i_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2621:49:2621:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2621)</a><!@TM:1757190308> | Input tcm1_d_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2635:49:2635:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2635)</a><!@TM:1757190308> | Input tcm1_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2636:49:2636:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2636)</a><!@TM:1757190308> | Input tcm1_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2642:49:2642:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2642)</a><!@TM:1757190308> | Input axi_i_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2647:49:2647:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2647)</a><!@TM:1757190308> | Input axi_i_resp_last is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2653:49:2653:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2653)</a><!@TM:1757190308> | Input axi_d_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2668:49:2668:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2668)</a><!@TM:1757190308> | Input axi_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2669:49:2669:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2669)</a><!@TM:1757190308> | Input axi_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2678:49:2678:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2678)</a><!@TM:1757190308> | Input ahb_i_resp_last is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2698:49:2698:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2698)</a><!@TM:1757190308> | Input ahb_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2699:49:2699:64:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2699)</a><!@TM:1757190308> | Input ahb_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2703:49:2703:70:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2703)</a><!@TM:1757190308> | Input udma_ctrl_d_req_ready is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2718:49:2718:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2718)</a><!@TM:1757190308> | Input udma_trx_os_d_rd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2719:49:2719:65:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2719)</a><!@TM:1757190308> | Input udma_trx_os_d_wr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2725:49:2725:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2725)</a><!@TM:1757190308> | Input cpu_i_req_is_ahb_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:2726:49:2726:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(2726)</a><!@TM:1757190308> | Input cpu_i_req_is_axi_in is unused.
Finished optimization stage 2 on miv_rv32_subsys_interconnect_Z9 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4490:49:4490:72:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(4490)</a><!@TM:1757190308> | Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4495:49:4495:69:@W:CL246:@XP_MSG">miv_rv32_subsys_merged.v(4495)</a><!@TM:1757190308> | Input port bits 31 to 3 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4489:49:4489:72:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4489)</a><!@TM:1757190308> | Input cpu_regs_req_rd_byte_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4494:49:4494:68:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4494)</a><!@TM:1757190308> | Input cpu_regs_req_addr_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4496:49:4496:71:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4496)</a><!@TM:1757190308> | Input cpu_regs_req_wr_data_p is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4505:49:4505:84:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4505)</a><!@TM:1757190308> | Input cpu_regs_icache_ecc_err_correctable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4506:49:4506:86:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4506)</a><!@TM:1757190308> | Input cpu_regs_icache_ecc_err_uncorrectable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4507:49:4507:82:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4507)</a><!@TM:1757190308> | Input cpu_regs_tcm0_ecc_err_correctable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4508:49:4508:84:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4508)</a><!@TM:1757190308> | Input cpu_regs_tcm0_ecc_err_uncorrectable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4509:49:4509:82:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4509)</a><!@TM:1757190308> | Input cpu_regs_tcm1_ecc_err_correctable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4510:49:4510:84:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4510)</a><!@TM:1757190308> | Input cpu_regs_tcm1_ecc_err_uncorrectable is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4511:49:4511:73:@N:CL159:@XP_MSG">miv_rv32_subsys_merged.v(4511)</a><!@TM:1757190308> | Input cpu_regs_axi_wr_resp_err is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synlog\PROC_SUBSYSTEM_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:CL134:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_data, depth=2, width=7
Finished optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:CL134:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_data, depth=2, width=11
Finished optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:CL134:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_data, depth=2, width=6
Finished optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_hart_Z8 .......
Finished optimization stage 2 on miv_rv32_hart_Z8 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6360:31:6360:37:@W:CL247:@XP_MSG">miv_rv32_hart_merged.v(6360)</a><!@TM:1757190308> | Input port bit 5 of waddr0[5:0] is unused</font>

Finished optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 269MB)
Running optimization stage 2 on miv_rv32_expipe_Z7 .......
Finished optimization stage 2 on miv_rv32_expipe_Z7 (CPU Time 0h:00m:01s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_privarch_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:1854:60:1854:73:@W:CL247:@XP_MSG">miv_rv32_hart_merged.v(1854)</a><!@TM:1757190308> | Input port bit 1 of excpt_trigger[1:0] is unused</font>

Finished optimization stage 2 on miv_rv32_csr_privarch_Z6 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_priv_irq_2s_0_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6887:43:6887:45:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6887)</a><!@TM:1757190308> | Input port bits 31 to 24 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6887:43:6887:45:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6887)</a><!@TM:1757190308> | Input port bits 21 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6887:43:6887:45:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6887)</a><!@TM:1757190308> | Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6887:43:6887:45:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6887)</a><!@TM:1757190308> | Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6887:43:6887:45:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6887)</a><!@TM:1757190308> | Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6896:43:6896:58:@W:CL246:@XP_MSG">miv_rv32_hart_merged.v(6896)</a><!@TM:1757190308> | Input port bits 9 to 2 of sys_ext_irq_src[9:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on miv_rv32_priv_irq_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_irq_reg_0s .......
Finished optimization stage 2 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_bcu .......
Finished optimization stage 2 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 272MB)
Running optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Optimizing register bit mul_div_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@W:CL279:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190308> | Pruning register bits 31 to 6 of mul_div_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 (CPU Time 0h:00m:01s, Memory Used current: 275MB peak: 305MB)
Running optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 305MB)
Running optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 305MB)
Running optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL260:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL260:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Optimizing register bit gen_req_buff_loop[0].req_buff_resp_fault[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL190:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Optimizing register bit gen_req_buff_loop[1].req_buff_resp_fault[1][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL260:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19324:4:19324:10:@W:CL260:@XP_MSG">miv_rv32_hart_merged.v(19324)</a><!@TM:1757190308> | Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 .......
Finished optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:CL134:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190308> | Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
Finished optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:104:20:104:25:@W:CL246:@XP_MSG">CoreUARTapb.v(104)</a><!@TM:1757190308> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@A:CL153:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1757190308> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1757190308> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1757190308> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1757190308> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on COREJTAGDEBUG_C0 .......
Finished optimization stage 2 on COREJTAGDEBUG_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on COREJTAGDEBUG_Z3 .......
Finished optimization stage 2 on COREJTAGDEBUG_Z3 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreGPIO_C0 .......
Finished optimization stage 2 on CoreGPIO_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1757190308> | Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreAPB3_C0 .......
Finished optimization stage 2 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1757190308> | Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 305MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 279MB peak: 305MB)

Process took 0h:00m:29s realtime, 0h:00m:28s cputime

Process completed successfully.
# Sat Sep  6 16:25:07 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @</a>

@N: : <!@TM:1757190308> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep  6 16:25:08 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synwork\PROC_SUBSYSTEM_comp.rt.csv:@XP_FILE">PROC_SUBSYSTEM_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:30s realtime, 0h:00m:29s cputime

Process completed successfully.
# Sat Sep  6 16:25:08 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757190277>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @</a>

@N: : <!@TM:1757190310> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 123MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep  6 16:25:10 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757190277>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757190277>
# Sat Sep  6 16:25:10 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 201MB)

Reading constraint file: C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\designer\PROC_SUBSYSTEM\synthesis.fdc
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM_scck.rpt:@XP_FILE">PROC_SUBSYSTEM_scck.rpt</a>
See clock summary report "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1757190314> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1757190314> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1757190314> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1757190314> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 226MB peak: 226MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 226MB peak: 226MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 230MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1757190314> | User-specified initial value set for instance CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18726:4:18726:10:@W:FX1172:@XP_MSG">miv_rv32_hart_merged.v(18726)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_addr_req[0][31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18726:4:18726:10:@W:FX1172:@XP_MSG">miv_rv32_hart_merged.v(18726)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[2].buff_entry_addr_req[2][31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18726:4:18726:10:@W:FX1172:@XP_MSG">miv_rv32_hart_merged.v(18726)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[1].buff_entry_addr_req[1][31:0] is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11493:2:11493:8:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(11493)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_reg_int[64:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11473:2:11473:8:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(11473)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.quotient[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_fflags_flags.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14495:2:14495:11:@W:BN132:@XP_MSG">miv_rv32_subsys_merged.v(14495)</a><!@TM:1757190314> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:14495:2:14495:11:@W:BN132:@XP_MSG">miv_rv32_subsys_merged.v(14495)</a><!@TM:1757190314> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[1].buff_data[1][5:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data[0][5:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[1].buff_data[1][10:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data[0][10:0] is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:FX1171:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190314> | Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[1].buff_data[1][6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX1172:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[0].buff_data[0][6:0] is being ignored due to limitations in architecture. </font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 292MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 293MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 293MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:31:8:31:14:@N:MO111:@XP_MSG">corejtagdebug.v(31)</a><!@TM:1757190314> | Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:32:8:32:12:@N:MO111:@XP_MSG">corejtagdebug.v(32)</a><!@TM:1757190314> | Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:190:8:190:53:@N:MO111:@XP_MSG">corejtagdebug.v(190)</a><!@TM:1757190314> | Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:183:8:183:53:@N:MO111:@XP_MSG">corejtagdebug.v(183)</a><!@TM:1757190314> | Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:176:8:176:53:@N:MO111:@XP_MSG">corejtagdebug.v(176)</a><!@TM:1757190314> | Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:169:8:169:53:@N:MO111:@XP_MSG">corejtagdebug.v(169)</a><!@TM:1757190314> | Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16308:7:16308:16:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(16308)</a><!@TM:1757190314> | Removing sequential instance genblk3\.shift_active_high\.shift_active_low\.dr_tdo (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6361:2:6361:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(6361)</a><!@TM:1757190314> | Removing sequential instance paddr_p (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6231:6:6231:12:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(6231)</a><!@TM:1757190314> | Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190314> | Removing sequential instance hwdata_p[3:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190314> | Removing sequential instance haddr_p_reg (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:4653:2:4653:24:@N:BN115:@XP_MSG">miv_rv32_subsys_merged.v(4653)</a><!@TM:1757190314> | Removing instance u_subsys_parity_en_reg (in view: work.miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | Removing sequential instance gen_buff_loop\[0\]\.buff_data\[0\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190314> | Removing sequential instance gen_buff_loop\[1\]\.buff_data\[1\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6376:4:6376:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(6376)</a><!@TM:1757190314> | Removing sequential instance q2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190314> | Removing sequential instance mem_xf_2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7090:6:7090:32:@N:BN115:@XP_MSG">miv_rv32_hart_merged.v(7090)</a><!@TM:1757190314> | Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_2s_0_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7090:6:7090:32:@N:BN115:@XP_MSG">miv_rv32_hart_merged.v(7090)</a><!@TM:1757190314> | Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_2s_0_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2565:4:2565:36:@N:BN115:@XP_MSG">miv_rv32_hart_merged.v(2565)</a><!@TM:1757190314> | Removing instance u_csr_gpr_state_reg_fflags_flags (in view: work.miv_rv32_csr_privarch_Z6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9775:2:9775:8:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(9775)</a><!@TM:1757190314> | Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6097:2:6097:8:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(6097)</a><!@TM:1757190314> | Removing sequential instance gpr_rs3_rd_valid_reg (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6097:2:6097:8:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(6097)</a><!@TM:1757190314> | Removing sequential instance gpr_rs3_rd_sel_reg[5:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:2594:4:2594:31:@N:BN115:@XP_MSG">miv_rv32_hart_merged.v(2594)</a><!@TM:1757190314> | Removing instance u_csr_gpr_state_reg_frm_frm (in view: work.miv_rv32_csr_privarch_Z6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9245:6:9245:12:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(9245)</a><!@TM:1757190314> | Removing sequential instance gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs3_rd_sel_ex[5:0] (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1757190314> | Removing sequential instance clear_parity_en (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1757190314> | Removing sequential instance fifo_write (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:362:0:362:6:@N:BN362:@XP_MSG">coreahblsram_ahblsram.v(362)</a><!@TM:1757190314> | Removing sequential instance HTRANS_d[1] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:544:9:544:15:@N:BN362:@XP_MSG">coreahblsram_ahblsram.v(544)</a><!@TM:1757190314> | Removing sequential instance genblk1\.hreadyout_d (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:643:9:643:15:@N:BN362:@XP_MSG">coreahblsram_ahblsram.v(643)</a><!@TM:1757190314> | Removing sequential instance genblk1\.haddr_incr[3:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:662:9:662:15:@N:BN362:@XP_MSG">coreahblsram_ahblsram.v(662)</a><!@TM:1757190314> | Removing sequential instance genblk1\.last_nibble[6:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:557:9:557:15:@N:BN362:@XP_MSG">coreahblsram_ahblsram.v(557)</a><!@TM:1757190314> | Removing sequential instance genblk1\.wrap_cond[10:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:6372:2:6372:8:@W:MO129:@XP_MSG">miv_rv32_subsys_merged.v(6372)</a><!@TM:1757190314> | Sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb.u_apb_initiator_0.pslverr_reg is reduced to a combinational gate by constant propagation.</font>

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 293MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 293MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 292MB peak: 293MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757190314> | Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iUDRCK on CLKINT  I_1  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1757190314> | Applying syn_allowed_resources blockrams=4 on compile point miv_rv32_expipe_Z7  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1757190314> | Applying syn_allowed_resources blockrams=3 on compile point MIV_RV32_C0  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1757190314> | Applying syn_allowed_resources blockrams=308 on top level netlist PROC_SUBSYSTEM  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                         Requested     Requested     Clock                          Clock                     Clock
Level     Clock                                         Frequency     Period        Type                           Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                     50.0 MHz      20.000        declared                       default_clkgroup          1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     80.0 MHz      12.500        generated (from REF_CLK_0)     group_49_11_1             2326 
                                                                                                                                                  
0 -       System                                        100.0 MHz     10.000        system                         system_clkgroup           0    
                                                                                                                                                  
0 -       TCK                                           6.0 MHz       166.670       declared                       group_49_11_2             0    
                                                                                                                                                  
0 -       COREJTAGDEBUG_Z3|N_2_inferred_clock           100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_2     184  
==================================================================================================================================================



Clock Load Summary
***********************

                                            Clock     Source                                                                                       Clock Pin                                                                                                                        Non-clock Pin     Non-clock Pin                                                                                        
Clock                                       Load      Pin                                                                                          Seq Example                                                                                                                      Seq Example       Comb Example                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                   1         REF_CLK_0(port)                                                                              PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                     -                 -                                                                                                    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     2326      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                 PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.B_CLK                          -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                                                             
                                                                                                                                                                                                                                                                                                                                                                                                           
System                                      0         -                                                                                            -                                                                                                                                -                 -                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                           
TCK                                         0         TCK(port)                                                                                    -                                                                                                                                -                 -                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_Z3|N_2_inferred_clock         184       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.genblk1\.rst_synch_reg[1:0].C     -                 MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.un1_jtag_tck.I[0](inv)
===========================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v:215:0:215:6:@W:MT530:@XP_MSG">corejtagdebug_uj_jtag.v(215)</a><!@TM:1757190314> | Found inferred clock COREJTAGDEBUG_Z3|N_2_inferred_clock which controls 184 sequential elements including COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1757190314> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1757190314> | Writing default property annotation file C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 291MB peak: 297MB)

Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1757190314> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16135:12:16135:21:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(16135)</a><!@TM:1757190314> | There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15192:0:15192:9:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(15192)</a><!@TM:1757190314> | There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine ahb_st[2:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 292MB peak: 297MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 295MB peak: 297MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 196MB peak: 297MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Sep  6 16:25:14 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757190277>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757190277>
# Sat Sep  6 16:25:15 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
<a name=mapperReport17></a>Synopsys Microchip Technology Mapper, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1757190430> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1757190430> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1757190430> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 201MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 201MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 201MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 201MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10619:8:10619:20:@N:MF104:@XP_MSG">miv_rv32_hart_merged.v(10619)</a><!@TM:1757190430> | Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7494:7:7494:22:@N:MF104:@XP_MSG">miv_rv32_hart_merged.v(7494)</a><!@TM:1757190430> | Found compile point of type hard on View view:work.miv_rv32_expipe_Z7(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0.v:79:7:79:18:@N:MF104:@XP_MSG">miv_rv32_c0.v(79)</a><!@TM:1757190430> | Found compile point of type hard on View view:work.MIV_RV32_C0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sat Sep  6 16:25:16 2025
Mapping MIV_RV32_C0 as a separate process
Mapping miv_rv32_expipe_Z7 as a separate process
Mapping PROC_SUBSYSTEM as a separate process
Mapping miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 as a separate process
MCP Status: 4 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\proc_subsystem\proc_subsystem.v:9:7:9:21:@N:MF106:@XP_MSG">proc_subsystem.v(9)</a><!@TM:1757190430> | Mapping Top level view:work.PROC_SUBSYSTEM(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 274MB peak: 282MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:32:8:32:12:@N:MO111:@XP_MSG">corejtagdebug.v(32)</a><!@TM:1757190430> | Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v:31:8:31:14:@N:MO111:@XP_MSG">corejtagdebug.v(31)</a><!@TM:1757190430> | Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:BZ173:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | ROM MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_C0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:MO106:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | Found ROM MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_C0(verilog)) with 10 words by 2 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:MO106:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 3 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 279MB peak: 282MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N:MO231:@XP_MSG">clock_gen.v(283)</a><!@TM:1757190430> | Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1757190430> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:BN132:@XP_MSG">rx_async.v(261)</a><!@TM:1757190430> | Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16135:12:16135:21:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(16135)</a><!@TM:1757190430> | There are no possible illegal states for state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_C0(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.MIV_RV32_C0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.MIV_RV32_C0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.MIV_RV32_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15192:0:15192:9:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(15192)</a><!@TM:1757190430> | There are no possible illegal states for state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_C0(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11165:64:11165:93:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(11165)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un152_exu_alu_result (in view: work.MIV_RV32_C0(verilog))
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1757190430> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1757190430> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 284MB peak: 284MB)

Auto Dissolve of PF_SRAM_AHBL_AXI_C0_0 (inst of view:work.PF_SRAM_AHBL_AXI_C0(verilog))

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 288MB peak: 288MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 300MB peak: 322MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 300MB peak: 322MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:39s; Memory used current: 317MB peak: 322MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 317MB peak: 322MB)


Finished preparing to map (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:41s; Memory used current: 317MB peak: 322MB)


Finished technology mapping (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 341MB peak: 377MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:45s		   -32.18ns		2839 /      1378
   2		0h:00m:45s		   -32.18ns		2795 /      1378
   3		0h:00m:46s		   -32.18ns		2795 /      1378
   4		0h:00m:47s		   -32.18ns		2796 /      1378

   5		0h:00m:51s		   -32.18ns		2818 /      1378
   6		0h:00m:52s		   -32.18ns		2820 /      1378
   7		0h:00m:53s		   -32.18ns		2819 /      1378
   8		0h:00m:54s		   -32.18ns		2820 /      1378
   9		0h:00m:54s		   -32.18ns		2821 /      1378


  10		0h:00m:55s		   -32.18ns		2826 /      1378
  11		0h:00m:55s		   -32.18ns		2828 /      1378

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:57s; Memory used current: 347MB peak: 377MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 347MB peak: 377MB)


Finished mapping PROC_SUBSYSTEM
MCP Status: 3 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:10619:8:10619:20:@N:MF106:@XP_MSG">miv_rv32_hart_merged.v(10619)</a><!@TM:1757190430> | Mapping Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 267MB peak: 267MB)

Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.gen_apb_byte_shim\.apb_st[5:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9798:4:9798:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(9798)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9414:2:9414:8:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(9414)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11446:2:11446:8:@N:MO231:@XP_MSG">miv_rv32_hart_merged.v(11446)</a><!@TM:1757190430> | Found counter in view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) instance mul_div_cnt[5:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11165:64:11165:93:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(11165)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 271MB peak: 271MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 292MB peak: 292MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 291MB peak: 304MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 293MB peak: 304MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 296MB peak: 304MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 296MB peak: 304MB)


Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 297MB peak: 304MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 336MB peak: 336MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		   -20.71ns		3065 /       838
   2		0h:00m:23s		   -20.36ns		3002 /       838
   3		0h:00m:25s		   -19.33ns		3002 /       838
   4		0h:00m:26s		   -19.33ns		3002 /       838
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:8666:4:8666:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(8666)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.instr_accepted_ex_0 (in view: work.PROC_SUBSYSTEM(verilog)) with 121 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10059:4:10059:10:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(10059)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10059:4:10059:10:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(10059)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10444:16:10444:76:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(10444)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.gnt[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 45 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10009:2:10009:8:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(10009)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data (in view: work.PROC_SUBSYSTEM(verilog)) with 8 loads 1 time to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 31 LUTs via timing driven replication

   5		0h:00m:35s		   -18.88ns		3035 /       842
   6		0h:00m:37s		   -15.14ns		3051 /       842
   7		0h:00m:38s		   -14.28ns		3054 /       842
   8		0h:00m:39s		   -13.88ns		3058 /       842
   9		0h:00m:40s		   -13.58ns		3060 /       842
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5856:10:5856:14:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(5856)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19293:2:19293:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19293)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5049:4:5049:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(5049)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode (in view: work.PROC_SUBSYSTEM(verilog)) with 31 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19337:4:19337:10:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19337)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 3 LUTs via timing driven replication


  10		0h:00m:41s		   -13.09ns		3070 /       851
  11		0h:00m:42s		   -11.70ns		3082 /       851
  12		0h:00m:44s		   -11.32ns		3086 /       851
  13		0h:00m:45s		   -11.05ns		3087 /       851
  14		0h:00m:45s		   -10.90ns		3087 /       851
  15		0h:00m:46s		   -10.92ns		3088 /       851
  16		0h:00m:47s		   -10.79ns		3093 /       851
  17		0h:00m:48s		   -10.88ns		3093 /       851
  18		0h:00m:49s		   -10.77ns		3093 /       851
  19		0h:00m:50s		   -10.75ns		3095 /       851
  20		0h:00m:51s		   -10.73ns		3096 /       851
  21		0h:00m:53s		   -10.54ns		3098 /       851
  22		0h:00m:54s		   -10.69ns		3100 /       851
  23		0h:00m:54s		   -10.60ns		3101 /       851
  24		0h:00m:56s		   -10.66ns		3105 /       851
  25		0h:00m:57s		   -10.77ns		3111 /       851

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 353MB peak: 353MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 354MB peak: 354MB)


Finished mapping miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:7494:7:7494:22:@N:MF106:@XP_MSG">miv_rv32_hart_merged.v(7494)</a><!@TM:1757190430> | Mapping Compile point view:work.miv_rv32_expipe_Z7(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 266MB peak: 267MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:BZ173:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:MO106:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | Found ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 10 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 273MB peak: 273MB)

Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_state[5:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15192:0:15192:9:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(15192)</a><!@TM:1757190430> | There are no possible illegal states for state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.PROC_SUBSYSTEM(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@N:BN362:@XP_MSG">coretimer.v(146)</a><!@TM:1757190430> | Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@N:BN362:@XP_MSG">coretimer.v(146)</a><!@TM:1757190430> | Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9798:4:9798:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(9798)</a><!@TM:1757190430> | Removing sequential instance gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9414:2:9414:8:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(9414)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11165:64:11165:93:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(11165)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:FX403:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190430> | Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@W:FX107:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190430> | RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@N:FX403:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190430> | Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:6370:4:6370:10:@W:FX107:@XP_MSG">miv_rv32_hart_merged.v(6370)</a><!@TM:1757190430> | RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4547:53:4547:118:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(4547)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4547:53:4547:118:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(4547)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 281MB peak: 281MB)


Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 310MB peak: 310MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10391:2:10391:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10391)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10391:2:10391:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10391)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 305MB peak: 326MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 306MB peak: 326MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 326MB peak: 326MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:01s; Memory used current: 326MB peak: 326MB)


Finished preparing to map (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:03s; Memory used current: 327MB peak: 327MB)


Finished technology mapping (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:06s; Memory used current: 386MB peak: 386MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:07s		   -13.24ns		4843 /      1232
   2		0h:01m:07s		   -13.23ns		4777 /      1232
   3		0h:01m:08s		   -12.47ns		4778 /      1232
   4		0h:01m:09s		   -12.35ns		4778 /      1232
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19293:2:19293:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(19293)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 17 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v:471:6:471:8:@N:FX271:@XP_MSG">coreahblsram_ahblsram.v(471)</a><!@TM:1757190430> | Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5856:10:5856:14:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(5856)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9756:2:9756:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(9756)</a><!@TM:1757190430> | Replicating instance stage_state_retr (in view: work.miv_rv32_expipe_Z7(verilog)) with 54 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5032:40:5036:63:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(5032)</a><!@TM:1757190430> | Replicating instance u_csr_privarch_0.debug_mode_enter (in view: work.miv_rv32_expipe_Z7(verilog)) with 51 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 35 LUTs via timing driven replication

   5		0h:01m:20s		   -12.13ns		4813 /      1236
   6		0h:01m:22s		   -11.20ns		4822 /      1236
   7		0h:01m:23s		   -10.87ns		4829 /      1236
   8		0h:01m:24s		   -10.45ns		4830 /      1236
   9		0h:01m:25s		   -10.50ns		4831 /      1236
  10		0h:01m:25s		   -10.43ns		4832 /      1236
  11		0h:01m:26s		   -10.21ns		4839 /      1236
  12		0h:01m:27s		   -10.16ns		4841 /      1236
  13		0h:01m:29s		   -10.15ns		4842 /      1236
  14		0h:01m:30s		   -10.21ns		4841 /      1236
  15		0h:01m:32s		   -10.22ns		4842 /      1236
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:12126:4:12126:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(12126)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1 (in view: work.PROC_SUBSYSTEM(verilog)) with 40 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:9986:4:9986:8:@N:FX271:@XP_MSG">miv_rv32_hart_merged.v(9986)</a><!@TM:1757190430> | Replicating instance u_csr_privarch_0.debug_enter_retr_i (in view: work.miv_rv32_expipe_Z7(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 4 LUTs via timing driven replication


  16		0h:01m:34s		    -9.88ns		4859 /      1236
  17		0h:01m:36s		    -9.66ns		4860 /      1236
  18		0h:01m:37s		    -9.63ns		4860 /      1236
  19		0h:01m:39s		    -9.63ns		4860 /      1236

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 344MB peak: 392MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 345MB peak: 392MB)


Finished mapping miv_rv32_expipe_Z7
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0.v:79:7:79:18:@N:MF106:@XP_MSG">miv_rv32_c0.v(79)</a><!@TM:1757190430> | Mapping Compile point view:work.MIV_RV32_C0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 276MB peak: 276MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:BZ173:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:19089:4:19089:8:@N:MO106:@XP_MSG">miv_rv32_hart_merged.v(19089)</a><!@TM:1757190430> | Found ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 3 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:MO106:@XP_MSG">coreapb3.v(267)</a><!@TM:1757190430> | Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 3 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 280MB peak: 280MB)

Encoding state machine PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@W:FX107:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | RAM u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX702:@XP_HELP">FX702</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:FX702:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)).
@N:<a href="@N:FX702:@XP_HELP">FX702</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:FX702:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0]
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:MF135:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[2:0] is 2 words by 3 bits.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2]. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:MF135:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[6:0] is 2 words by 7 bits.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757190430> | Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[6]. 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@N:MF135:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory[33:0] is 2 words by 34 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@N:MF135:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory[40:0] is 2 words by 41 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10047:4:10047:10:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10047)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:5705:4:5705:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(5705)</a><!@TM:1757190430> | Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@W:BN132:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15839:0:15839:6:@W:BN132:@XP_MSG">miv_rv32_subsys_merged.v(15839)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:MF135:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] is 4 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:MF135:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[0] is 4 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:MF135:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] is 4 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:MF135:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] is 4 words by 16 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@N:BN362:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:18735:4:18735:10:@W:BN132:@XP_MSG">miv_rv32_hart_merged.v(18735)</a><!@TM:1757190430> | Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4547:53:4547:118:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(4547)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:4547:53:4547:118:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(4547)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v:11165:64:11165:93:@N:MF179:@XP_MSG">miv_rv32_hart_merged.v(11165)</a><!@TM:1757190430> | Found 32 by 32 bit equality operator ('==') u_exu_0.un152_exu_alu_result (in view: work.miv_rv32_expipe_Z7(verilog))
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16135:12:16135:21:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(16135)</a><!@TM:1757190430> | There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15192:0:15192:9:@N:MO225:@XP_MSG">miv_rv32_subsys_merged.v(15192)</a><!@TM:1757190430> | There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:15548:0:15548:9:@N:MO231:@XP_MSG">miv_rv32_subsys_merged.v(15548)</a><!@TM:1757190430> | Found counter in view:work.miv_rv32_debug_sba(verilog) instance counter[7:0] 
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine ahb_st[2:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[16] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[17] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[18] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[19] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[20] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[21] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[22] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[23] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[24] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[25] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[26] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[27] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[28] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[29] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[30] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:5760:2:5760:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(5760)</a><!@TM:1757190430> | Removing sequential instance haddr_reg[31] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:13076:6:13076:15:@N:MO231:@XP_MSG">miv_rv32_subsys_merged.v(13076)</a><!@TM:1757190430> | Found counter in view:work.miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 292MB peak: 292MB)


Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 332MB peak: 332MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10391:2:10391:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10391)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:10391:2:10391:8:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(10391)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 325MB peak: 356MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 326MB peak: 356MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 349MB peak: 356MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:15s; Memory used current: 349MB peak: 356MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16013:12:16013:21:@N:BN362:@XP_MSG">miv_rv32_subsys_merged.v(16013)</a><!@TM:1757190430> | Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 351MB peak: 356MB)


Finished technology mapping (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:22s; Memory used current: 397MB peak: 418MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:23s		   -26.70ns		6929 /      2398
   2		0h:01m:23s		   -26.70ns		6838 /      2398
   3		0h:01m:24s		   -26.70ns		6839 /      2398
   4		0h:01m:25s		   -26.70ns		6840 /      2398
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v:16366:12:16366:21:@N:FX271:@XP_MSG">miv_rv32_subsys_merged.v(16366)</a><!@TM:1757190430> | Replicating instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR_8[31] (in view: work.MIV_RV32_C0(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:01m:33s		   -26.48ns		6862 /      2398
   6		0h:01m:34s		   -26.48ns		6866 /      2398
   7		0h:01m:36s		   -26.48ns		6868 /      2398
   8		0h:01m:37s		   -26.48ns		6869 /      2398
   9		0h:01m:38s		   -26.48ns		6870 /      2398


  10		0h:01m:40s		   -26.48ns		6883 /      2398
  11		0h:01m:42s		   -26.48ns		6888 /      2398
  12		0h:01m:43s		   -26.48ns		6891 /      2398

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 407MB peak: 418MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 407MB peak: 418MB)


Finished mapping MIV_RV32_C0
Multiprocessing finished at : Sat Sep  6 16:27:04 2025
Multiprocessing took 0h:01m:47s realtime, 0h:00m:01s cputime

<a name=mapperReport18></a>Summary of Compile Points :</a>
*************************** 
Name                                        Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0                                 Mapped     No database     Sat Sep  6 16:25:16 2025     Sat Sep  6 16:27:04 2025     0h:01m:47s     0h:01m:46s     No            
miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1     Mapped     No database     Sat Sep  6 16:25:18 2025     Sat Sep  6 16:26:18 2025     0h:00m:59s     0h:00m:59s     No            
miv_rv32_expipe_Z7                          Mapped     No database     Sat Sep  6 16:25:17 2025     Sat Sep  6 16:27:00 2025     0h:01m:43s     0h:01m:42s     No            
PROC_SUBSYSTEM                              Mapped     No database     Sat Sep  6 16:25:17 2025     Sat Sep  6 16:26:17 2025     0h:00m:59s     0h:00m:58s     No            
=============================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\MIV_RV32_C0\MIV_RV32_C0.srr:@XP_FILE">MIV_RV32_C0.srr</a>
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\miv_rv32_expipe_Z7\miv_rv32_expipe_Z7.srr:@XP_FILE">miv_rv32_expipe_Z7.srr</a>
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1\miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1.srr:@XP_FILE">miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1.srr</a>
Linked File:  <a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM\PROC_SUBSYSTEM.srr:@XP_FILE">PROC_SUBSYSTEM.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:00m:02s; Memory used current: 282MB peak: 283MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:00m:02s; Memory used current: 294MB peak: 294MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:00m:03s; Memory used current: 298MB peak: 298MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:00m:03s; Memory used current: 298MB peak: 298MB)


Start Writing Netlists (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:00m:03s; Memory used current: 208MB peak: 298MB)

Writing Analyst data base C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:00m:04s; Memory used current: 282MB peak: 298MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1757190430> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1757190430> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1757190430> | Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757190430> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:54s; CPU Time elapsed 0h:00m:06s; Memory used current: 280MB peak: 298MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:54s; CPU Time elapsed 0h:00m:06s; Memory used current: 280MB peak: 298MB)


Start final timing analysis (Real Time elapsed 0h:01m:54s; CPU Time elapsed 0h:00m:07s; Memory used current: 278MB peak: 298MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pfsoc_init_monitor_c0\pfsoc_init_monitor_c0_0\pfsoc_init_monitor_c0_pfsoc_init_monitor_c0_0_pfsoc_init_monitor.v:42:53:42:59:@W:MT246:@XP_MSG">pfsoc_init_monitor_c0_pfsoc_init_monitor_c0_0_pfsoc_init_monitor.v(42)</a><!@TM:1757190430> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1757190430> | Found clock REF_CLK_0 with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1757190430> | Found clock TCK with period 166.67ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1757190430> | Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 12.50ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757190430> | Found inferred clock COREJTAGDEBUG_Z3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.N_2.</font> 


<a name=timingReport19></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Sep  6 16:27:10 2025
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1757190430> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1757190430> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary20></a>Performance Summary</a>
*******************


Worst slack in design: -32.354

                                            Requested     Estimated     Requested     Estimated                 Clock                          Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                           Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z3|N_2_inferred_clock         100.0 MHz     13.4 MHz      10.000        74.708        -32.354     inferred                       Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     80.0 MHz      50.3 MHz      12.500        19.861        -7.361      generated (from REF_CLK_0)     group_49_11_1        
REF_CLK_0                                   50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA          declared                       group_49_11_2        
System                                      100.0 MHz     26.4 MHz      10.000        37.901        -27.901     system                         system_clkgroup      
====================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships21></a>Clock Relationships</a>
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      11.117   |  No paths    -      |  No paths    -        |  No paths    -      
System                                   COREJTAGDEBUG_Z3|N_2_inferred_clock      |  10.000      -27.901  |  No paths    -      |  10.000      -26.963  |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -7.361   |  No paths    -      |  No paths    -        |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z3|N_2_inferred_clock      |  Diff grp    -        |  No paths    -      |  Diff grp    -        |  No paths    -      
COREJTAGDEBUG_Z3|N_2_inferred_clock      System                                   |  10.000      8.633    |  No paths    -      |  No paths    -        |  No paths    -      
COREJTAGDEBUG_Z3|N_2_inferred_clock      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -        |  Diff grp    -      
COREJTAGDEBUG_Z3|N_2_inferred_clock      COREJTAGDEBUG_Z3|N_2_inferred_clock      |  10.000      5.758    |  10.000      6.559  |  5.000       2.001    |  5.000       -32.354
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo22></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport23></a>Detailed Report for Clock: COREJTAGDEBUG_Z3|N_2_inferred_clock</a>
====================================



<a name=startingSlack24></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                                              Starting                                                                Arrival            
Instance                                                                                                                                                                                                      Reference                               Type     Pin     Net            Time        Slack  
                                                                                                                                                                                                              Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                        COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       tmsenb         0.218       -32.354
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                                                                                    COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       endofshift     0.218       -32.257
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[1]       0.201       1.662  
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[2]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[2]       0.201       1.708  
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[3]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[3]       0.201       1.745  
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[0]       0.218       1.973  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                                                                                                      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       state[0]       0.218       2.001  
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[4]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       irReg[4]       0.218       2.006  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                                                                                                      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       state[4]       0.218       2.030  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                                                                                                      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      Q       state[1]       0.218       2.067  
=========================================================================================================================================================================================================================================================================================================


<a name=endingSlack25></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                                                            Starting                                                                        Required            
Instance                                                                                                                                                                                                                    Reference                               Type     Pin     Net                    Time         Slack  
                                                                                                                                                                                                                            Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_95_i                 5.000        -32.354
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_92_i                 5.000        -32.291
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_102_i                5.000        -32.291
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_113_i                5.000        -32.291
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_99_i                 5.000        -32.274
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_110_i                5.000        -32.274
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_97_i                 5.000        -32.245
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       N_108_i                5.000        -32.245
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       currTapState_ns[1]     5.000        -32.230
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      COREJTAGDEBUG_Z3|N_2_inferred_clock     SLE      D       currTapState_ns[7]     5.000        -32.208
================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths26></a>Worst Path Information</a>
<a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srs:fp:491347:524179:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.354
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.354

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4] / D
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                             SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                        Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     Y        Out     0.083     36.415 r     -         
N_117                                                                                                                                                                                                                              Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4     D        In      -         37.024 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4     Y        Out     0.212     37.236 f     -         
N_95_i                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]             SLE      D        In      -         37.354 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.354 is 4.153(11.1%) logic and 33.201(88.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                             SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                        Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                              Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4     C        In      -         37.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4     Y        Out     0.130     37.173 r     -         
N_92_i                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]             SLE      D        In      -         37.291 r     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                             SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                        Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                              Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3     C        In      -         37.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3     Y        Out     0.130     37.173 r     -         
N_102_i                                                                                                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]             SLE      D        In      -         37.291 r     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                             SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                        Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                              Net      -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3     C        In      -         37.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3     Y        Out     0.130     37.173 r     -         
N_113_i                                                                                                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]            SLE      D        In      -         37.291 r     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.274

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                             SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                             Net      -        -       0.118     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     C        In      -         0.336 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                        Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         1.432 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         2.483 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         3.534 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         4.584 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         5.635 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         6.686 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         7.736 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         8.787 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         9.838 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                       Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     A        In      -         10.888 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         11.939 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         12.990 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         14.040 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         15.091 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         16.142 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         17.193 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         18.243 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         19.294 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         20.345 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         21.395 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         22.446 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         23.497 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         24.547 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         25.598 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         26.649 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         27.700 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         28.750 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         29.801 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         30.852 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         31.902 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         32.953 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         34.004 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         35.054 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net      -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     A        In      -         36.105 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD     Y        Out     0.103     36.208 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net      -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     Y        Out     0.083     36.415 r     -         
N_117                                                                                                                                                                                                                              Net      -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3     C        In      -         37.024 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3     Y        Out     0.132     37.156 f     -         
N_110_i                                                                                                                                                                                                                            Net      -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]            SLE      D        In      -         37.274 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.274 is 4.073(10.9%) logic and 33.201(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport27></a>Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                Starting                                                                                     Arrival           
Instance                                                                                                        Reference                                   Type     Pin     Net                             Time        Slack 
                                                                                                                Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       trace_priv_i                    0.218       -7.230
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       -7.128
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][3]     0.218       -6.924
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][3]     0.218       -6.892
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][0]     0.201       -6.821
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][1]     0.218       -6.800
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][0]     0.201       -6.791
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][1]     0.218       -6.768
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][2]     0.218       -6.763
===============================================================================================================================================================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

                                                                                               Starting                                                                                      Required           
Instance                                                                                       Reference                                   Type     Pin     Net                              Time         Slack 
                                                                                               Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[4]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[5]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[6]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[7]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[8]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[9]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_0_RNI58PHG     12.373       -7.361
================================================================================================================================================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srs:fp:674746:697318:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.361

    Number of logic level(s):                32
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0] / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                                                          Type         Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                Net          -             -       0.612     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[1]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[1]                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         C             In      -         1.868 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         Y             Out     0.132     2.000 f      -         
un7_cpu_d_resp_error_rd_1                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         C             In      -         2.118 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         Y             Out     0.145     2.264 f      -         
cpu_d_resp_error_sig_1                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         C             In      -         2.382 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         Y             Out     0.145     2.527 f      -         
cpu_d_resp_error_sig                                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         D             In      -         3.091 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.192     3.282 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         3.846 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.037 f      -         
un4_exception_taken                                                                                                                                           Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         B             In      -         4.155 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         Y             Out     0.077     4.233 f      -         
machine_N_4                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         B             In      -         4.351 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         Y             Out     0.077     4.428 f      -         
machine_N_5                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         D             In      -         4.546 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         Y             Out     0.192     4.738 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                          Net          -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         C             In      -         5.746 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         Y             Out     0.145     5.892 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                      Net          -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         D             In      -         6.471 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         Y             Out     0.232     6.703 r      -         
start_slow_mul_1_1                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         C             In      -         6.821 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         Y             Out     0.132     6.953 f      -         
start_slow_mul                                                                                                                                                Net          -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         A             In      -         7.840 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         Y             Out     0.048     7.888 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                                                  Net          -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         B             In      -         8.562 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         Y             Out     0.088     8.650 r      -         
un1_exu_alu_result212_3_i_0_0                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         B             In      -         8.768 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         Y             Out     0.088     8.855 f      -         
N_2264_i                                                                                                                                                      Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         D             In      -         8.973 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         Y             Out     0.192     9.165 f      -         
exu_result_valid                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         B             In      -         9.729 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         Y             Out     0.088     9.816 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                         Net          -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         B             In      -         10.513 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         Y             Out     0.088     10.601 f     -         
un5_fetch_ptr_sel_i                                                                                                                                           Net          -             -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         D             In      -         11.516 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         Y             Out     0.232     11.748 f     -         
ahb_i_req_addr_net[28]                                                                                                                                        Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         D             In      -         12.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         Y             Out     0.192     12.534 f     -         
req_masked_2_sx[0]                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         C             In      -         12.652 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         Y             Out     0.130     12.783 r     -         
req_masked_1[0]                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         B             In      -         12.901 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         Y             Out     0.083     12.984 r     -         
req_masked[0]                                                                                                                                                 Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         A             In      -         13.547 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         Y             Out     0.046     13.593 f     -         
ahb_d_req_ready_net                                                                                                                                           Net          -             -       0.896     -            43        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         B             In      -         14.490 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         Y             Out     0.077     14.567 f     -         
lsu_expipe_req_ready_1_1_0                                                                                                                                    Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         C             In      -         14.685 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         Y             Out     0.145     14.831 f     -         
lsu_expipe_req_ready_net                                                                                                                                      Net          -             -       0.773     -            22        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         B             In      -         15.603 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         Y             Out     0.084     15.687 r     -         
bcu_m6_i_a4_0_d                                                                                                                                               Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         D             In      -         15.811 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         Y             Out     0.232     16.043 r     -         
bcu_op_complete_ex                                                                                                                                            Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         C             In      -         16.637 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         Y             Out     0.148     16.785 r     -         
instr_accepted_ex_0_N_4L5_N_5L7                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         D             In      -         16.903 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         Y             Out     0.212     17.115 f     -         
instr_accepted_ex_0_1                                                                                                                                         Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         D             In      -         17.233 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         Y             Out     0.232     17.465 r     -         
N_3733_i                                                                                                                                                      Net          -             -       1.125     -            144       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         A             In      -         18.590 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         Y             Out     0.051     18.641 r     -         
instr_accepted_ex_2_1_RNIK8DUB                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         A             In      -         18.765 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         Y             Out     0.051     18.816 r     -         
instr_accepted_ex_0_RNI58PHG                                                                                                                                  Net          -             -       0.918     -            34        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0]                                                                    SLE          EN            In      -         19.734 r     -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.861 is 5.432(27.3%) logic and 14.429(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.361

    Number of logic level(s):                32
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_i_access_mem_error_ex / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                                                          Type         Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                Net          -             -       0.612     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[1]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[1]                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         C             In      -         1.868 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         Y             Out     0.132     2.000 f      -         
un7_cpu_d_resp_error_rd_1                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         C             In      -         2.118 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         Y             Out     0.145     2.264 f      -         
cpu_d_resp_error_sig_1                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         C             In      -         2.382 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         Y             Out     0.145     2.527 f      -         
cpu_d_resp_error_sig                                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         D             In      -         3.091 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.192     3.282 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         3.846 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.037 f      -         
un4_exception_taken                                                                                                                                           Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         B             In      -         4.155 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         Y             Out     0.077     4.233 f      -         
machine_N_4                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         B             In      -         4.351 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         Y             Out     0.077     4.428 f      -         
machine_N_5                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         D             In      -         4.546 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         Y             Out     0.192     4.738 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                          Net          -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         C             In      -         5.746 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         Y             Out     0.145     5.892 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                      Net          -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         D             In      -         6.471 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         Y             Out     0.232     6.703 r      -         
start_slow_mul_1_1                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         C             In      -         6.821 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         Y             Out     0.132     6.953 f      -         
start_slow_mul                                                                                                                                                Net          -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         A             In      -         7.840 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         Y             Out     0.048     7.888 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                                                  Net          -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         B             In      -         8.562 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         Y             Out     0.088     8.650 r      -         
un1_exu_alu_result212_3_i_0_0                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         B             In      -         8.768 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         Y             Out     0.088     8.855 f      -         
N_2264_i                                                                                                                                                      Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         D             In      -         8.973 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         Y             Out     0.192     9.165 f      -         
exu_result_valid                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         B             In      -         9.729 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         Y             Out     0.088     9.816 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                         Net          -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         B             In      -         10.513 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         Y             Out     0.088     10.601 f     -         
un5_fetch_ptr_sel_i                                                                                                                                           Net          -             -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         D             In      -         11.516 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         Y             Out     0.232     11.748 f     -         
ahb_i_req_addr_net[28]                                                                                                                                        Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         D             In      -         12.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         Y             Out     0.192     12.534 f     -         
req_masked_2_sx[0]                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         C             In      -         12.652 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         Y             Out     0.130     12.783 r     -         
req_masked_1[0]                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         B             In      -         12.901 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         Y             Out     0.083     12.984 r     -         
req_masked[0]                                                                                                                                                 Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         A             In      -         13.547 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         Y             Out     0.046     13.593 f     -         
ahb_d_req_ready_net                                                                                                                                           Net          -             -       0.896     -            43        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         B             In      -         14.490 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         Y             Out     0.077     14.567 f     -         
lsu_expipe_req_ready_1_1_0                                                                                                                                    Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         C             In      -         14.685 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         Y             Out     0.145     14.831 f     -         
lsu_expipe_req_ready_net                                                                                                                                      Net          -             -       0.773     -            22        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         B             In      -         15.603 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         Y             Out     0.084     15.687 r     -         
bcu_m6_i_a4_0_d                                                                                                                                               Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         D             In      -         15.811 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         Y             Out     0.232     16.043 r     -         
bcu_op_complete_ex                                                                                                                                            Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         C             In      -         16.637 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         Y             Out     0.148     16.785 r     -         
instr_accepted_ex_0_N_4L5_N_5L7                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         D             In      -         16.903 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         Y             Out     0.212     17.115 f     -         
instr_accepted_ex_0_1                                                                                                                                         Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         D             In      -         17.233 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         Y             Out     0.232     17.465 r     -         
N_3733_i                                                                                                                                                      Net          -             -       1.125     -            144       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         A             In      -         18.590 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         Y             Out     0.051     18.641 r     -         
instr_accepted_ex_2_1_RNIK8DUB                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         A             In      -         18.765 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         Y             Out     0.051     18.816 r     -         
instr_accepted_ex_0_RNI58PHG                                                                                                                                  Net          -             -       0.918     -            34        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_i_access_mem_error_ex                                                                   SLE          EN            In      -         19.734 r     -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.861 is 5.432(27.3%) logic and 14.429(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.361

    Number of logic level(s):                32
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_i_access_misalign_error_ex / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                                                          Type         Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                Net          -             -       0.612     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[1]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[1]                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         C             In      -         1.868 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         Y             Out     0.132     2.000 f      -         
un7_cpu_d_resp_error_rd_1                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         C             In      -         2.118 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         Y             Out     0.145     2.264 f      -         
cpu_d_resp_error_sig_1                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         C             In      -         2.382 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         Y             Out     0.145     2.527 f      -         
cpu_d_resp_error_sig                                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         D             In      -         3.091 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.192     3.282 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         3.846 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.037 f      -         
un4_exception_taken                                                                                                                                           Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         B             In      -         4.155 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         Y             Out     0.077     4.233 f      -         
machine_N_4                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         B             In      -         4.351 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         Y             Out     0.077     4.428 f      -         
machine_N_5                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         D             In      -         4.546 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         Y             Out     0.192     4.738 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                          Net          -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         C             In      -         5.746 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         Y             Out     0.145     5.892 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                      Net          -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         D             In      -         6.471 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         Y             Out     0.232     6.703 r      -         
start_slow_mul_1_1                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         C             In      -         6.821 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         Y             Out     0.132     6.953 f      -         
start_slow_mul                                                                                                                                                Net          -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         A             In      -         7.840 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         Y             Out     0.048     7.888 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                                                  Net          -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         B             In      -         8.562 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         Y             Out     0.088     8.650 r      -         
un1_exu_alu_result212_3_i_0_0                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         B             In      -         8.768 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         Y             Out     0.088     8.855 f      -         
N_2264_i                                                                                                                                                      Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         D             In      -         8.973 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         Y             Out     0.192     9.165 f      -         
exu_result_valid                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         B             In      -         9.729 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         Y             Out     0.088     9.816 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                         Net          -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         B             In      -         10.513 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         Y             Out     0.088     10.601 f     -         
un5_fetch_ptr_sel_i                                                                                                                                           Net          -             -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         D             In      -         11.516 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         Y             Out     0.232     11.748 f     -         
ahb_i_req_addr_net[28]                                                                                                                                        Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         D             In      -         12.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         Y             Out     0.192     12.534 f     -         
req_masked_2_sx[0]                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         C             In      -         12.652 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         Y             Out     0.130     12.783 r     -         
req_masked_1[0]                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         B             In      -         12.901 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         Y             Out     0.083     12.984 r     -         
req_masked[0]                                                                                                                                                 Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         A             In      -         13.547 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         Y             Out     0.046     13.593 f     -         
ahb_d_req_ready_net                                                                                                                                           Net          -             -       0.896     -            43        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         B             In      -         14.490 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         Y             Out     0.077     14.567 f     -         
lsu_expipe_req_ready_1_1_0                                                                                                                                    Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         C             In      -         14.685 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         Y             Out     0.145     14.831 f     -         
lsu_expipe_req_ready_net                                                                                                                                      Net          -             -       0.773     -            22        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         B             In      -         15.603 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         Y             Out     0.084     15.687 r     -         
bcu_m6_i_a4_0_d                                                                                                                                               Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         D             In      -         15.811 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         Y             Out     0.232     16.043 r     -         
bcu_op_complete_ex                                                                                                                                            Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         C             In      -         16.637 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         Y             Out     0.148     16.785 r     -         
instr_accepted_ex_0_N_4L5_N_5L7                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         D             In      -         16.903 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         Y             Out     0.212     17.115 f     -         
instr_accepted_ex_0_1                                                                                                                                         Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         D             In      -         17.233 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         Y             Out     0.232     17.465 r     -         
N_3733_i                                                                                                                                                      Net          -             -       1.125     -            144       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         A             In      -         18.590 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         Y             Out     0.051     18.641 r     -         
instr_accepted_ex_2_1_RNIK8DUB                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         A             In      -         18.765 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         Y             Out     0.051     18.816 r     -         
instr_accepted_ex_0_RNI58PHG                                                                                                                                  Net          -             -       0.918     -            34        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_i_access_misalign_error_ex                                                              SLE          EN            In      -         19.734 r     -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.861 is 5.432(27.3%) logic and 14.429(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.361

    Number of logic level(s):                32
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[3] / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                                                          Type         Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                Net          -             -       0.612     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[1]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[1]                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         C             In      -         1.868 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         Y             Out     0.132     2.000 f      -         
un7_cpu_d_resp_error_rd_1                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         C             In      -         2.118 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         Y             Out     0.145     2.264 f      -         
cpu_d_resp_error_sig_1                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         C             In      -         2.382 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         Y             Out     0.145     2.527 f      -         
cpu_d_resp_error_sig                                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         D             In      -         3.091 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.192     3.282 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         3.846 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.037 f      -         
un4_exception_taken                                                                                                                                           Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         B             In      -         4.155 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         Y             Out     0.077     4.233 f      -         
machine_N_4                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         B             In      -         4.351 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         Y             Out     0.077     4.428 f      -         
machine_N_5                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         D             In      -         4.546 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         Y             Out     0.192     4.738 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                          Net          -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         C             In      -         5.746 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         Y             Out     0.145     5.892 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                      Net          -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         D             In      -         6.471 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         Y             Out     0.232     6.703 r      -         
start_slow_mul_1_1                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         C             In      -         6.821 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         Y             Out     0.132     6.953 f      -         
start_slow_mul                                                                                                                                                Net          -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         A             In      -         7.840 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         Y             Out     0.048     7.888 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                                                  Net          -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         B             In      -         8.562 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         Y             Out     0.088     8.650 r      -         
un1_exu_alu_result212_3_i_0_0                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         B             In      -         8.768 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         Y             Out     0.088     8.855 f      -         
N_2264_i                                                                                                                                                      Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         D             In      -         8.973 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         Y             Out     0.192     9.165 f      -         
exu_result_valid                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         B             In      -         9.729 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         Y             Out     0.088     9.816 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                         Net          -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         B             In      -         10.513 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         Y             Out     0.088     10.601 f     -         
un5_fetch_ptr_sel_i                                                                                                                                           Net          -             -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         D             In      -         11.516 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         Y             Out     0.232     11.748 f     -         
ahb_i_req_addr_net[28]                                                                                                                                        Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         D             In      -         12.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         Y             Out     0.192     12.534 f     -         
req_masked_2_sx[0]                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         C             In      -         12.652 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         Y             Out     0.130     12.783 r     -         
req_masked_1[0]                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         B             In      -         12.901 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         Y             Out     0.083     12.984 r     -         
req_masked[0]                                                                                                                                                 Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         A             In      -         13.547 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         Y             Out     0.046     13.593 f     -         
ahb_d_req_ready_net                                                                                                                                           Net          -             -       0.896     -            43        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         B             In      -         14.490 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         Y             Out     0.077     14.567 f     -         
lsu_expipe_req_ready_1_1_0                                                                                                                                    Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         C             In      -         14.685 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         Y             Out     0.145     14.831 f     -         
lsu_expipe_req_ready_net                                                                                                                                      Net          -             -       0.773     -            22        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         B             In      -         15.603 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         Y             Out     0.084     15.687 r     -         
bcu_m6_i_a4_0_d                                                                                                                                               Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         D             In      -         15.811 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         Y             Out     0.232     16.043 r     -         
bcu_op_complete_ex                                                                                                                                            Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         C             In      -         16.637 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         Y             Out     0.148     16.785 r     -         
instr_accepted_ex_0_N_4L5_N_5L7                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         D             In      -         16.903 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         Y             Out     0.212     17.115 f     -         
instr_accepted_ex_0_1                                                                                                                                         Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         D             In      -         17.233 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         Y             Out     0.232     17.465 r     -         
N_3733_i                                                                                                                                                      Net          -             -       1.125     -            144       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         A             In      -         18.590 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         Y             Out     0.051     18.641 r     -         
instr_accepted_ex_2_1_RNIK8DUB                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         A             In      -         18.765 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         Y             Out     0.051     18.816 r     -         
instr_accepted_ex_0_RNI58PHG                                                                                                                                  Net          -             -       0.918     -            34        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[3]                                                                    SLE          EN            In      -         19.734 r     -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.861 is 5.432(27.3%) logic and 14.429(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.373

    - Propagation time:                      19.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.361

    Number of logic level(s):                32
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[2] / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                                                          Type         Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                Net          -             -       0.612     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[1]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[1]                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         C             In      -         1.868 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_1                                                                      CFG3         Y             Out     0.132     2.000 f      -         
un7_cpu_d_resp_error_rd_1                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         C             In      -         2.118 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig_1                                                                         CFG4         Y             Out     0.145     2.264 f      -         
cpu_d_resp_error_sig_1                                                                                                                                        Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         C             In      -         2.382 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_d_resp_error_sig                                                                           CFG4         Y             Out     0.145     2.527 f      -         
cpu_d_resp_error_sig                                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         D             In      -         3.091 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.192     3.282 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                          Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         3.846 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.037 f      -         
un4_exception_taken                                                                                                                                           Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         B             In      -         4.155 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIH0LNH             CFG4         Y             Out     0.077     4.233 f      -         
machine_N_4                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         B             In      -         4.351 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIHDNN72            CFG4         Y             Out     0.077     4.428 f      -         
machine_N_5                                                                                                                                                   Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         D             In      -         4.546 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94            CFG4         Y             Out     0.192     4.738 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                          Net          -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         C             In      -         5.746 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.un1_rs1_rd_hzd_s_0_RNI4TVL55                                                  CFG3         Y             Out     0.145     5.892 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                      Net          -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         D             In      -         6.471 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                                                       CFG4         Y             Out     0.232     6.703 r      -         
start_slow_mul_1_1                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         C             In      -         6.821 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                           CFG4         Y             Out     0.132     6.953 f      -         
start_slow_mul                                                                                                                                                Net          -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         A             In      -         7.840 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                               CFG2         Y             Out     0.048     7.888 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                                                  Net          -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         B             In      -         8.562 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3_i_0_0                                                              CFG4         Y             Out     0.088     8.650 r      -         
un1_exu_alu_result212_3_i_0_0                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         B             In      -         8.768 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv_RNO                                                                    CFG4         Y             Out     0.088     8.855 f      -         
N_2264_i                                                                                                                                                      Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         D             In      -         8.973 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                        CFG4         Y             Out     0.192     9.165 f      -         
exu_result_valid                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         B             In      -         9.729 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                                  CFG4         Y             Out     0.088     9.816 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                         Net          -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         B             In      -         10.513 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1E2KE                                                                     CFG3         Y             Out     0.088     10.601 f     -         
un5_fetch_ptr_sel_i                                                                                                                                           Net          -             -       0.916     -            48        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         D             In      -         11.516 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[28]                                                                         CFG4         Y             Out     0.232     11.748 f     -         
ahb_i_req_addr_net[28]                                                                                                                                        Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         D             In      -         12.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2_sx[0]                                                               CFG4         Y             Out     0.192     12.534 f     -         
req_masked_2_sx[0]                                                                                                                                            Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         C             In      -         12.652 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                                  CFG4         Y             Out     0.130     12.783 r     -         
req_masked_1[0]                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         B             In      -         12.901 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                                                    CFG4         Y             Out     0.083     12.984 r     -         
req_masked[0]                                                                                                                                                 Net          -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         A             In      -         13.547 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                         CFG3         Y             Out     0.046     13.593 f     -         
ahb_d_req_ready_net                                                                                                                                           Net          -             -       0.896     -            43        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         B             In      -         14.490 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_a2                                                                               CFG4         Y             Out     0.077     14.567 f     -         
lsu_expipe_req_ready_1_1_0                                                                                                                                    Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         C             In      -         14.685 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_req_ready_1                                                                                CFG4         Y             Out     0.145     14.831 f     -         
lsu_expipe_req_ready_net                                                                                                                                      Net          -             -       0.773     -            22        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         B             In      -         15.603 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.lsu_op_completing_ex_0_RNIFVEOJ                                                        CFG4         Y             Out     0.084     15.687 r     -         
bcu_m6_i_a4_0_d                                                                                                                                               Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         D             In      -         15.811 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_complete_ex_1                                                                   CFG4         Y             Out     0.232     16.043 r     -         
bcu_op_complete_ex                                                                                                                                            Net          -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         C             In      -         16.637 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5_N_5L7                                                        CFG4         Y             Out     0.148     16.785 r     -         
instr_accepted_ex_0_N_4L5_N_5L7                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         D             In      -         16.903 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_N_4L5                                                              CFG4         Y             Out     0.212     17.115 f     -         
instr_accepted_ex_0_1                                                                                                                                         Net          -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         D             In      -         17.233 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0                                                                    CFG4         Y             Out     0.232     17.465 r     -         
N_3733_i                                                                                                                                                      Net          -             -       1.125     -            144       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         A             In      -         18.590 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_2_1_RNIK8DUB                                                         CFG2         Y             Out     0.051     18.641 r     -         
instr_accepted_ex_2_1_RNIK8DUB                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         A             In      -         18.765 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_accepted_ex_0_RNI58PHG                                                           CFG2         Y             Out     0.051     18.816 r     -         
instr_accepted_ex_0_RNI58PHG                                                                                                                                  Net          -             -       0.918     -            34        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[2]                                                                    SLE          EN            In      -         19.734 r     -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.861 is 5.432(27.3%) logic and 14.429(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport31></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack32></a>Starting Points with Worst Slack</a>
********************************

                                                                                Starting                                             Arrival            
Instance                                                                        Reference     Type      Pin          Net             Time        Slack  
                                                                                Clock                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.901
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -26.963
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.545  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.591  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       6.603  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       6.644  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.659  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.689  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.912  
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.954  
========================================================================================================================================================


<a name=endingSlack33></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                                                            Starting                                              Required            
Instance                                                                                                                                                                                                                    Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                                                                                            Clock                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]      System        SLE      D       N_95_i                 10.000       -27.901
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      System        SLE      D       N_92_i                 10.000       -27.838
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      System        SLE      D       N_102_i                10.000       -27.838
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     System        SLE      D       N_113_i                10.000       -27.838
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      System        SLE      D       N_99_i                 10.000       -27.821
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     System        SLE      D       N_110_i                10.000       -27.821
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      System        SLE      D       N_97_i                 10.000       -27.791
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     System        SLE      D       N_108_i                10.000       -27.791
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]      System        SLE      D       currTapState_ns[1]     10.000       -27.776
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      System        SLE      D       currTapState_ns[7]     10.000       -27.755
======================================================================================================================================================================================================================================================================================================



<a name=worstPaths34></a>Worst Path Information</a>
<a href="C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srr:srsfC:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\PROC_SUBSYSTEM.srs:fp:805946:838892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.901

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                               Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type      Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                        UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                            Net       -        -       0.948     -            6         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                        Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net       -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      Y        Out     0.083     36.962 r     -         
N_117                                                                                                                                                                                                                              Net       -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4      D        In      -         37.571 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4      Y        Out     0.212     37.783 f     -         
N_95_i                                                                                                                                                                                                                             Net       -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]             SLE       D        In      -         37.901 f     -         
===============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.901 is 3.870(10.2%) logic and 34.031(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                               Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type      Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                        UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                            Net       -        -       0.948     -            6         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                        Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net       -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                              Net       -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4      C        In      -         37.590 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4      Y        Out     0.130     37.720 r     -         
N_92_i                                                                                                                                                                                                                             Net       -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]             SLE       D        In      -         37.838 r     -         
===============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                               Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type      Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                        UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                            Net       -        -       0.948     -            6         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                        Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net       -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                              Net       -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3      C        In      -         37.590 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3      Y        Out     0.130     37.720 r     -         
N_102_i                                                                                                                                                                                                                            Net       -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]             SLE       D        In      -         37.838 r     -         
===============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                               Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type      Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                        UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                            Net       -        -       0.948     -            6         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                        Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net       -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                              Net       -        -       0.623     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3      C        In      -         37.590 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3      Y        Out     0.130     37.720 r     -         
N_113_i                                                                                                                                                                                                                            Net       -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]            SLE       D        In      -         37.838 r     -         
===============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.821

    Number of logic level(s):                37
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z3|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                               Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                               Type      Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                        UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                            Net       -        -       0.948     -            6         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      B        In      -         0.948 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                        CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                        Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         1.979 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         3.030 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         4.080 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         5.131 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         6.182 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         7.232 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         8.283 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         9.334 r      -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         10.385 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                       Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      A        In      -         11.435 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                   BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         12.486 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         13.537 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         14.587 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         15.638 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         16.689 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         17.739 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         18.790 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         19.841 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         20.892 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         21.942 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         22.993 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         24.044 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         25.094 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         26.145 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         27.196 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         28.247 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         29.297 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         30.348 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         31.399 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         32.449 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         33.500 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         34.551 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         35.601 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                      Net       -        -       0.948     -            1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      A        In      -         36.652 r     -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                  BUFD      Y        Out     0.103     36.755 r     -         
COREJTAGDEBUG_C0_0_TGT_TMS_0                                                                                                                                                                                                       Net       -        -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      Y        Out     0.083     36.962 r     -         
N_117                                                                                                                                                                                                                              Net       -        -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3      C        In      -         37.571 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3      Y        Out     0.132     37.703 f     -         
N_110_i                                                                                                                                                                                                                            Net       -        -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]            SLE       D        In      -         37.821 f     -         
===============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.821 is 3.790(10.0%) logic and 34.031(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:54s; CPU Time elapsed 0h:00m:07s; Memory used current: 282MB peak: 298MB)


Finished timing report (Real Time elapsed 0h:01m:54s; CPU Time elapsed 0h:00m:07s; Memory used current: 282MB peak: 298MB)

---------------------------------------
<a name=resourceUsage35></a>Resource Usage Report for PROC_SUBSYSTEM </a>

Mapping to part: mpfs095tfcvg784-1
Cell usage:
BANKEN          1 use
BUFD            102 uses
CLKINT          3 uses
INIT            1 use
OR2             32 uses
OR4             320 uses
PLL             1 use
UJTAG           1 use
CFG1           52 uses
CFG2           932 uses
CFG3           1957 uses
CFG4           3718 uses

Carry cells:
ARI1            677 uses - used for arithmetic functions
ARI1            135 uses - used for Wide-Mux implementation
Total ARI1      812 uses


Sequential Cells: 
SLE            2377 uses

DSP Blocks:    0 of 292 (0%)

I/O ports: 13
I/O primitives: 8
INBUF          3 uses
OUTBUF         5 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 32 of 308 (10%)
Total Block RAMs (RAM64x12) : 7 of 876 (0%)

Total LUTs:    7471

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 84; LUTs = 84;
RAM1K20  Interface Logic : SLEs = 1152; LUTs = 1152;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2377 + 84 + 1152 + 0 = 3613;
Total number of LUTs after P&R:  7471 + 84 + 1152 + 0 = 8707;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:00m:07s; Memory used current: 132MB peak: 298MB)

Process took 0h:01m:55s realtime, 0h:00m:08s cputime
# Sat Sep  6 16:27:10 2025

###########################################################]

</pre></samp></body></html>
