# ğŸš€ ChipForAll (C4O) 

ChipForAll æ˜¯ä¸€å€‹ **ã€Œé›¶é…ç½® (Zero-Config)ã€** çš„é–‹æºæ™¶ç‰‡è¨­è¨ˆæ¨¡æ¿ã€‚
åˆ¥å†ç‚ºäº†å®‰è£å·¥å…·éˆæµªè²»æ™‚é–“ï¼Œç¾åœ¨å°±é–‹å§‹è¨­è¨ˆä½ çš„æ™¶ç‰‡ã€‚

æ ¸å¿ƒç”± **c4o-core** å¼•æ“é©…å‹•ã€‚

## âœ¨ ç‰¹è‰²åŠŸèƒ½

*   **ğŸ³ DockeråŒ–ç’°å¢ƒ**: ä¸éœ€è¦æ‰‹å‹•å®‰è£ Yosys, Verilator æˆ– OpenLaneã€‚åªè¦æœ‰ Dockerï¼Œä½ å°±æº–å‚™å¥½äº†ã€‚
*   **âš¡ é›¶é…ç½®**: åªè¦ Clone å°ˆæ¡ˆä¸¦åŸ·è¡Œã€‚ç’°å¢ƒå·²ç¶“é å…ˆé‡å° Skywater 130nm PDK è¨­å®šå¥½äº†ã€‚
*   **ğŸ›  å…¨æµç¨‹æ”¯æ´**: ä¸€å€‹æŒ‡ä»¤å³å¯å®Œæˆå¾ Verilog RTL åˆ° GDSII ä½ˆå±€çš„å…¨éƒ¨æµç¨‹ã€‚
*   **âœ… CI/CD å°±ç·’**: å…§å»º GitHub Actions æµç¨‹ï¼Œæ¯æ¬¡ Push è‡ªå‹•é©—è­‰ä½ çš„è¨­è¨ˆã€‚

---

## ğŸ å¿«é€Ÿé–‹å§‹ (Quick Start)

### ç’°å¢ƒéœ€æ±‚ (Prerequisites)
*   Docker (Desktop æˆ– Engine)
*   Make
*   Git

### 1. è¤‡è£½å°ˆæ¡ˆ (Clone the Repo)
```bash
git clone https://github.com/anlit75/ChipForAll.git
cd ChipForAll
```

### 2. åŸ·è¡Œå…¨æµç¨‹ (Run the Full Flow)
å¾ Verilog ç¨‹å¼ç¢¼ç”¢ç”Ÿæœ€çµ‚çš„ GDSII ä½ˆå±€æª”ï¼š
```bash
make gds
```
*è«‹ç¨å€™å¹¾åˆ†é˜ã€‚ç³»çµ±å°‡æœƒè‡ªå‹•ä¸‹è¼‰ PDKï¼ŒåŸ·è¡Œåˆæˆã€ä½ˆå±€ç¹ç·šï¼Œä¸¦ç”¢ç”Ÿä½ˆå±€æª”ã€‚*

---

## ğŸ“– ä½¿ç”¨æŒ‡å— (Usage Guide)

æˆ‘å€‘æä¾›äº†ä¸€å€‹çµ±ä¸€çš„ `Makefile` ä¾†è™•ç†æ‰€æœ‰äº‹æƒ…ã€‚

| æŒ‡ä»¤ | èªªæ˜ | è¼¸å‡ºä½ç½® |
|---|---|---|
| `make lint` | ä½¿ç”¨ Verilator æª¢æŸ¥ Verilog èªæ³•éŒ¯èª¤ã€‚ | çµ‚ç«¯æ©Ÿè¼¸å‡º |
| `make sim` | ä½¿ç”¨ Icarus Verilog åŸ·è¡Œæ¨¡æ“¬ã€‚ | `build/sim.vvp` |
| `make synth` | ä½¿ç”¨ Yosys å°‡ RTL åˆæˆç‚ºé‚è¼¯é–˜ã€‚ | `build/synthesis.json` |
| `make gds` | ä½¿ç”¨ OpenLane ç”¢ç”Ÿå¯¦é«”ä½ˆå±€ã€‚ | `build/blinky.gds` |
| `make clean` | ç§»é™¤æ‰€æœ‰ç”¢å‡ºçš„æª”æ¡ˆã€‚ | N/A |

> **ğŸ’¡ æ³¨æ„:** ç¬¬ä¸€æ¬¡åŸ·è¡Œ `make gds` æ™‚ï¼Œç³»çµ±æœƒè‡ªå‹•ä¸‹è¼‰ä¸¦å®‰è£ Sky130 PDK (ç´„ 3GB)ã€‚è«‹è€å¿ƒç­‰å¾…ï¼

---

## ğŸ“‚ å°ˆæ¡ˆçµæ§‹

```text
.
â”œâ”€â”€ config.json        # âš™ï¸ å°ˆæ¡ˆè¨­å®šæª” (è¨­è¨ˆåç¨±, æ™‚è„ˆ, é¢ç©)
â”œâ”€â”€ Makefile           # ğŸ® æŒ‡ä»¤æ§åˆ¶ä¸­å¿ƒ
â”œâ”€â”€ src/               # âœï¸ ä½ çš„ Verilog
â”‚   â””â”€â”€ blinky.v
â”œâ”€â”€ test/              # ğŸ§ª ä½ çš„æ¸¬è©¦å¹³å° (Testbenches)
â”‚   â””â”€â”€ tb_blinky.v
â””â”€â”€ build/             # ğŸ“¦ æ‰€æœ‰ç”¢å‡ºç‰© (GDS, Logs, Netlists)
```

---

## ğŸ“ è¨­å®š (Configuration)

ä¿®æ”¹æ ¹ç›®éŒ„ä¸‹çš„ `config.json` ä¾†è®Šæ›´ä½ çš„è¨­è¨ˆè¨­å®šï¼š

```json
{
  "DESIGN_NAME": "my_design",
  "VERILOG_FILES": ["src/my_design.v"],
  "CLOCK_PERIOD": 10.0
}
```

Happy Hacking! ğŸ› ï¸
