
CAN_communication_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800a338  0800a338  0001a338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a61c  0800a61c  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a61c  0800a61c  0001a61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a624  0800a624  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a624  0800a624  0001a624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a628  0800a628  0001a628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  0800a62c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002015c  2**0
                  CONTENTS
 10 .bss          00001e7c  2000015c  2000015c  0002015c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20001fd8  20001fd8  0002015c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014a76  00000000  00000000  000201cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000036fc  00000000  00000000  00034c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ff8  00000000  00000000  00038348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c13  00000000  00000000  00039340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023c92  00000000  00000000  00039f53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000158b9  00000000  00000000  0005dbe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c931a  00000000  00000000  0007349e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000046e0  00000000  00000000  0013c7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00140e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000015c 	.word	0x2000015c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a320 	.word	0x0800a320

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000160 	.word	0x20000160
 80001cc:	0800a320 	.word	0x0800a320

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_CAN_RxFifo0MsgPendingCallback>:

uint8_t data[8];
char data1[64];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800057c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057e:	b093      	sub	sp, #76	; 0x4c
 8000580:	af08      	add	r7, sp, #32
 8000582:	6078      	str	r0, [r7, #4]
	if(BDTKTD == 1){
 8000584:	4b25      	ldr	r3, [pc, #148]	; (800061c <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	b2db      	uxtb	r3, r3
 800058a:	2b01      	cmp	r3, #1
 800058c:	d141      	bne.n	8000612 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
	  CAN_RxHeaderTypeDef rxPHead = {0};
 800058e:	f107 030c 	add.w	r3, r7, #12
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	611a      	str	r2, [r3, #16]
 800059e:	615a      	str	r2, [r3, #20]
 80005a0:	619a      	str	r2, [r3, #24]
	  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxPHead, data);
 80005a2:	f107 020c 	add.w	r2, r7, #12
 80005a6:	4b1e      	ldr	r3, [pc, #120]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005a8:	2100      	movs	r1, #0
 80005aa:	481e      	ldr	r0, [pc, #120]	; (8000624 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 80005ac:	f001 f96b 	bl	8001886 <HAL_CAN_GetRxMessage>
	  if(rxPHead.StdId == 0x7E8)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	f5b3 6ffd 	cmp.w	r3, #2024	; 0x7e8
 80005b6:	d102      	bne.n	80005be <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
		  IRQTX = 1;
 80005b8:	4b1b      	ldr	r3, [pc, #108]	; (8000628 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	701a      	strb	r2, [r3, #0]
	  sprintf(data1, "0x%X, 0x%X, 0x%X, 0x%X, 0x%X, 0x%X, 0x%X, 0x%X, 0x%X\n", (unsigned int)rxPHead.StdId, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80005be:	68fa      	ldr	r2, [r7, #12]
 80005c0:	4b17      	ldr	r3, [pc, #92]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	469c      	mov	ip, r3
 80005c6:	4b16      	ldr	r3, [pc, #88]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005c8:	785b      	ldrb	r3, [r3, #1]
 80005ca:	4619      	mov	r1, r3
 80005cc:	4b14      	ldr	r3, [pc, #80]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005ce:	789b      	ldrb	r3, [r3, #2]
 80005d0:	4618      	mov	r0, r3
 80005d2:	4b13      	ldr	r3, [pc, #76]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005d4:	78db      	ldrb	r3, [r3, #3]
 80005d6:	461c      	mov	r4, r3
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005da:	791b      	ldrb	r3, [r3, #4]
 80005dc:	461d      	mov	r5, r3
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005e0:	795b      	ldrb	r3, [r3, #5]
 80005e2:	461e      	mov	r6, r3
 80005e4:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005e6:	799b      	ldrb	r3, [r3, #6]
 80005e8:	603b      	str	r3, [r7, #0]
 80005ea:	4b0d      	ldr	r3, [pc, #52]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80005ec:	79db      	ldrb	r3, [r3, #7]
 80005ee:	9306      	str	r3, [sp, #24]
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	9305      	str	r3, [sp, #20]
 80005f4:	9604      	str	r6, [sp, #16]
 80005f6:	9503      	str	r5, [sp, #12]
 80005f8:	9402      	str	r4, [sp, #8]
 80005fa:	9001      	str	r0, [sp, #4]
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	4663      	mov	r3, ip
 8000600:	490a      	ldr	r1, [pc, #40]	; (800062c <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 8000602:	480b      	ldr	r0, [pc, #44]	; (8000630 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 8000604:	f009 f9d2 	bl	80099ac <siprintf>
	//	  HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &rxPHead, data);
	//	  if(rxPHead.StdId == 0x7E8){
	  memcpy(LPLD, data, 8);
 8000608:	4a0a      	ldr	r2, [pc, #40]	; (8000634 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800060a:	4b05      	ldr	r3, [pc, #20]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 800060c:	cb03      	ldmia	r3!, {r0, r1}
 800060e:	6010      	str	r0, [r2, #0]
 8000610:	6051      	str	r1, [r2, #4]

	//	  }
	//	  CDC_Transmit_FS(data, 8);
	//	  CDC_Transmit_FS((uint8_t)rxPHead.StdId, 2);
	}
}
 8000612:	bf00      	nop
 8000614:	372c      	adds	r7, #44	; 0x2c
 8000616:	46bd      	mov	sp, r7
 8000618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800061a:	bf00      	nop
 800061c:	20000273 	.word	0x20000273
 8000620:	20000178 	.word	0x20000178
 8000624:	200001c0 	.word	0x200001c0
 8000628:	20000272 	.word	0x20000272
 800062c:	0800a338 	.word	0x0800a338
 8000630:	20000180 	.word	0x20000180
 8000634:	20000274 	.word	0x20000274

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	; 0x50
 800063c:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 800063e:	f000 fe23 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 fa75 	bl	8000b30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 fbad 	bl	8000da4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800064a:	f008 fbd5 	bl	8008df8 <MX_USB_DEVICE_Init>
  MX_USART3_UART_Init();
 800064e:	f000 fb7f 	bl	8000d50 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fb53 	bl	8000cfc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HODL_Till_BTN();
 8000656:	f000 f827 	bl	80006a8 <HODL_Till_BTN>

  Auto_Baudrate_Setup(PRE);
 800065a:	4810      	ldr	r0, [pc, #64]	; (800069c <main+0x64>)
 800065c:	f000 f840 	bl	80006e0 <Auto_Baudrate_Setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  uint8_t tick = HAL_GetTick();

  uint8_t data[64] = {0};
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	223c      	movs	r2, #60	; 0x3c
 800066a:	2100      	movs	r1, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f009 f9bd 	bl	80099ec <memset>
  double coords[2] = {0};
 8000672:	463b      	mov	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]

  AT_Join(&huart2);
 800067e:	4808      	ldr	r0, [pc, #32]	; (80006a0 <main+0x68>)
 8000680:	f000 f9d6 	bl	8000a30 <AT_Join>

  while (1)
  {
	  GNSS_Get_Coords(&huart3, data, 64, coords);
 8000684:	463b      	mov	r3, r7
 8000686:	f107 0110 	add.w	r1, r7, #16
 800068a:	2240      	movs	r2, #64	; 0x40
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <main+0x6c>)
 800068e:	f000 f8e3 	bl	8000858 <GNSS_Get_Coords>
	  HAL_Delay(5000);
 8000692:	f241 3088 	movw	r0, #5000	; 0x1388
 8000696:	f000 fe69 	bl	800136c <HAL_Delay>
	  GNSS_Get_Coords(&huart3, data, 64, coords);
 800069a:	e7f3      	b.n	8000684 <main+0x4c>
 800069c:	20000000 	.word	0x20000000
 80006a0:	200001e8 	.word	0x200001e8
 80006a4:	2000022c 	.word	0x2000022c

080006a8 <HODL_Till_BTN>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

static void HODL_Till_BTN(void){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80006ac:	e005      	b.n	80006ba <HODL_Till_BTN+0x12>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006b4:	4808      	ldr	r0, [pc, #32]	; (80006d8 <HODL_Till_BTN+0x30>)
 80006b6:	f001 ffa5 	bl	8002604 <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80006ba:	2101      	movs	r1, #1
 80006bc:	4807      	ldr	r0, [pc, #28]	; (80006dc <HODL_Till_BTN+0x34>)
 80006be:	f001 ff89 	bl	80025d4 <HAL_GPIO_ReadPin>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d0f2      	beq.n	80006ae <HODL_Till_BTN+0x6>
  }
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006ce:	4802      	ldr	r0, [pc, #8]	; (80006d8 <HODL_Till_BTN+0x30>)
 80006d0:	f001 ff98 	bl	8002604 <HAL_GPIO_WritePin>
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40020c00 	.word	0x40020c00
 80006dc:	40020000 	.word	0x40020000

080006e0 <Auto_Baudrate_Setup>:

static void Auto_Baudrate_Setup(uint32_t PRE[]){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08e      	sub	sp, #56	; 0x38
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint8_t i;
  for(i = 0; i < 4; i++){
 80006e8:	2300      	movs	r3, #0
 80006ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80006ee:	e034      	b.n	800075a <Auto_Baudrate_Setup+0x7a>
	  if(IRQRX1 == 0 && IRQRX0 == 0){
 80006f0:	4b3f      	ldr	r3, [pc, #252]	; (80007f0 <Auto_Baudrate_Setup+0x110>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d133      	bne.n	8000762 <Auto_Baudrate_Setup+0x82>
 80006fa:	4b3e      	ldr	r3, [pc, #248]	; (80007f4 <Auto_Baudrate_Setup+0x114>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2b00      	cmp	r3, #0
 8000702:	d12e      	bne.n	8000762 <Auto_Baudrate_Setup+0x82>
		  if(i == 0){
 8000704:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000708:	2b00      	cmp	r3, #0
 800070a:	d10d      	bne.n	8000728 <Auto_Baudrate_Setup+0x48>
			  MX_CAN1_Init(PRE[0], CAN_MODE_SILENT);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8000714:	4618      	mov	r0, r3
 8000716:	f000 faa3 	bl	8000c60 <MX_CAN1_Init>
			  HAL_CAN_Start(&hcan1);
 800071a:	4837      	ldr	r0, [pc, #220]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 800071c:	f001 f826 	bl	800176c <HAL_CAN_Start>
			  HAL_Delay(100);
 8000720:	2064      	movs	r0, #100	; 0x64
 8000722:	f000 fe23 	bl	800136c <HAL_Delay>
 8000726:	e013      	b.n	8000750 <Auto_Baudrate_Setup+0x70>
		  }else{
			  HAL_CAN_Stop(&hcan1);
 8000728:	4833      	ldr	r0, [pc, #204]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 800072a:	f001 f863 	bl	80017f4 <HAL_CAN_Stop>
			  MX_CAN1_Init(PRE[i], CAN_MODE_SILENT);
 800072e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	4413      	add	r3, r2
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fa8e 	bl	8000c60 <MX_CAN1_Init>
			  HAL_CAN_Start(&hcan1);
 8000744:	482c      	ldr	r0, [pc, #176]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 8000746:	f001 f811 	bl	800176c <HAL_CAN_Start>
			  HAL_Delay(100);
 800074a:	2064      	movs	r0, #100	; 0x64
 800074c:	f000 fe0e 	bl	800136c <HAL_Delay>
  for(i = 0; i < 4; i++){
 8000750:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000754:	3301      	adds	r3, #1
 8000756:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800075a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800075e:	2b03      	cmp	r3, #3
 8000760:	d9c6      	bls.n	80006f0 <Auto_Baudrate_Setup+0x10>
	  }else{
		  break;
	  }
  }

  if(IRQRX1 >= 1 || IRQRX0 >= 1){
 8000762:	4b23      	ldr	r3, [pc, #140]	; (80007f0 <Auto_Baudrate_Setup+0x110>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	2b00      	cmp	r3, #0
 800076a:	d104      	bne.n	8000776 <Auto_Baudrate_Setup+0x96>
 800076c:	4b21      	ldr	r3, [pc, #132]	; (80007f4 <Auto_Baudrate_Setup+0x114>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	2b00      	cmp	r3, #0
 8000774:	d029      	beq.n	80007ca <Auto_Baudrate_Setup+0xea>
	  char str[42];
	  sprintf(str, "BAUDRATE DETECTED WITH PRESCALER OF %ld\n", PRE[i-1]);
 8000776:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800077a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800077e:	3b01      	subs	r3, #1
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	491b      	ldr	r1, [pc, #108]	; (80007fc <Auto_Baudrate_Setup+0x11c>)
 800078e:	4618      	mov	r0, r3
 8000790:	f009 f90c 	bl	80099ac <siprintf>
	  CDC_Transmit_FS((uint8_t*)str, strlen(str));
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fd19 	bl	80001d0 <strlen>
 800079e:	4603      	mov	r3, r0
 80007a0:	b29a      	uxth	r2, r3
 80007a2:	f107 030c 	add.w	r3, r7, #12
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f008 fc01 	bl	8008fb0 <CDC_Transmit_FS>
	  HAL_CAN_Stop(&hcan1);
 80007ae:	4812      	ldr	r0, [pc, #72]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 80007b0:	f001 f820 	bl	80017f4 <HAL_CAN_Stop>
	  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007b4:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
	  HAL_CAN_Init(&hcan1);
 80007ba:	480f      	ldr	r0, [pc, #60]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 80007bc:	f000 fdfa 	bl	80013b4 <HAL_CAN_Init>
	  CAN1_Filter_Config();
 80007c0:	f000 fa20 	bl	8000c04 <CAN1_Filter_Config>
	  HAL_CAN_Start(&hcan1);
 80007c4:	480c      	ldr	r0, [pc, #48]	; (80007f8 <Auto_Baudrate_Setup+0x118>)
 80007c6:	f000 ffd1 	bl	800176c <HAL_CAN_Start>
  }

  if(IRQRX1 == 0 && IRQRX0 == 0){
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <Auto_Baudrate_Setup+0x110>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d108      	bne.n	80007e6 <Auto_Baudrate_Setup+0x106>
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <Auto_Baudrate_Setup+0x114>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d103      	bne.n	80007e6 <Auto_Baudrate_Setup+0x106>
	  CDC_Transmit_FS((uint8_t*)"ERROR DETECTING BAUDRATE", 24);
 80007de:	2118      	movs	r1, #24
 80007e0:	4807      	ldr	r0, [pc, #28]	; (8000800 <Auto_Baudrate_Setup+0x120>)
 80007e2:	f008 fbe5 	bl	8008fb0 <CDC_Transmit_FS>
//	  Error_Handler();
  }
}
 80007e6:	bf00      	nop
 80007e8:	3738      	adds	r7, #56	; 0x38
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000271 	.word	0x20000271
 80007f4:	20000270 	.word	0x20000270
 80007f8:	200001c0 	.word	0x200001c0
 80007fc:	0800a410 	.word	0x0800a410
 8000800:	0800a43c 	.word	0x0800a43c

08000804 <Rem_Char>:

	  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);

}

static void Rem_Char(uint8_t* data, uint8_t ch){
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
	uint8_t *pr = data, *pw = data;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	60bb      	str	r3, [r7, #8]
    while (*pr) {
 8000818:	e011      	b.n	800083e <Rem_Char+0x3a>
        *pw = *pr++;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	1c5a      	adds	r2, r3, #1
 800081e:	60fa      	str	r2, [r7, #12]
 8000820:	781a      	ldrb	r2, [r3, #0]
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	701a      	strb	r2, [r3, #0]
        pw += (*pw != ch);
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	78fa      	ldrb	r2, [r7, #3]
 800082c:	429a      	cmp	r2, r3
 800082e:	bf14      	ite	ne
 8000830:	2301      	movne	r3, #1
 8000832:	2300      	moveq	r3, #0
 8000834:	b2db      	uxtb	r3, r3
 8000836:	461a      	mov	r2, r3
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	4413      	add	r3, r2
 800083c:	60bb      	str	r3, [r7, #8]
    while (*pr) {
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d1e9      	bne.n	800081a <Rem_Char+0x16>
    }
    *pw = '\0';
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <GNSS_Get_Coords>:

static void GNSS_Get_Coords(UART_HandleTypeDef *huart, uint8_t* data, uint8_t size, double* Coords){
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	603b      	str	r3, [r7, #0]
 8000864:	4613      	mov	r3, r2
 8000866:	71fb      	strb	r3, [r7, #7]
//	HAL_UART_Receive_STR(huart, data, size, 50);
	  while(1){
		  HAL_UART_Receive_STR(huart, data, size, 50);
 8000868:	79fa      	ldrb	r2, [r7, #7]
 800086a:	2332      	movs	r3, #50	; 0x32
 800086c:	68b9      	ldr	r1, [r7, #8]
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f000 f866 	bl	8000940 <HAL_UART_Receive_STR>
//		  strcpy((char*)data, (char*)"$GNGLL,4239.8504,N,02322.3824,E,065205.000,A,A*4A");
//		  							4240.0922,N,02322.4681,E,06380
//		                            4240.092202322.4681
//		                            42400922023224681

		  Rem_Char(data, '$');
 8000874:	2124      	movs	r1, #36	; 0x24
 8000876:	68b8      	ldr	r0, [r7, #8]
 8000878:	f7ff ffc4 	bl	8000804 <Rem_Char>
//		  break;
		  if(data[0] == (uint8_t)'G' && data[1] == (uint8_t)'N' && data[2] == (uint8_t)'G' && data[3] == (uint8_t)'L' && data[4] == (uint8_t)'L'){
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b47      	cmp	r3, #71	; 0x47
 8000882:	d1f1      	bne.n	8000868 <GNSS_Get_Coords+0x10>
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	3301      	adds	r3, #1
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	2b4e      	cmp	r3, #78	; 0x4e
 800088c:	d1ec      	bne.n	8000868 <GNSS_Get_Coords+0x10>
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	3302      	adds	r3, #2
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b47      	cmp	r3, #71	; 0x47
 8000896:	d1e7      	bne.n	8000868 <GNSS_Get_Coords+0x10>
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	3303      	adds	r3, #3
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b4c      	cmp	r3, #76	; 0x4c
 80008a0:	d1e2      	bne.n	8000868 <GNSS_Get_Coords+0x10>
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	3304      	adds	r3, #4
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b4c      	cmp	r3, #76	; 0x4c
 80008aa:	d000      	beq.n	80008ae <GNSS_Get_Coords+0x56>
		  HAL_UART_Receive_STR(huart, data, size, 50);
 80008ac:	e7dc      	b.n	8000868 <GNSS_Get_Coords+0x10>
			  break;
 80008ae:	bf00      	nop
		  }
	  }

//	**znam che moje sus strtok, narochno ne e taka**
	  for(int i = 0; i < size && data[i] != 0; i++){
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	e02a      	b.n	800090c <GNSS_Get_Coords+0xb4>
		  if(i < 18){
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	2b11      	cmp	r3, #17
 80008ba:	dc16      	bgt.n	80008ea <GNSS_Get_Coords+0x92>
			  if(i > 8)
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	2b08      	cmp	r3, #8
 80008c0:	dd09      	ble.n	80008d6 <GNSS_Get_Coords+0x7e>
				  data[i] = data[i+11];
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	330b      	adds	r3, #11
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	441a      	add	r2, r3
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	68b9      	ldr	r1, [r7, #8]
 80008ce:	440b      	add	r3, r1
 80008d0:	7812      	ldrb	r2, [r2, #0]
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	e017      	b.n	8000906 <GNSS_Get_Coords+0xae>
			  else
				  data[i] = data[i+7];
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	3307      	adds	r3, #7
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	441a      	add	r2, r3
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	68b9      	ldr	r1, [r7, #8]
 80008e2:	440b      	add	r3, r1
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	701a      	strb	r2, [r3, #0]
 80008e8:	e00d      	b.n	8000906 <GNSS_Get_Coords+0xae>
		  }else if(i == 18){
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	2b12      	cmp	r3, #18
 80008ee:	d105      	bne.n	80008fc <GNSS_Get_Coords+0xa4>
			  data[i] = '\n';
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	4413      	add	r3, r2
 80008f6:	220a      	movs	r2, #10
 80008f8:	701a      	strb	r2, [r3, #0]
 80008fa:	e004      	b.n	8000906 <GNSS_Get_Coords+0xae>
		  }else{
			  data[i] = 0;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	4413      	add	r3, r2
 8000902:	2200      	movs	r2, #0
 8000904:	701a      	strb	r2, [r3, #0]
	  for(int i = 0; i < size && data[i] != 0; i++){
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	3301      	adds	r3, #1
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	697a      	ldr	r2, [r7, #20]
 8000910:	429a      	cmp	r2, r3
 8000912:	da05      	bge.n	8000920 <GNSS_Get_Coords+0xc8>
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	4413      	add	r3, r2
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d1ca      	bne.n	80008b6 <GNSS_Get_Coords+0x5e>
		  }
	  }

	  Rem_Char(data, '.');
 8000920:	212e      	movs	r1, #46	; 0x2e
 8000922:	68b8      	ldr	r0, [r7, #8]
 8000924:	f7ff ff6e 	bl	8000804 <Rem_Char>
//	  strcat(msg, (uint8_t*)atoi((char*)data));

//	  CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
//	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 1000);

	  AT_Send(&huart2, data, 1);
 8000928:	2201      	movs	r2, #1
 800092a:	68b9      	ldr	r1, [r7, #8]
 800092c:	4803      	ldr	r0, [pc, #12]	; (800093c <GNSS_Get_Coords+0xe4>)
 800092e:	f000 f835 	bl	800099c <AT_Send>

}
 8000932:	bf00      	nop
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	200001e8 	.word	0x200001e8

08000940 <HAL_UART_Receive_STR>:

static void HAL_UART_Receive_STR(UART_HandleTypeDef *huart, uint8_t *pData, uint8_t Size, uint32_t Timeout){
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	4613      	mov	r3, r2
 800094e:	71fb      	strb	r3, [r7, #7]
	memset(pData, 0, Size);
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	461a      	mov	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	68b8      	ldr	r0, [r7, #8]
 8000958:	f009 f848 	bl	80099ec <memset>
	uint8_t buff[2] = {0};
 800095c:	2300      	movs	r3, #0
 800095e:	82bb      	strh	r3, [r7, #20]
	for(uint8_t i = Size; buff[0] != '\n' && Size >= 0; i--){
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	75fb      	strb	r3, [r7, #23]
 8000964:	e011      	b.n	800098a <HAL_UART_Receive_STR+0x4a>
		HAL_UART_Receive(huart, buff, 1, Timeout);
 8000966:	f107 0114 	add.w	r1, r7, #20
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	2201      	movs	r2, #1
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f003 fe55 	bl	800461e <HAL_UART_Receive>
		pData[Size - i] = buff[0];
 8000974:	79fa      	ldrb	r2, [r7, #7]
 8000976:	7dfb      	ldrb	r3, [r7, #23]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	461a      	mov	r2, r3
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	4413      	add	r3, r2
 8000980:	7d3a      	ldrb	r2, [r7, #20]
 8000982:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = Size; buff[0] != '\n' && Size >= 0; i--){
 8000984:	7dfb      	ldrb	r3, [r7, #23]
 8000986:	3b01      	subs	r3, #1
 8000988:	75fb      	strb	r3, [r7, #23]
 800098a:	7d3b      	ldrb	r3, [r7, #20]
 800098c:	2b0a      	cmp	r3, #10
 800098e:	d1ea      	bne.n	8000966 <HAL_UART_Receive_STR+0x26>
	}
}
 8000990:	bf00      	nop
 8000992:	bf00      	nop
 8000994:	3718      	adds	r7, #24
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <AT_Send>:

static void AT_Send(UART_HandleTypeDef *huart, uint8_t* data, uint8_t Chnl){
 800099c:	b5b0      	push	{r4, r5, r7, lr}
 800099e:	b09a      	sub	sp, #104	; 0x68
 80009a0:	af02      	add	r7, sp, #8
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	4613      	mov	r3, r2
 80009a8:	71fb      	strb	r3, [r7, #7]
	uint8_t msg[64] = {0};
 80009aa:	2300      	movs	r3, #0
 80009ac:	623b      	str	r3, [r7, #32]
 80009ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b2:	223c      	movs	r2, #60	; 0x3c
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f009 f818 	bl	80099ec <memset>

    uint8_t lat[9] = {0};
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
 80009c0:	f107 0318 	add.w	r3, r7, #24
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	711a      	strb	r2, [r3, #4]
    memcpy(&lat, data, 8);
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	2208      	movs	r2, #8
 80009d0:	68b9      	ldr	r1, [r7, #8]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f009 f854 	bl	8009a80 <memcpy>
    lat[8] = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	773b      	strb	r3, [r7, #28]
    data += 8;
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	3308      	adds	r3, #8
 80009e0:	60bb      	str	r3, [r7, #8]

	sprintf((char*)msg, "AT+SEND=%d:0:%x%x\n", Chnl, atoi((char*)lat), atoi((char*)data));
 80009e2:	79fc      	ldrb	r4, [r7, #7]
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4618      	mov	r0, r3
 80009ea:	f008 ff4f 	bl	800988c <atoi>
 80009ee:	4605      	mov	r5, r0
 80009f0:	68b8      	ldr	r0, [r7, #8]
 80009f2:	f008 ff4b 	bl	800988c <atoi>
 80009f6:	4603      	mov	r3, r0
 80009f8:	f107 0020 	add.w	r0, r7, #32
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	462b      	mov	r3, r5
 8000a00:	4622      	mov	r2, r4
 8000a02:	490a      	ldr	r1, [pc, #40]	; (8000a2c <AT_Send+0x90>)
 8000a04:	f008 ffd2 	bl	80099ac <siprintf>
	HAL_UART_Transmit(huart, msg, strlen((char*)msg), 1000);
 8000a08:	f107 0320 	add.w	r3, r7, #32
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fbdf 	bl	80001d0 <strlen>
 8000a12:	4603      	mov	r3, r0
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	f107 0120 	add.w	r1, r7, #32
 8000a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a1e:	68f8      	ldr	r0, [r7, #12]
 8000a20:	f003 fd6b 	bl	80044fa <HAL_UART_Transmit>
}
 8000a24:	bf00      	nop
 8000a26:	3760      	adds	r7, #96	; 0x60
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a2c:	0800a458 	.word	0x0800a458

08000a30 <AT_Join>:

static void AT_Join(UART_HandleTypeDef *huart){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b094      	sub	sp, #80	; 0x50
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	//Reset teh LoRa E5 module
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a3e:	4838      	ldr	r0, [pc, #224]	; (8000b20 <AT_Join+0xf0>)
 8000a40:	f001 fde0 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a4a:	4835      	ldr	r0, [pc, #212]	; (8000b20 <AT_Join+0xf0>)
 8000a4c:	f001 fdda 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000a50:	20c8      	movs	r0, #200	; 0xc8
 8000a52:	f000 fc8b 	bl	800136c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a5c:	4830      	ldr	r0, [pc, #192]	; (8000b20 <AT_Join+0xf0>)
 8000a5e:	f001 fdd1 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a68:	482d      	ldr	r0, [pc, #180]	; (8000b20 <AT_Join+0xf0>)
 8000a6a:	f001 fdcb 	bl	8002604 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8000a6e:	2064      	movs	r0, #100	; 0x64
 8000a70:	f000 fc7c 	bl	800136c <HAL_Delay>

	//Start JOIN
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000a74:	2201      	movs	r2, #1
 8000a76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a7a:	4829      	ldr	r0, [pc, #164]	; (8000b20 <AT_Join+0xf0>)
 8000a7c:	f001 fdc2 	bl	8002604 <HAL_GPIO_WritePin>
	uint8_t msg[64] = {0};
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	f107 0310 	add.w	r3, r7, #16
 8000a88:	223c      	movs	r2, #60	; 0x3c
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f008 ffad 	bl	80099ec <memset>
	uint32_t tick = HAL_GetTick();
 8000a92:	f000 fc5f 	bl	8001354 <HAL_GetTick>
 8000a96:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(huart, (uint8_t*)"AT+JOIN=1\n", 10, 1000);
 8000a98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a9c:	220a      	movs	r2, #10
 8000a9e:	4921      	ldr	r1, [pc, #132]	; (8000b24 <AT_Join+0xf4>)
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f003 fd2a 	bl	80044fa <HAL_UART_Transmit>
	while(strstr((char*) msg, "JOINED") == NULL){
 8000aa6:	e022      	b.n	8000aee <AT_Join+0xbe>
		if(HAL_GetTick() - tick >= 10000 || strstr((char*) msg, "FAILED") != NULL){
 8000aa8:	f000 fc54 	bl	8001354 <HAL_GetTick>
 8000aac:	4602      	mov	r2, r0
 8000aae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d808      	bhi.n	8000acc <AT_Join+0x9c>
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	491a      	ldr	r1, [pc, #104]	; (8000b28 <AT_Join+0xf8>)
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f008 ff9b 	bl	80099fc <strstr>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d009      	beq.n	8000ae0 <AT_Join+0xb0>
			tick = HAL_GetTick();
 8000acc:	f000 fc42 	bl	8001354 <HAL_GetTick>
 8000ad0:	64f8      	str	r0, [r7, #76]	; 0x4c
			HAL_UART_Transmit(huart, (uint8_t*)"AT+JOIN=1\n", 10, 1000);
 8000ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad6:	220a      	movs	r2, #10
 8000ad8:	4912      	ldr	r1, [pc, #72]	; (8000b24 <AT_Join+0xf4>)
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f003 fd0d 	bl	80044fa <HAL_UART_Transmit>
		}
		HAL_UART_Receive_STR(huart, msg, 64, 50);
 8000ae0:	f107 010c 	add.w	r1, r7, #12
 8000ae4:	2332      	movs	r3, #50	; 0x32
 8000ae6:	2240      	movs	r2, #64	; 0x40
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f7ff ff29 	bl	8000940 <HAL_UART_Receive_STR>
	while(strstr((char*) msg, "JOINED") == NULL){
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	490e      	ldr	r1, [pc, #56]	; (8000b2c <AT_Join+0xfc>)
 8000af4:	4618      	mov	r0, r3
 8000af6:	f008 ff81 	bl	80099fc <strstr>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d0d3      	beq.n	8000aa8 <AT_Join+0x78>
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000b00:	2200      	movs	r2, #0
 8000b02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b06:	4806      	ldr	r0, [pc, #24]	; (8000b20 <AT_Join+0xf0>)
 8000b08:	f001 fd7c 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b12:	4803      	ldr	r0, [pc, #12]	; (8000b20 <AT_Join+0xf0>)
 8000b14:	f001 fd76 	bl	8002604 <HAL_GPIO_WritePin>
}
 8000b18:	bf00      	nop
 8000b1a:	3750      	adds	r7, #80	; 0x50
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40020c00 	.word	0x40020c00
 8000b24:	0800a46c 	.word	0x0800a46c
 8000b28:	0800a478 	.word	0x0800a478
 8000b2c:	0800a480 	.word	0x0800a480

08000b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b094      	sub	sp, #80	; 0x50
 8000b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b36:	f107 0320 	add.w	r3, r7, #32
 8000b3a:	2230      	movs	r2, #48	; 0x30
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f008 ff54 	bl	80099ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b54:	2300      	movs	r3, #0
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <SystemClock_Config+0xcc>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5c:	4a27      	ldr	r2, [pc, #156]	; (8000bfc <SystemClock_Config+0xcc>)
 8000b5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b62:	6413      	str	r3, [r2, #64]	; 0x40
 8000b64:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <SystemClock_Config+0xcc>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	4b22      	ldr	r3, [pc, #136]	; (8000c00 <SystemClock_Config+0xd0>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a21      	ldr	r2, [pc, #132]	; (8000c00 <SystemClock_Config+0xd0>)
 8000b7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b7e:	6013      	str	r3, [r2, #0]
 8000b80:	4b1f      	ldr	r3, [pc, #124]	; (8000c00 <SystemClock_Config+0xd0>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b96:	2302      	movs	r3, #2
 8000b98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ba0:	2308      	movs	r3, #8
 8000ba2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ba4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000ba8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000baa:	2302      	movs	r3, #2
 8000bac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000bae:	2307      	movs	r3, #7
 8000bb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb2:	f107 0320 	add.w	r3, r7, #32
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f002 ffba 	bl	8003b30 <HAL_RCC_OscConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000bc2:	f000 f965 	bl	8000e90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bd2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bdc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bde:	f107 030c 	add.w	r3, r7, #12
 8000be2:	2105      	movs	r1, #5
 8000be4:	4618      	mov	r0, r3
 8000be6:	f003 fa1b 	bl	8004020 <HAL_RCC_ClockConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bf0:	f000 f94e 	bl	8000e90 <Error_Handler>
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	3750      	adds	r7, #80	; 0x50
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40007000 	.word	0x40007000

08000c04 <CAN1_Filter_Config>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */

static void CAN1_Filter_Config(void){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	; 0x28
 8000c08:	af00      	add	r7, sp, #0
	//  **Configure filters**
  CAN_FilterTypeDef filters = {0};
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2228      	movs	r2, #40	; 0x28
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f008 feeb 	bl	80099ec <memset>

  filters.FilterActivation = ENABLE;
 8000c16:	2301      	movs	r3, #1
 8000c18:	623b      	str	r3, [r7, #32]
  filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
  filters.FilterBank = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
  filters.FilterMode = CAN_FILTERMODE_IDMASK;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
  filters.FilterScale = CAN_FILTERSCALE_32BIT;
 8000c26:	2301      	movs	r3, #1
 8000c28:	61fb      	str	r3, [r7, #28]
  filters.FilterIdHigh = 0x7E8 << 5;
 8000c2a:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8000c2e:	603b      	str	r3, [r7, #0]
  filters.FilterIdLow = 0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	607b      	str	r3, [r7, #4]
  filters.FilterMaskIdHigh = 0x7fd << 5;
 8000c34:	f64f 73a0 	movw	r3, #65440	; 0xffa0
 8000c38:	60bb      	str	r3, [r7, #8]
  filters.FilterMaskIdLow = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]

  //  memset(&filters, 0, sizeof(CAN_FilterTypeDef));

  if (HAL_CAN_ConfigFilter(&hcan1, &filters) != HAL_OK)
 8000c3e:	463b      	mov	r3, r7
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	; (8000c5c <CAN1_Filter_Config+0x58>)
 8000c44:	f000 fcb2 	bl	80015ac <HAL_CAN_ConfigFilter>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <CAN1_Filter_Config+0x4e>
  {
    Error_Handler();
 8000c4e:	f000 f91f 	bl	8000e90 <Error_Handler>
  }

}
 8000c52:	bf00      	nop
 8000c54:	3728      	adds	r7, #40	; 0x28
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200001c0 	.word	0x200001c0

08000c60 <MX_CAN1_Init>:

static void MX_CAN1_Init(uint32_t Prescaler, uint32_t Mode)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08c      	sub	sp, #48	; 0x30
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000c6a:	4b22      	ldr	r3, [pc, #136]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c6c:	4a22      	ldr	r2, [pc, #136]	; (8000cf8 <MX_CAN1_Init+0x98>)
 8000c6e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = Prescaler;
 8000c70:	4a20      	ldr	r2, [pc, #128]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6053      	str	r3, [r2, #4]
  hcan1.Init.Mode = Mode;
 8000c76:	4a1f      	ldr	r2, [pc, #124]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	6093      	str	r3, [r2, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c7c:	4b1d      	ldr	r3, [pc, #116]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000c82:	4b1c      	ldr	r3, [pc, #112]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c84:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c88:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c90:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000c96:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000c9c:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ca8:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000cae:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000cb4:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000cb6:	f000 fb7d 	bl	80013b4 <HAL_CAN_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8000cc0:	f000 f8e6 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  HAL_CAN_ActivateNotification(&hcan1, 0xFFFFFFFFU);
 8000cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cc8:	480a      	ldr	r0, [pc, #40]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000cca:	f000 feee 	bl	8001aaa <HAL_CAN_ActivateNotification>

  CAN_FilterTypeDef filters = {0};
 8000cce:	f107 0308 	add.w	r3, r7, #8
 8000cd2:	2228      	movs	r2, #40	; 0x28
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f008 fe88 	bl	80099ec <memset>
  filters.FilterActivation = 1;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_CAN_ConfigFilter(&hcan1, &filters);
 8000ce0:	f107 0308 	add.w	r3, r7, #8
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4803      	ldr	r0, [pc, #12]	; (8000cf4 <MX_CAN1_Init+0x94>)
 8000ce8:	f000 fc60 	bl	80015ac <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */
}
 8000cec:	bf00      	nop
 8000cee:	3730      	adds	r7, #48	; 0x30
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200001c0 	.word	0x200001c0
 8000cf8:	40006400 	.word	0x40006400

08000cfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	; (8000d4c <MX_USART2_UART_Init+0x50>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d06:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d34:	f003 fb94 	bl	8004460 <HAL_UART_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d3e:	f000 f8a7 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	200001e8 	.word	0x200001e8
 8000d4c:	40004400 	.word	0x40004400

08000d50 <MX_USART3_UART_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d56:	4a12      	ldr	r2, [pc, #72]	; (8000da0 <MX_USART3_UART_Init+0x50>)
 8000d58:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d60:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d76:	220c      	movs	r2, #12
 8000d78:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <MX_USART3_UART_Init+0x4c>)
 8000d88:	f003 fb6a 	bl	8004460 <HAL_UART_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d92:	f000 f87d 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	2000022c 	.word	0x2000022c
 8000da0:	40004800 	.word	0x40004800

08000da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	4a30      	ldr	r2, [pc, #192]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	4b2a      	ldr	r3, [pc, #168]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	4a29      	ldr	r2, [pc, #164]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6313      	str	r3, [r2, #48]	; 0x30
 8000de6:	4b27      	ldr	r3, [pc, #156]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	4b23      	ldr	r3, [pc, #140]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a22      	ldr	r2, [pc, #136]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000dfc:	f043 0308 	orr.w	r3, r3, #8
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b20      	ldr	r3, [pc, #128]	; (8000e84 <MX_GPIO_Init+0xe0>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_11, GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8000e14:	481c      	ldr	r0, [pc, #112]	; (8000e88 <MX_GPIO_Init+0xe4>)
 8000e16:	f001 fbf5 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4817      	ldr	r0, [pc, #92]	; (8000e8c <MX_GPIO_Init+0xe8>)
 8000e2e:	f001 fa35 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e32:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480f      	ldr	r0, [pc, #60]	; (8000e88 <MX_GPIO_Init+0xe4>)
 8000e4c:	f001 fa26 	bl	800229c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e56:	480c      	ldr	r0, [pc, #48]	; (8000e88 <MX_GPIO_Init+0xe4>)
 8000e58:	f001 fbd4 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e62:	2301      	movs	r3, #1
 8000e64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e6e:	f107 030c 	add.w	r3, r7, #12
 8000e72:	4619      	mov	r1, r3
 8000e74:	4804      	ldr	r0, [pc, #16]	; (8000e88 <MX_GPIO_Init+0xe4>)
 8000e76:	f001 fa11 	bl	800229c <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 8000e7a:	bf00      	nop
 8000e7c:	3720      	adds	r7, #32
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020c00 	.word	0x40020c00
 8000e8c:	40020000 	.word	0x40020000

08000e90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e94:	b672      	cpsid	i
}
 8000e96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e98:	e7fe      	b.n	8000e98 <Error_Handler+0x8>
	...

08000e9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000eac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb0:	6453      	str	r3, [r2, #68]	; 0x44
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	603b      	str	r3, [r7, #0]
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a08      	ldr	r2, [pc, #32]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <HAL_MspInit+0x4c>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eda:	bf00      	nop
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800

08000eec <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a25      	ldr	r2, [pc, #148]	; (8000fa0 <HAL_CAN_MspInit+0xb4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d143      	bne.n	8000f96 <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	4b24      	ldr	r3, [pc, #144]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	4a23      	ldr	r2, [pc, #140]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f1e:	4b21      	ldr	r3, [pc, #132]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a1c      	ldr	r2, [pc, #112]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f34:	f043 0308 	orr.w	r3, r3, #8
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <HAL_CAN_MspInit+0xb8>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0308 	and.w	r3, r3, #8
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f46:	2303      	movs	r3, #3
 8000f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f56:	2309      	movs	r3, #9
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4811      	ldr	r0, [pc, #68]	; (8000fa8 <HAL_CAN_MspInit+0xbc>)
 8000f62:	f001 f99b 	bl	800229c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2013      	movs	r0, #19
 8000f6c:	f001 f8cd 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000f70:	2013      	movs	r0, #19
 8000f72:	f001 f8e6 	bl	8002142 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2014      	movs	r0, #20
 8000f7c:	f001 f8c5 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000f80:	2014      	movs	r0, #20
 8000f82:	f001 f8de 	bl	8002142 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	2015      	movs	r0, #21
 8000f8c:	f001 f8bd 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000f90:	2015      	movs	r0, #21
 8000f92:	f001 f8d6 	bl	8002142 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000f96:	bf00      	nop
 8000f98:	3728      	adds	r7, #40	; 0x28
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40006400 	.word	0x40006400
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020c00 	.word	0x40020c00

08000fac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08c      	sub	sp, #48	; 0x30
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a3a      	ldr	r2, [pc, #232]	; (80010b4 <HAL_UART_MspInit+0x108>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d134      	bne.n	8001038 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
 8000fd2:	4b39      	ldr	r3, [pc, #228]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd6:	4a38      	ldr	r2, [pc, #224]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000fd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000fde:	4b36      	ldr	r3, [pc, #216]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	4b32      	ldr	r3, [pc, #200]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	4a31      	ldr	r2, [pc, #196]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001006:	230c      	movs	r3, #12
 8001008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001016:	2307      	movs	r3, #7
 8001018:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	4826      	ldr	r0, [pc, #152]	; (80010bc <HAL_UART_MspInit+0x110>)
 8001022:	f001 f93b 	bl	800229c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2026      	movs	r0, #38	; 0x26
 800102c:	f001 f86d 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001030:	2026      	movs	r0, #38	; 0x26
 8001032:	f001 f886 	bl	8002142 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001036:	e039      	b.n	80010ac <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a20      	ldr	r2, [pc, #128]	; (80010c0 <HAL_UART_MspInit+0x114>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d134      	bne.n	80010ac <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	4a1b      	ldr	r2, [pc, #108]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001050:	6413      	str	r3, [r2, #64]	; 0x40
 8001052:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a14      	ldr	r2, [pc, #80]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8001068:	f043 0302 	orr.w	r3, r3, #2
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <HAL_UART_MspInit+0x10c>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0302 	and.w	r3, r3, #2
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800107a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800107e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800108c:	2307      	movs	r3, #7
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001090:	f107 031c 	add.w	r3, r7, #28
 8001094:	4619      	mov	r1, r3
 8001096:	480b      	ldr	r0, [pc, #44]	; (80010c4 <HAL_UART_MspInit+0x118>)
 8001098:	f001 f900 	bl	800229c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800109c:	2200      	movs	r2, #0
 800109e:	2100      	movs	r1, #0
 80010a0:	2027      	movs	r0, #39	; 0x27
 80010a2:	f001 f832 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010a6:	2027      	movs	r0, #39	; 0x27
 80010a8:	f001 f84b 	bl	8002142 <HAL_NVIC_EnableIRQ>
}
 80010ac:	bf00      	nop
 80010ae:	3730      	adds	r7, #48	; 0x30
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40004400 	.word	0x40004400
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40020000 	.word	0x40020000
 80010c0:	40004800 	.word	0x40004800
 80010c4:	40020400 	.word	0x40020400

080010c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <NMI_Handler+0x4>

080010ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <HardFault_Handler+0x4>

080010d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <MemManage_Handler+0x4>

080010da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010de:	e7fe      	b.n	80010de <BusFault_Handler+0x4>

080010e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e4:	e7fe      	b.n	80010e4 <UsageFault_Handler+0x4>

080010e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001114:	f000 f90a 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}

0800111c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001120:	4802      	ldr	r0, [pc, #8]	; (800112c <CAN1_TX_IRQHandler+0x10>)
 8001122:	f000 fce8 	bl	8001af6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200001c0 	.word	0x200001c0

08001130 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	IRQRX0 = 1;
 8001134:	4b03      	ldr	r3, [pc, #12]	; (8001144 <CAN1_RX0_IRQHandler+0x14>)
 8001136:	2201      	movs	r2, #1
 8001138:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800113a:	4803      	ldr	r0, [pc, #12]	; (8001148 <CAN1_RX0_IRQHandler+0x18>)
 800113c:	f000 fcdb 	bl	8001af6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000270 	.word	0x20000270
 8001148:	200001c0 	.word	0x200001c0

0800114c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
	IRQRX1 = 1;
 8001150:	4b03      	ldr	r3, [pc, #12]	; (8001160 <CAN1_RX1_IRQHandler+0x14>)
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001156:	4803      	ldr	r0, [pc, #12]	; (8001164 <CAN1_RX1_IRQHandler+0x18>)
 8001158:	f000 fccd 	bl	8001af6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000271 	.word	0x20000271
 8001164:	200001c0 	.word	0x200001c0

08001168 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800116c:	4802      	ldr	r0, [pc, #8]	; (8001178 <USART2_IRQHandler+0x10>)
 800116e:	f003 faf9 	bl	8004764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	200001e8 	.word	0x200001e8

0800117c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <USART3_IRQHandler+0x10>)
 8001182:	f003 faef 	bl	8004764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	2000022c 	.word	0x2000022c

08001190 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001194:	4802      	ldr	r0, [pc, #8]	; (80011a0 <OTG_FS_IRQHandler+0x10>)
 8001196:	f001 fb9e 	bl	80028d6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20001764 	.word	0x20001764

080011a4 <_sbrk>:
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	4a14      	ldr	r2, [pc, #80]	; (8001200 <_sbrk+0x5c>)
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <_sbrk+0x60>)
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <_sbrk+0x64>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <_sbrk+0x22>
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <_sbrk+0x64>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <_sbrk+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d207      	bcs.n	80011e4 <_sbrk+0x40>
 80011d4:	f008 fc28 	bl	8009a28 <__errno>
 80011d8:	4603      	mov	r3, r0
 80011da:	220c      	movs	r2, #12
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e009      	b.n	80011f8 <_sbrk+0x54>
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a05      	ldr	r2, [pc, #20]	; (8001208 <_sbrk+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20020000 	.word	0x20020000
 8001204:	00000400 	.word	0x00000400
 8001208:	2000027c 	.word	0x2000027c
 800120c:	20001fd8 	.word	0x20001fd8

08001210 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <SystemInit+0x20>)
 8001216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800121a:	4a05      	ldr	r2, [pc, #20]	; (8001230 <SystemInit+0x20>)
 800121c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001220:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <Reset_Handler>:
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	; 800126c <LoopFillZerobss+0x12>
 8001238:	480d      	ldr	r0, [pc, #52]	; (8001270 <LoopFillZerobss+0x16>)
 800123a:	490e      	ldr	r1, [pc, #56]	; (8001274 <LoopFillZerobss+0x1a>)
 800123c:	4a0e      	ldr	r2, [pc, #56]	; (8001278 <LoopFillZerobss+0x1e>)
 800123e:	2300      	movs	r3, #0
 8001240:	e002      	b.n	8001248 <LoopCopyDataInit>

08001242 <CopyDataInit>:
 8001242:	58d4      	ldr	r4, [r2, r3]
 8001244:	50c4      	str	r4, [r0, r3]
 8001246:	3304      	adds	r3, #4

08001248 <LoopCopyDataInit>:
 8001248:	18c4      	adds	r4, r0, r3
 800124a:	428c      	cmp	r4, r1
 800124c:	d3f9      	bcc.n	8001242 <CopyDataInit>
 800124e:	4a0b      	ldr	r2, [pc, #44]	; (800127c <LoopFillZerobss+0x22>)
 8001250:	4c0b      	ldr	r4, [pc, #44]	; (8001280 <LoopFillZerobss+0x26>)
 8001252:	2300      	movs	r3, #0
 8001254:	e001      	b.n	800125a <LoopFillZerobss>

08001256 <FillZerobss>:
 8001256:	6013      	str	r3, [r2, #0]
 8001258:	3204      	adds	r2, #4

0800125a <LoopFillZerobss>:
 800125a:	42a2      	cmp	r2, r4
 800125c:	d3fb      	bcc.n	8001256 <FillZerobss>
 800125e:	f7ff ffd7 	bl	8001210 <SystemInit>
 8001262:	f008 fbe7 	bl	8009a34 <__libc_init_array>
 8001266:	f7ff f9e7 	bl	8000638 <main>
 800126a:	4770      	bx	lr
 800126c:	20020000 	.word	0x20020000
 8001270:	20000000 	.word	0x20000000
 8001274:	2000015c 	.word	0x2000015c
 8001278:	0800a62c 	.word	0x0800a62c
 800127c:	2000015c 	.word	0x2000015c
 8001280:	20001fd8 	.word	0x20001fd8

08001284 <ADC_IRQHandler>:
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800128c:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0d      	ldr	r2, [pc, #52]	; (80012c8 <HAL_Init+0x40>)
 8001292:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_Init+0x40>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <HAL_Init+0x40>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <HAL_Init+0x40>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <HAL_Init+0x40>)
 80012aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 ff1f 	bl	80020f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	200f      	movs	r0, #15
 80012b8:	f000 f808 	bl	80012cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff fdee 	bl	8000e9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023c00 	.word	0x40023c00

080012cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <HAL_InitTick+0x54>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x58>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 ff37 	bl	800215e <HAL_SYSTICK_Config>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00e      	b.n	8001318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b0f      	cmp	r3, #15
 80012fe:	d80a      	bhi.n	8001316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001300:	2200      	movs	r2, #0
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f000 feff 	bl	800210a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800130c:	4a06      	ldr	r2, [pc, #24]	; (8001328 <HAL_InitTick+0x5c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e000      	b.n	8001318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000010 	.word	0x20000010
 8001324:	20000018 	.word	0x20000018
 8001328:	20000014 	.word	0x20000014

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000018 	.word	0x20000018
 8001350:	20000280 	.word	0x20000280

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	; (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	20000280 	.word	0x20000280

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff ffee 	bl	8001354 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d005      	beq.n	8001392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <HAL_Delay+0x44>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	461a      	mov	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001392:	bf00      	nop
 8001394:	f7ff ffde 	bl	8001354 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d8f7      	bhi.n	8001394 <HAL_Delay+0x28>
  {
  }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000018 	.word	0x20000018

080013b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e0ed      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d102      	bne.n	80013d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff fd8a 	bl	8000eec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f042 0201 	orr.w	r2, r2, #1
 80013e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013e8:	f7ff ffb4 	bl	8001354 <HAL_GetTick>
 80013ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013ee:	e012      	b.n	8001416 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013f0:	f7ff ffb0 	bl	8001354 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b0a      	cmp	r3, #10
 80013fc:	d90b      	bls.n	8001416 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2205      	movs	r2, #5
 800140e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e0c5      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0e5      	beq.n	80013f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0202 	bic.w	r2, r2, #2
 8001432:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001434:	f7ff ff8e 	bl	8001354 <HAL_GetTick>
 8001438:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800143a:	e012      	b.n	8001462 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800143c:	f7ff ff8a 	bl	8001354 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b0a      	cmp	r3, #10
 8001448:	d90b      	bls.n	8001462 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2205      	movs	r2, #5
 800145a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e09f      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1e5      	bne.n	800143c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7e1b      	ldrb	r3, [r3, #24]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d108      	bne.n	800148a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e007      	b.n	800149a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001498:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7e5b      	ldrb	r3, [r3, #25]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e007      	b.n	80014c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7e9b      	ldrb	r3, [r3, #26]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d108      	bne.n	80014de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 0220 	orr.w	r2, r2, #32
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e007      	b.n	80014ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f022 0220 	bic.w	r2, r2, #32
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7edb      	ldrb	r3, [r3, #27]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d108      	bne.n	8001508 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0210 	bic.w	r2, r2, #16
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	e007      	b.n	8001518 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f042 0210 	orr.w	r2, r2, #16
 8001516:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7f1b      	ldrb	r3, [r3, #28]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d108      	bne.n	8001532 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f042 0208 	orr.w	r2, r2, #8
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	e007      	b.n	8001542 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0208 	bic.w	r2, r2, #8
 8001540:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7f5b      	ldrb	r3, [r3, #29]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d108      	bne.n	800155c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f042 0204 	orr.w	r2, r2, #4
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	e007      	b.n	800156c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0204 	bic.w	r2, r2, #4
 800156a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	ea42 0103 	orr.w	r1, r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
	...

080015ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80015c4:	7cfb      	ldrb	r3, [r7, #19]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d003      	beq.n	80015d2 <HAL_CAN_ConfigFilter+0x26>
 80015ca:	7cfb      	ldrb	r3, [r7, #19]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	f040 80be 	bne.w	800174e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80015d2:	4b65      	ldr	r3, [pc, #404]	; (8001768 <HAL_CAN_ConfigFilter+0x1bc>)
 80015d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015dc:	f043 0201 	orr.w	r2, r3, #1
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015ec:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	431a      	orrs	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	f003 031f 	and.w	r3, r3, #31
 8001612:	2201      	movs	r2, #1
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	43db      	mvns	r3, r3
 8001624:	401a      	ands	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d123      	bne.n	800167c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	43db      	mvns	r3, r3
 800163e:	401a      	ands	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001656:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	3248      	adds	r2, #72	; 0x48
 800165c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001670:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001672:	6979      	ldr	r1, [r7, #20]
 8001674:	3348      	adds	r3, #72	; 0x48
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d122      	bne.n	80016ca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	431a      	orrs	r2, r3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3248      	adds	r2, #72	; 0x48
 80016aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016c0:	6979      	ldr	r1, [r7, #20]
 80016c2:	3348      	adds	r3, #72	; 0x48
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	440b      	add	r3, r1
 80016c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d109      	bne.n	80016e6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	43db      	mvns	r3, r3
 80016dc:	401a      	ands	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80016e4:	e007      	b.n	80016f6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	431a      	orrs	r2, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d109      	bne.n	8001712 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	43db      	mvns	r3, r3
 8001708:	401a      	ands	r2, r3
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001710:	e007      	b.n	8001722 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	431a      	orrs	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d107      	bne.n	800173a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	431a      	orrs	r2, r3
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001740:	f023 0201 	bic.w	r2, r3, #1
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	e006      	b.n	800175c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
  }
}
 800175c:	4618      	mov	r0, r3
 800175e:	371c      	adds	r7, #28
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	40006400 	.word	0x40006400

0800176c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f893 3020 	ldrb.w	r3, [r3, #32]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b01      	cmp	r3, #1
 800177e:	d12e      	bne.n	80017de <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2202      	movs	r2, #2
 8001784:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 0201 	bic.w	r2, r2, #1
 8001796:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001798:	f7ff fddc 	bl	8001354 <HAL_GetTick>
 800179c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800179e:	e012      	b.n	80017c6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017a0:	f7ff fdd8 	bl	8001354 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b0a      	cmp	r3, #10
 80017ac:	d90b      	bls.n	80017c6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2205      	movs	r2, #5
 80017be:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e012      	b.n	80017ec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1e5      	bne.n	80017a0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	e006      	b.n	80017ec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
  }
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d133      	bne.n	8001870 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001818:	f7ff fd9c 	bl	8001354 <HAL_GetTick>
 800181c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800181e:	e012      	b.n	8001846 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001820:	f7ff fd98 	bl	8001354 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b0a      	cmp	r3, #10
 800182c:	d90b      	bls.n	8001846 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001832:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2205      	movs	r2, #5
 800183e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e01b      	b.n	800187e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0e5      	beq.n	8001820 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0202 	bic.w	r2, r2, #2
 8001862:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	e006      	b.n	800187e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
  }
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001886:	b480      	push	{r7}
 8001888:	b087      	sub	sp, #28
 800188a:	af00      	add	r7, sp, #0
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f893 3020 	ldrb.w	r3, [r3, #32]
 800189a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800189c:	7dfb      	ldrb	r3, [r7, #23]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d003      	beq.n	80018aa <HAL_CAN_GetRxMessage+0x24>
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	f040 80f3 	bne.w	8001a90 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10e      	bne.n	80018ce <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d116      	bne.n	80018ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e0e7      	b.n	8001a9e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	f003 0303 	and.w	r3, r3, #3
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d107      	bne.n	80018ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e0d8      	b.n	8001a9e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	331b      	adds	r3, #27
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	4413      	add	r3, r2
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0204 	and.w	r2, r3, #4
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10c      	bne.n	8001924 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	331b      	adds	r3, #27
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	4413      	add	r3, r2
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	0d5b      	lsrs	r3, r3, #21
 800191a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e00b      	b.n	800193c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	331b      	adds	r3, #27
 800192c:	011b      	lsls	r3, r3, #4
 800192e:	4413      	add	r3, r2
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	08db      	lsrs	r3, r3, #3
 8001934:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	331b      	adds	r3, #27
 8001944:	011b      	lsls	r3, r3, #4
 8001946:	4413      	add	r3, r2
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0202 	and.w	r2, r3, #2
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	331b      	adds	r3, #27
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	4413      	add	r3, r2
 800195e:	3304      	adds	r3, #4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 020f 	and.w	r2, r3, #15
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	331b      	adds	r3, #27
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	4413      	add	r3, r2
 8001976:	3304      	adds	r3, #4
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	0a1b      	lsrs	r3, r3, #8
 800197c:	b2da      	uxtb	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	331b      	adds	r3, #27
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	4413      	add	r3, r2
 800198e:	3304      	adds	r3, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	0c1b      	lsrs	r3, r3, #16
 8001994:	b29a      	uxth	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	011b      	lsls	r3, r3, #4
 80019a2:	4413      	add	r3, r2
 80019a4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	4413      	add	r3, r2
 80019ba:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	0a1a      	lsrs	r2, r3, #8
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	4413      	add	r3, r2
 80019d4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	0c1a      	lsrs	r2, r3, #16
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	3302      	adds	r3, #2
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	011b      	lsls	r3, r3, #4
 80019ec:	4413      	add	r3, r2
 80019ee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	0e1a      	lsrs	r2, r3, #24
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	3303      	adds	r3, #3
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	4413      	add	r3, r2
 8001a08:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	3304      	adds	r3, #4
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	4413      	add	r3, r2
 8001a20:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	0a1a      	lsrs	r2, r3, #8
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	3305      	adds	r3, #5
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	011b      	lsls	r3, r3, #4
 8001a38:	4413      	add	r3, r2
 8001a3a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	0c1a      	lsrs	r2, r3, #16
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	3306      	adds	r3, #6
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	011b      	lsls	r3, r3, #4
 8001a52:	4413      	add	r3, r2
 8001a54:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	0e1a      	lsrs	r2, r3, #24
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	3307      	adds	r3, #7
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d108      	bne.n	8001a7c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 0220 	orr.w	r2, r2, #32
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	e007      	b.n	8001a8c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f042 0220 	orr.w	r2, r2, #32
 8001a8a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	e006      	b.n	8001a9e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
  }
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	371c      	adds	r7, #28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aba:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d002      	beq.n	8001ac8 <HAL_CAN_ActivateNotification+0x1e>
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d109      	bne.n	8001adc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6959      	ldr	r1, [r3, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	e006      	b.n	8001aea <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
  }
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b08a      	sub	sp, #40	; 0x28
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d07c      	beq.n	8001c36 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d023      	beq.n	8001b8e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f983 	bl	8001e64 <HAL_CAN_TxMailbox0CompleteCallback>
 8001b5e:	e016      	b.n	8001b8e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d004      	beq.n	8001b74 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
 8001b72:	e00c      	b.n	8001b8e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d004      	beq.n	8001b88 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
 8001b86:	e002      	b.n	8001b8e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f000 f989 	bl	8001ea0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d024      	beq.n	8001be2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ba0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f963 	bl	8001e78 <HAL_CAN_TxMailbox1CompleteCallback>
 8001bb2:	e016      	b.n	8001be2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d004      	beq.n	8001bc8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc6:	e00c      	b.n	8001be2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d004      	beq.n	8001bdc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bda:	e002      	b.n	8001be2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 f969 	bl	8001eb4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d024      	beq.n	8001c36 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001bf4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f943 	bl	8001e8c <HAL_CAN_TxMailbox2CompleteCallback>
 8001c06:	e016      	b.n	8001c36 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d004      	beq.n	8001c1c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
 8001c1a:	e00c      	b.n	8001c36 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d004      	beq.n	8001c30 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c2e:	e002      	b.n	8001c36 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 f949 	bl	8001ec8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001c36:	6a3b      	ldr	r3, [r7, #32]
 8001c38:	f003 0308 	and.w	r3, r3, #8
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00c      	beq.n	8001c5a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f003 0310 	and.w	r3, r3, #16
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2210      	movs	r2, #16
 8001c58:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d00b      	beq.n	8001c7c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d006      	beq.n	8001c7c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2208      	movs	r2, #8
 8001c74:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f930 	bl	8001edc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d009      	beq.n	8001c9a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7fe fc71 	bl	800057c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d00c      	beq.n	8001cbe <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	f003 0310 	and.w	r3, r3, #16
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d007      	beq.n	8001cbe <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2210      	movs	r2, #16
 8001cbc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001cbe:	6a3b      	ldr	r3, [r7, #32]
 8001cc0:	f003 0320 	and.w	r3, r3, #32
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00b      	beq.n	8001ce0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d006      	beq.n	8001ce0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2208      	movs	r2, #8
 8001cd8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f912 	bl	8001f04 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ce0:	6a3b      	ldr	r3, [r7, #32]
 8001ce2:	f003 0310 	and.w	r3, r3, #16
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d009      	beq.n	8001cfe <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f003 0303 	and.w	r3, r3, #3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f8f9 	bl	8001ef0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d00b      	beq.n	8001d20 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d006      	beq.n	8001d20 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2210      	movs	r2, #16
 8001d18:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f8fc 	bl	8001f18 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00b      	beq.n	8001d42 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	f003 0308 	and.w	r3, r3, #8
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d006      	beq.n	8001d42 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2208      	movs	r2, #8
 8001d3a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f8f5 	bl	8001f2c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d07b      	beq.n	8001e44 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d072      	beq.n	8001e3c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001d56:	6a3b      	ldr	r3, [r7, #32]
 8001d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d008      	beq.n	8001d72 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d72:	6a3b      	ldr	r3, [r7, #32]
 8001d74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d008      	beq.n	8001d8e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d8e:	6a3b      	ldr	r3, [r7, #32]
 8001d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001daa:	6a3b      	ldr	r3, [r7, #32]
 8001dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d043      	beq.n	8001e3c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d03e      	beq.n	8001e3c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001dc4:	2b60      	cmp	r3, #96	; 0x60
 8001dc6:	d02b      	beq.n	8001e20 <HAL_CAN_IRQHandler+0x32a>
 8001dc8:	2b60      	cmp	r3, #96	; 0x60
 8001dca:	d82e      	bhi.n	8001e2a <HAL_CAN_IRQHandler+0x334>
 8001dcc:	2b50      	cmp	r3, #80	; 0x50
 8001dce:	d022      	beq.n	8001e16 <HAL_CAN_IRQHandler+0x320>
 8001dd0:	2b50      	cmp	r3, #80	; 0x50
 8001dd2:	d82a      	bhi.n	8001e2a <HAL_CAN_IRQHandler+0x334>
 8001dd4:	2b40      	cmp	r3, #64	; 0x40
 8001dd6:	d019      	beq.n	8001e0c <HAL_CAN_IRQHandler+0x316>
 8001dd8:	2b40      	cmp	r3, #64	; 0x40
 8001dda:	d826      	bhi.n	8001e2a <HAL_CAN_IRQHandler+0x334>
 8001ddc:	2b30      	cmp	r3, #48	; 0x30
 8001dde:	d010      	beq.n	8001e02 <HAL_CAN_IRQHandler+0x30c>
 8001de0:	2b30      	cmp	r3, #48	; 0x30
 8001de2:	d822      	bhi.n	8001e2a <HAL_CAN_IRQHandler+0x334>
 8001de4:	2b10      	cmp	r3, #16
 8001de6:	d002      	beq.n	8001dee <HAL_CAN_IRQHandler+0x2f8>
 8001de8:	2b20      	cmp	r3, #32
 8001dea:	d005      	beq.n	8001df8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001dec:	e01d      	b.n	8001e2a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	f043 0308 	orr.w	r3, r3, #8
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001df6:	e019      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfa:	f043 0310 	orr.w	r3, r3, #16
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001e00:	e014      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	f043 0320 	orr.w	r3, r3, #32
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001e0a:	e00f      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001e14:	e00a      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001e1e:	e005      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001e28:	e000      	b.n	8001e2c <HAL_CAN_IRQHandler+0x336>
            break;
 8001e2a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699a      	ldr	r2, [r3, #24]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001e3a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2204      	movs	r2, #4
 8001e42:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d008      	beq.n	8001e5c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f872 	bl	8001f40 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	; 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f70:	4013      	ands	r3, r2
 8001f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f86:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	60d3      	str	r3, [r2, #12]
}
 8001f8c:	bf00      	nop
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fa0:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	f003 0307 	and.w	r3, r3, #7
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	db0b      	blt.n	8001fe2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	f003 021f 	and.w	r2, r3, #31
 8001fd0:	4907      	ldr	r1, [pc, #28]	; (8001ff0 <__NVIC_EnableIRQ+0x38>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	095b      	lsrs	r3, r3, #5
 8001fd8:	2001      	movs	r0, #1
 8001fda:	fa00 f202 	lsl.w	r2, r0, r2
 8001fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000e100 	.word	0xe000e100

08001ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	6039      	str	r1, [r7, #0]
 8001ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002004:	2b00      	cmp	r3, #0
 8002006:	db0a      	blt.n	800201e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	b2da      	uxtb	r2, r3
 800200c:	490c      	ldr	r1, [pc, #48]	; (8002040 <__NVIC_SetPriority+0x4c>)
 800200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002012:	0112      	lsls	r2, r2, #4
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	440b      	add	r3, r1
 8002018:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800201c:	e00a      	b.n	8002034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	b2da      	uxtb	r2, r3
 8002022:	4908      	ldr	r1, [pc, #32]	; (8002044 <__NVIC_SetPriority+0x50>)
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	3b04      	subs	r3, #4
 800202c:	0112      	lsls	r2, r2, #4
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	440b      	add	r3, r1
 8002032:	761a      	strb	r2, [r3, #24]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	e000e100 	.word	0xe000e100
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002048:	b480      	push	{r7}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f1c3 0307 	rsb	r3, r3, #7
 8002062:	2b04      	cmp	r3, #4
 8002064:	bf28      	it	cs
 8002066:	2304      	movcs	r3, #4
 8002068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	3304      	adds	r3, #4
 800206e:	2b06      	cmp	r3, #6
 8002070:	d902      	bls.n	8002078 <NVIC_EncodePriority+0x30>
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	3b03      	subs	r3, #3
 8002076:	e000      	b.n	800207a <NVIC_EncodePriority+0x32>
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800207c:	f04f 32ff 	mov.w	r2, #4294967295
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43da      	mvns	r2, r3
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	401a      	ands	r2, r3
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002090:	f04f 31ff 	mov.w	r1, #4294967295
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	fa01 f303 	lsl.w	r3, r1, r3
 800209a:	43d9      	mvns	r1, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a0:	4313      	orrs	r3, r2
         );
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3724      	adds	r7, #36	; 0x24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
	...

080020b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020c0:	d301      	bcc.n	80020c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020c2:	2301      	movs	r3, #1
 80020c4:	e00f      	b.n	80020e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020c6:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <SysTick_Config+0x40>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ce:	210f      	movs	r1, #15
 80020d0:	f04f 30ff 	mov.w	r0, #4294967295
 80020d4:	f7ff ff8e 	bl	8001ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <SysTick_Config+0x40>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020de:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <SysTick_Config+0x40>)
 80020e0:	2207      	movs	r2, #7
 80020e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	e000e010 	.word	0xe000e010

080020f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff29 	bl	8001f54 <__NVIC_SetPriorityGrouping>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800210a:	b580      	push	{r7, lr}
 800210c:	b086      	sub	sp, #24
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
 8002116:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800211c:	f7ff ff3e 	bl	8001f9c <__NVIC_GetPriorityGrouping>
 8002120:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	6978      	ldr	r0, [r7, #20]
 8002128:	f7ff ff8e 	bl	8002048 <NVIC_EncodePriority>
 800212c:	4602      	mov	r2, r0
 800212e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff5d 	bl	8001ff4 <__NVIC_SetPriority>
}
 800213a:	bf00      	nop
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ff31 	bl	8001fb8 <__NVIC_EnableIRQ>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff ffa2 	bl	80020b0 <SysTick_Config>
 800216c:	4603      	mov	r3, r0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b084      	sub	sp, #16
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002182:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002184:	f7ff f8e6 	bl	8001354 <HAL_GetTick>
 8002188:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d008      	beq.n	80021a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2280      	movs	r2, #128	; 0x80
 800219a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e052      	b.n	800224e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0216 	bic.w	r2, r2, #22
 80021b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d103      	bne.n	80021d8 <HAL_DMA_Abort+0x62>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0208 	bic.w	r2, r2, #8
 80021e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0201 	bic.w	r2, r2, #1
 80021f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021f8:	e013      	b.n	8002222 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021fa:	f7ff f8ab 	bl	8001354 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b05      	cmp	r3, #5
 8002206:	d90c      	bls.n	8002222 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2220      	movs	r2, #32
 800220c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2203      	movs	r2, #3
 8002212:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e015      	b.n	800224e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1e4      	bne.n	80021fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002234:	223f      	movs	r2, #63	; 0x3f
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d004      	beq.n	8002274 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2280      	movs	r2, #128	; 0x80
 800226e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e00c      	b.n	800228e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2205      	movs	r2, #5
 8002278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 0201 	bic.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
	...

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e16b      	b.n	8002590 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 815a 	bne.w	800258a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d005      	beq.n	80022ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80b4 	beq.w	800258a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b60      	ldr	r3, [pc, #384]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	4a5f      	ldr	r2, [pc, #380]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 800242c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002430:	6453      	str	r3, [r2, #68]	; 0x44
 8002432:	4b5d      	ldr	r3, [pc, #372]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243e:	4a5b      	ldr	r2, [pc, #364]	; (80025ac <HAL_GPIO_Init+0x310>)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a52      	ldr	r2, [pc, #328]	; (80025b0 <HAL_GPIO_Init+0x314>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d02b      	beq.n	80024c2 <HAL_GPIO_Init+0x226>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a51      	ldr	r2, [pc, #324]	; (80025b4 <HAL_GPIO_Init+0x318>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d025      	beq.n	80024be <HAL_GPIO_Init+0x222>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a50      	ldr	r2, [pc, #320]	; (80025b8 <HAL_GPIO_Init+0x31c>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01f      	beq.n	80024ba <HAL_GPIO_Init+0x21e>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a4f      	ldr	r2, [pc, #316]	; (80025bc <HAL_GPIO_Init+0x320>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <HAL_GPIO_Init+0x21a>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4e      	ldr	r2, [pc, #312]	; (80025c0 <HAL_GPIO_Init+0x324>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x216>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4d      	ldr	r2, [pc, #308]	; (80025c4 <HAL_GPIO_Init+0x328>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x212>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4c      	ldr	r2, [pc, #304]	; (80025c8 <HAL_GPIO_Init+0x32c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x20e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4b      	ldr	r2, [pc, #300]	; (80025cc <HAL_GPIO_Init+0x330>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x20a>
 80024a2:	2307      	movs	r3, #7
 80024a4:	e00e      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024a6:	2308      	movs	r3, #8
 80024a8:	e00c      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024aa:	2306      	movs	r3, #6
 80024ac:	e00a      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024ae:	2305      	movs	r3, #5
 80024b0:	e008      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024b2:	2304      	movs	r3, #4
 80024b4:	e006      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024b6:	2303      	movs	r3, #3
 80024b8:	e004      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024ba:	2302      	movs	r3, #2
 80024bc:	e002      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024c2:	2300      	movs	r3, #0
 80024c4:	69fa      	ldr	r2, [r7, #28]
 80024c6:	f002 0203 	and.w	r2, r2, #3
 80024ca:	0092      	lsls	r2, r2, #2
 80024cc:	4093      	lsls	r3, r2
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d4:	4935      	ldr	r1, [pc, #212]	; (80025ac <HAL_GPIO_Init+0x310>)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	089b      	lsrs	r3, r3, #2
 80024da:	3302      	adds	r3, #2
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024e2:	4b3b      	ldr	r3, [pc, #236]	; (80025d0 <HAL_GPIO_Init+0x334>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002506:	4a32      	ldr	r2, [pc, #200]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800250c:	4b30      	ldr	r3, [pc, #192]	; (80025d0 <HAL_GPIO_Init+0x334>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002530:	4a27      	ldr	r2, [pc, #156]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	43db      	mvns	r3, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4013      	ands	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4313      	orrs	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800255a:	4a1d      	ldr	r2, [pc, #116]	; (80025d0 <HAL_GPIO_Init+0x334>)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002560:	4b1b      	ldr	r3, [pc, #108]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	43db      	mvns	r3, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4013      	ands	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002584:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	3301      	adds	r3, #1
 800258e:	61fb      	str	r3, [r7, #28]
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	2b0f      	cmp	r3, #15
 8002594:	f67f ae90 	bls.w	80022b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800
 80025ac:	40013800 	.word	0x40013800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	40020400 	.word	0x40020400
 80025b8:	40020800 	.word	0x40020800
 80025bc:	40020c00 	.word	0x40020c00
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40021400 	.word	0x40021400
 80025c8:	40021800 	.word	0x40021800
 80025cc:	40021c00 	.word	0x40021c00
 80025d0:	40013c00 	.word	0x40013c00

080025d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	887b      	ldrh	r3, [r7, #2]
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d002      	beq.n	80025f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	e001      	b.n	80025f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
 8002610:	4613      	mov	r3, r2
 8002612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002614:	787b      	ldrb	r3, [r7, #1]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261a:	887a      	ldrh	r2, [r7, #2]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	619a      	str	r2, [r3, #24]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002636:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002638:	b08f      	sub	sp, #60	; 0x3c
 800263a:	af0a      	add	r7, sp, #40	; 0x28
 800263c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e10f      	b.n	8002868 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d106      	bne.n	8002668 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f006 fdec 	bl	8009240 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2203      	movs	r2, #3
 800266c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f003 f8b5 	bl	80057f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	603b      	str	r3, [r7, #0]
 8002692:	687e      	ldr	r6, [r7, #4]
 8002694:	466d      	mov	r5, sp
 8002696:	f106 0410 	add.w	r4, r6, #16
 800269a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800269c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800269e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80026a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80026aa:	1d33      	adds	r3, r6, #4
 80026ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026ae:	6838      	ldr	r0, [r7, #0]
 80026b0:	f002 ff8c 	bl	80055cc <USB_CoreInit>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d005      	beq.n	80026c6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2202      	movs	r2, #2
 80026be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e0d0      	b.n	8002868 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2100      	movs	r1, #0
 80026cc:	4618      	mov	r0, r3
 80026ce:	f003 f8a3 	bl	8005818 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026d2:	2300      	movs	r3, #0
 80026d4:	73fb      	strb	r3, [r7, #15]
 80026d6:	e04a      	b.n	800276e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026d8:	7bfa      	ldrb	r2, [r7, #15]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	333d      	adds	r3, #61	; 0x3d
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	333c      	adds	r3, #60	; 0x3c
 80026fc:	7bfa      	ldrb	r2, [r7, #15]
 80026fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002700:	7bfa      	ldrb	r2, [r7, #15]
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	b298      	uxth	r0, r3
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3344      	adds	r3, #68	; 0x44
 8002714:	4602      	mov	r2, r0
 8002716:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002718:	7bfa      	ldrb	r2, [r7, #15]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	4613      	mov	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	3340      	adds	r3, #64	; 0x40
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	3348      	adds	r3, #72	; 0x48
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	334c      	adds	r3, #76	; 0x4c
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002754:	7bfa      	ldrb	r2, [r7, #15]
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	3354      	adds	r3, #84	; 0x54
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	3301      	adds	r3, #1
 800276c:	73fb      	strb	r3, [r7, #15]
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	429a      	cmp	r2, r3
 8002776:	d3af      	bcc.n	80026d8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002778:	2300      	movs	r3, #0
 800277a:	73fb      	strb	r3, [r7, #15]
 800277c:	e044      	b.n	8002808 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800277e:	7bfa      	ldrb	r2, [r7, #15]
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	4613      	mov	r3, r2
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	4413      	add	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	440b      	add	r3, r1
 800278c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002794:	7bfa      	ldrb	r2, [r7, #15]
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	4413      	add	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	440b      	add	r3, r1
 80027a2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80027a6:	7bfa      	ldrb	r2, [r7, #15]
 80027a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027aa:	7bfa      	ldrb	r2, [r7, #15]
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4413      	add	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	440b      	add	r3, r1
 80027b8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027c0:	7bfa      	ldrb	r2, [r7, #15]
 80027c2:	6879      	ldr	r1, [r7, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	00db      	lsls	r3, r3, #3
 80027c8:	4413      	add	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027d6:	7bfa      	ldrb	r2, [r7, #15]
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	4413      	add	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027ec:	7bfa      	ldrb	r2, [r7, #15]
 80027ee:	6879      	ldr	r1, [r7, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	4413      	add	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	3301      	adds	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
 8002808:	7bfa      	ldrb	r2, [r7, #15]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	429a      	cmp	r2, r3
 8002810:	d3b5      	bcc.n	800277e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	603b      	str	r3, [r7, #0]
 8002818:	687e      	ldr	r6, [r7, #4]
 800281a:	466d      	mov	r5, sp
 800281c:	f106 0410 	add.w	r4, r6, #16
 8002820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002826:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002828:	e894 0003 	ldmia.w	r4, {r0, r1}
 800282c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002830:	1d33      	adds	r3, r6, #4
 8002832:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002834:	6838      	ldr	r0, [r7, #0]
 8002836:	f003 f83b 	bl	80058b0 <USB_DevInit>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2202      	movs	r2, #2
 8002844:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e00d      	b.n	8002868 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f004 f98a 	bl	8006b7a <USB_DevDisconnect>

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002870 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_PCD_Start+0x1c>
 8002888:	2302      	movs	r3, #2
 800288a:	e020      	b.n	80028ce <HAL_PCD_Start+0x5e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	2b01      	cmp	r3, #1
 800289a:	d109      	bne.n	80028b0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d005      	beq.n	80028b0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f002 ff8d 	bl	80057d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f004 f93a 	bl	8006b38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028d6:	b590      	push	{r4, r7, lr}
 80028d8:	b08d      	sub	sp, #52	; 0x34
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028e4:	6a3b      	ldr	r3, [r7, #32]
 80028e6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f004 f9f8 	bl	8006ce2 <USB_GetMode>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f040 848a 	bne.w	800320e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 f95c 	bl	8006bbc <USB_ReadInterrupts>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 8480 	beq.w	800320c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	0a1b      	lsrs	r3, r3, #8
 8002916:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f004 f949 	bl	8006bbc <USB_ReadInterrupts>
 800292a:	4603      	mov	r3, r0
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b02      	cmp	r3, #2
 8002932:	d107      	bne.n	8002944 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695a      	ldr	r2, [r3, #20]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f002 0202 	and.w	r2, r2, #2
 8002942:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f004 f937 	bl	8006bbc <USB_ReadInterrupts>
 800294e:	4603      	mov	r3, r0
 8002950:	f003 0310 	and.w	r3, r3, #16
 8002954:	2b10      	cmp	r3, #16
 8002956:	d161      	bne.n	8002a1c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699a      	ldr	r2, [r3, #24]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0210 	bic.w	r2, r2, #16
 8002966:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	f003 020f 	and.w	r2, r3, #15
 8002974:	4613      	mov	r3, r2
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	3304      	adds	r3, #4
 8002986:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	0c5b      	lsrs	r3, r3, #17
 800298c:	f003 030f 	and.w	r3, r3, #15
 8002990:	2b02      	cmp	r3, #2
 8002992:	d124      	bne.n	80029de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d035      	beq.n	8002a0c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	091b      	lsrs	r3, r3, #4
 80029a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	461a      	mov	r2, r3
 80029b2:	6a38      	ldr	r0, [r7, #32]
 80029b4:	f003 ff6e 	bl	8006894 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	691a      	ldr	r2, [r3, #16]
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029c4:	441a      	add	r2, r3
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	6a1a      	ldr	r2, [r3, #32]
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029d6:	441a      	add	r2, r3
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	621a      	str	r2, [r3, #32]
 80029dc:	e016      	b.n	8002a0c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	0c5b      	lsrs	r3, r3, #17
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	2b06      	cmp	r3, #6
 80029e8:	d110      	bne.n	8002a0c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80029f0:	2208      	movs	r2, #8
 80029f2:	4619      	mov	r1, r3
 80029f4:	6a38      	ldr	r0, [r7, #32]
 80029f6:	f003 ff4d 	bl	8006894 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	6a1a      	ldr	r2, [r3, #32]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	091b      	lsrs	r3, r3, #4
 8002a02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a06:	441a      	add	r2, r3
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699a      	ldr	r2, [r3, #24]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0210 	orr.w	r2, r2, #16
 8002a1a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f004 f8cb 	bl	8006bbc <USB_ReadInterrupts>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a2c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002a30:	f040 80a7 	bne.w	8002b82 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002a34:	2300      	movs	r3, #0
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f004 f8d0 	bl	8006be2 <USB_ReadDevAllOutEpInterrupt>
 8002a42:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002a44:	e099      	b.n	8002b7a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 808e 	beq.w	8002b6e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f004 f8f4 	bl	8006c4a <USB_ReadDevOutEPInterrupt>
 8002a62:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a70:	015a      	lsls	r2, r3, #5
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	4413      	add	r3, r2
 8002a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 fec2 	bl	800380c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a94:	015a      	lsls	r2, r3, #5
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	4413      	add	r3, r2
 8002a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002aa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 ff98 	bl	80039dc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	015a      	lsls	r2, r3, #5
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	2310      	movs	r3, #16
 8002ac6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d030      	beq.n	8002b34 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ada:	2b80      	cmp	r3, #128	; 0x80
 8002adc:	d109      	bne.n	8002af2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002af0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af4:	4613      	mov	r3, r2
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4413      	add	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	4413      	add	r3, r2
 8002b04:	3304      	adds	r3, #4
 8002b06:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	78db      	ldrb	r3, [r3, #3]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d108      	bne.n	8002b22 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	2200      	movs	r2, #0
 8002b14:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f006 fca7 	bl	8009470 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2302      	movs	r3, #2
 8002b32:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	f003 0320 	and.w	r3, r3, #32
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d008      	beq.n	8002b50 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	015a      	lsls	r2, r3, #5
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	4413      	add	r3, r2
 8002b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	2320      	movs	r3, #32
 8002b4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	015a      	lsls	r2, r3, #5
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	4413      	add	r3, r2
 8002b62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b66:	461a      	mov	r2, r3
 8002b68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b6c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b70:	3301      	adds	r3, #1
 8002b72:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b76:	085b      	lsrs	r3, r3, #1
 8002b78:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f47f af62 	bne.w	8002a46 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f004 f818 	bl	8006bbc <USB_ReadInterrupts>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b96:	f040 80db 	bne.w	8002d50 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f004 f839 	bl	8006c16 <USB_ReadDevAllInEpInterrupt>
 8002ba4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002baa:	e0cd      	b.n	8002d48 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 80c2 	beq.w	8002d3c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f004 f85f 	bl	8006c86 <USB_ReadDevInEPInterrupt>
 8002bc8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d057      	beq.n	8002c84 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	2201      	movs	r2, #1
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69f9      	ldr	r1, [r7, #28]
 8002bf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	015a      	lsls	r2, r3, #5
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	4413      	add	r3, r2
 8002c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c04:	461a      	mov	r2, r3
 8002c06:	2301      	movs	r3, #1
 8002c08:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d132      	bne.n	8002c78 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c16:	4613      	mov	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	334c      	adds	r3, #76	; 0x4c
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c28:	4613      	mov	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4403      	add	r3, r0
 8002c32:	3348      	adds	r3, #72	; 0x48
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4419      	add	r1, r3
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4413      	add	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4403      	add	r3, r0
 8002c46:	334c      	adds	r3, #76	; 0x4c
 8002c48:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d113      	bne.n	8002c78 <HAL_PCD_IRQHandler+0x3a2>
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c54:	4613      	mov	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	3354      	adds	r3, #84	; 0x54
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d108      	bne.n	8002c78 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002c70:	461a      	mov	r2, r3
 8002c72:	2101      	movs	r1, #1
 8002c74:	f004 f866 	bl	8006d44 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f006 fb71 	bl	8009366 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d008      	beq.n	8002ca0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	015a      	lsls	r2, r3, #5
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	4413      	add	r3, r2
 8002c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	2308      	movs	r3, #8
 8002c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d008      	beq.n	8002cbc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	015a      	lsls	r2, r3, #5
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2310      	movs	r3, #16
 8002cba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d008      	beq.n	8002cd8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	015a      	lsls	r2, r3, #5
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	4413      	add	r3, r2
 8002cce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	2340      	movs	r3, #64	; 0x40
 8002cd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d023      	beq.n	8002d2a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002ce2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ce4:	6a38      	ldr	r0, [r7, #32]
 8002ce6:	f002 ff47 	bl	8005b78 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cec:	4613      	mov	r3, r2
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	3338      	adds	r3, #56	; 0x38
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	78db      	ldrb	r3, [r3, #3]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	4619      	mov	r1, r3
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f006 fbbe 	bl	8009494 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	015a      	lsls	r2, r3, #5
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	4413      	add	r3, r2
 8002d20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d24:	461a      	mov	r2, r3
 8002d26:	2302      	movs	r3, #2
 8002d28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002d34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fcdb 	bl	80036f2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3e:	3301      	adds	r3, #1
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f47f af2e 	bne.w	8002bac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f003 ff31 	bl	8006bbc <USB_ReadInterrupts>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d64:	d122      	bne.n	8002dac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	69fa      	ldr	r2, [r7, #28]
 8002d70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d74:	f023 0301 	bic.w	r3, r3, #1
 8002d78:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d108      	bne.n	8002d96 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fec2 	bl	8003b18 <HAL_PCDEx_LPM_Callback>
 8002d94:	e002      	b.n	8002d9c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f006 fb5c 	bl	8009454 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695a      	ldr	r2, [r3, #20]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002daa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f003 ff03 	bl	8006bbc <USB_ReadInterrupts>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002dc0:	d112      	bne.n	8002de8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d102      	bne.n	8002dd8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f006 fb18 	bl	8009408 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695a      	ldr	r2, [r3, #20]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002de6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f003 fee5 	bl	8006bbc <USB_ReadInterrupts>
 8002df2:	4603      	mov	r3, r0
 8002df4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002df8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dfc:	f040 80b7 	bne.w	8002f6e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e0e:	f023 0301 	bic.w	r3, r3, #1
 8002e12:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2110      	movs	r1, #16
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f002 feac 	bl	8005b78 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e20:	2300      	movs	r3, #0
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e24:	e046      	b.n	8002eb4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e28:	015a      	lsls	r2, r3, #5
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e32:	461a      	mov	r2, r3
 8002e34:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002e38:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3c:	015a      	lsls	r2, r3, #5
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	4413      	add	r3, r2
 8002e42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e4a:	0151      	lsls	r1, r2, #5
 8002e4c:	69fa      	ldr	r2, [r7, #28]
 8002e4e:	440a      	add	r2, r1
 8002e50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002e54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002e58:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e5c:	015a      	lsls	r2, r3, #5
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	4413      	add	r3, r2
 8002e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e66:	461a      	mov	r2, r3
 8002e68:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002e6c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e70:	015a      	lsls	r2, r3, #5
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	4413      	add	r3, r2
 8002e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e7e:	0151      	lsls	r1, r2, #5
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	440a      	add	r2, r1
 8002e84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e88:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002e8c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e90:	015a      	lsls	r2, r3, #5
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e9e:	0151      	lsls	r1, r2, #5
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	440a      	add	r2, r1
 8002ea4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002ea8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002eac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d3b3      	bcc.n	8002e26 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	69fa      	ldr	r2, [r7, #28]
 8002ec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ecc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002ed0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d016      	beq.n	8002f08 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002eea:	f043 030b 	orr.w	r3, r3, #11
 8002eee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002efa:	69fa      	ldr	r2, [r7, #28]
 8002efc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f00:	f043 030b 	orr.w	r3, r3, #11
 8002f04:	6453      	str	r3, [r2, #68]	; 0x44
 8002f06:	e015      	b.n	8002f34 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	69fa      	ldr	r2, [r7, #28]
 8002f12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f16:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f1a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002f1e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	69fa      	ldr	r2, [r7, #28]
 8002f2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f2e:	f043 030b 	orr.w	r3, r3, #11
 8002f32:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f42:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002f46:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f58:	461a      	mov	r2, r3
 8002f5a:	f003 fef3 	bl	8006d44 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695a      	ldr	r2, [r3, #20]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002f6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f003 fe22 	bl	8006bbc <USB_ReadInterrupts>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f82:	d124      	bne.n	8002fce <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f003 feb8 	bl	8006cfe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f002 fe6d 	bl	8005c72 <USB_GetDevSpeed>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681c      	ldr	r4, [r3, #0]
 8002fa4:	f001 fa28 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8002fa8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4620      	mov	r0, r4
 8002fb4:	f002 fb6c 	bl	8005690 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f006 f9fc 	bl	80093b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	695a      	ldr	r2, [r3, #20]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f003 fdf2 	bl	8006bbc <USB_ReadInterrupts>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d10a      	bne.n	8002ff8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f006 f9d9 	bl	800939a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695a      	ldr	r2, [r3, #20]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f002 0208 	and.w	r2, r2, #8
 8002ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f003 fddd 	bl	8006bbc <USB_ReadInterrupts>
 8003002:	4603      	mov	r3, r0
 8003004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003008:	2b80      	cmp	r3, #128	; 0x80
 800300a:	d122      	bne.n	8003052 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800300c:	6a3b      	ldr	r3, [r7, #32]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003018:	2301      	movs	r3, #1
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
 800301c:	e014      	b.n	8003048 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	4613      	mov	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d105      	bne.n	8003042 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	b2db      	uxtb	r3, r3
 800303a:	4619      	mov	r1, r3
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 fb27 	bl	8003690 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	3301      	adds	r3, #1
 8003046:	627b      	str	r3, [r7, #36]	; 0x24
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800304e:	429a      	cmp	r2, r3
 8003050:	d3e5      	bcc.n	800301e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f003 fdb0 	bl	8006bbc <USB_ReadInterrupts>
 800305c:	4603      	mov	r3, r0
 800305e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003062:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003066:	d13b      	bne.n	80030e0 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003068:	2301      	movs	r3, #1
 800306a:	627b      	str	r3, [r7, #36]	; 0x24
 800306c:	e02b      	b.n	80030c6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	015a      	lsls	r2, r3, #5
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	4413      	add	r3, r2
 8003076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003082:	4613      	mov	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4413      	add	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	440b      	add	r3, r1
 800308c:	3340      	adds	r3, #64	; 0x40
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d115      	bne.n	80030c0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003094:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003096:	2b00      	cmp	r3, #0
 8003098:	da12      	bge.n	80030c0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800309e:	4613      	mov	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	4413      	add	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	333f      	adds	r3, #63	; 0x3f
 80030aa:	2201      	movs	r2, #1
 80030ac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	4619      	mov	r1, r3
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fae8 	bl	8003690 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	3301      	adds	r3, #1
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d3ce      	bcc.n	800306e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80030de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f003 fd69 	bl	8006bbc <USB_ReadInterrupts>
 80030ea:	4603      	mov	r3, r0
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030f4:	d155      	bne.n	80031a2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030f6:	2301      	movs	r3, #1
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
 80030fa:	e045      	b.n	8003188 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80030fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fe:	015a      	lsls	r2, r3, #5
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	4413      	add	r3, r2
 8003104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003110:	4613      	mov	r3, r2
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d12e      	bne.n	8003182 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003124:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003126:	2b00      	cmp	r3, #0
 8003128:	da2b      	bge.n	8003182 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003136:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800313a:	429a      	cmp	r2, r3
 800313c:	d121      	bne.n	8003182 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003142:	4613      	mov	r3, r2
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	4413      	add	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003154:	6a3b      	ldr	r3, [r7, #32]
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003168:	2b00      	cmp	r3, #0
 800316a:	d10a      	bne.n	8003182 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	69fa      	ldr	r2, [r7, #28]
 8003176:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800317a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800317e:	6053      	str	r3, [r2, #4]
            break;
 8003180:	e007      	b.n	8003192 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	3301      	adds	r3, #1
 8003186:	627b      	str	r3, [r7, #36]	; 0x24
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800318e:	429a      	cmp	r2, r3
 8003190:	d3b4      	bcc.n	80030fc <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	695a      	ldr	r2, [r3, #20]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80031a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f003 fd08 	bl	8006bbc <USB_ReadInterrupts>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d10a      	bne.n	80031ce <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f006 f97d 	bl	80094b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695a      	ldr	r2, [r3, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80031cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f003 fcf2 	bl	8006bbc <USB_ReadInterrupts>
 80031d8:	4603      	mov	r3, r0
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d115      	bne.n	800320e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	f003 0304 	and.w	r3, r3, #4
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d002      	beq.n	80031fa <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f006 f96d 	bl	80094d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	e000      	b.n	800320e <HAL_PCD_IRQHandler+0x938>
      return;
 800320c:	bf00      	nop
    }
  }
}
 800320e:	3734      	adds	r7, #52	; 0x34
 8003210:	46bd      	mov	sp, r7
 8003212:	bd90      	pop	{r4, r7, pc}

08003214 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_PCD_SetAddress+0x1a>
 800322a:	2302      	movs	r3, #2
 800322c:	e013      	b.n	8003256 <HAL_PCD_SetAddress+0x42>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	78fa      	ldrb	r2, [r7, #3]
 8003244:	4611      	mov	r1, r2
 8003246:	4618      	mov	r0, r3
 8003248:	f003 fc50 	bl	8006aec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
 8003266:	4608      	mov	r0, r1
 8003268:	4611      	mov	r1, r2
 800326a:	461a      	mov	r2, r3
 800326c:	4603      	mov	r3, r0
 800326e:	70fb      	strb	r3, [r7, #3]
 8003270:	460b      	mov	r3, r1
 8003272:	803b      	strh	r3, [r7, #0]
 8003274:	4613      	mov	r3, r2
 8003276:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003278:	2300      	movs	r3, #0
 800327a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800327c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003280:	2b00      	cmp	r3, #0
 8003282:	da0f      	bge.n	80032a4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003284:	78fb      	ldrb	r3, [r7, #3]
 8003286:	f003 020f 	and.w	r2, r3, #15
 800328a:	4613      	mov	r3, r2
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	3338      	adds	r3, #56	; 0x38
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	4413      	add	r3, r2
 8003298:	3304      	adds	r3, #4
 800329a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2201      	movs	r2, #1
 80032a0:	705a      	strb	r2, [r3, #1]
 80032a2:	e00f      	b.n	80032c4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	f003 020f 	and.w	r2, r3, #15
 80032aa:	4613      	mov	r3, r2
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	4413      	add	r3, r2
 80032ba:	3304      	adds	r3, #4
 80032bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80032d0:	883a      	ldrh	r2, [r7, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	78ba      	ldrb	r2, [r7, #2]
 80032da:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	785b      	ldrb	r3, [r3, #1]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d004      	beq.n	80032ee <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80032ee:	78bb      	ldrb	r3, [r7, #2]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d102      	bne.n	80032fa <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_PCD_EP_Open+0xaa>
 8003304:	2302      	movs	r3, #2
 8003306:	e00e      	b.n	8003326 <HAL_PCD_EP_Open+0xc8>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68f9      	ldr	r1, [r7, #12]
 8003316:	4618      	mov	r0, r3
 8003318:	f002 fcd0 	bl	8005cbc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003324:	7afb      	ldrb	r3, [r7, #11]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b084      	sub	sp, #16
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	460b      	mov	r3, r1
 8003338:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800333a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800333e:	2b00      	cmp	r3, #0
 8003340:	da0f      	bge.n	8003362 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003342:	78fb      	ldrb	r3, [r7, #3]
 8003344:	f003 020f 	and.w	r2, r3, #15
 8003348:	4613      	mov	r3, r2
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	3338      	adds	r3, #56	; 0x38
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	4413      	add	r3, r2
 8003356:	3304      	adds	r3, #4
 8003358:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2201      	movs	r2, #1
 800335e:	705a      	strb	r2, [r3, #1]
 8003360:	e00f      	b.n	8003382 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003362:	78fb      	ldrb	r3, [r7, #3]
 8003364:	f003 020f 	and.w	r2, r3, #15
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	4413      	add	r3, r2
 8003378:	3304      	adds	r3, #4
 800337a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003382:	78fb      	ldrb	r3, [r7, #3]
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_PCD_EP_Close+0x6e>
 8003398:	2302      	movs	r3, #2
 800339a:	e00e      	b.n	80033ba <HAL_PCD_EP_Close+0x8c>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68f9      	ldr	r1, [r7, #12]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f002 fd0e 	bl	8005dcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b086      	sub	sp, #24
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	60f8      	str	r0, [r7, #12]
 80033ca:	607a      	str	r2, [r7, #4]
 80033cc:	603b      	str	r3, [r7, #0]
 80033ce:	460b      	mov	r3, r1
 80033d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033d2:	7afb      	ldrb	r3, [r7, #11]
 80033d4:	f003 020f 	and.w	r2, r3, #15
 80033d8:	4613      	mov	r3, r2
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4413      	add	r3, r2
 80033e8:	3304      	adds	r3, #4
 80033ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2200      	movs	r2, #0
 80033fc:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2200      	movs	r2, #0
 8003402:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003404:	7afb      	ldrb	r3, [r7, #11]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	b2da      	uxtb	r2, r3
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d102      	bne.n	800341e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800341e:	7afb      	ldrb	r3, [r7, #11]
 8003420:	f003 030f 	and.w	r3, r3, #15
 8003424:	2b00      	cmp	r3, #0
 8003426:	d109      	bne.n	800343c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	461a      	mov	r2, r3
 8003434:	6979      	ldr	r1, [r7, #20]
 8003436:	f002 ffed 	bl	8006414 <USB_EP0StartXfer>
 800343a:	e008      	b.n	800344e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	6979      	ldr	r1, [r7, #20]
 800344a:	f002 fd9b 	bl	8005f84 <USB_EPStartXfer>
  }

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	f003 020f 	and.w	r2, r3, #15
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800347a:	681b      	ldr	r3, [r3, #0]
}
 800347c:	4618      	mov	r0, r3
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	607a      	str	r2, [r7, #4]
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	460b      	mov	r3, r1
 8003496:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003498:	7afb      	ldrb	r3, [r7, #11]
 800349a:	f003 020f 	and.w	r2, r3, #15
 800349e:	4613      	mov	r3, r2
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	3338      	adds	r3, #56	; 0x38
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	4413      	add	r3, r2
 80034ac:	3304      	adds	r3, #4
 80034ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	2200      	movs	r2, #0
 80034c0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2201      	movs	r2, #1
 80034c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034c8:	7afb      	ldrb	r3, [r7, #11]
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d102      	bne.n	80034e2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034e2:	7afb      	ldrb	r3, [r7, #11]
 80034e4:	f003 030f 	and.w	r3, r3, #15
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d109      	bne.n	8003500 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	461a      	mov	r2, r3
 80034f8:	6979      	ldr	r1, [r7, #20]
 80034fa:	f002 ff8b 	bl	8006414 <USB_EP0StartXfer>
 80034fe:	e008      	b.n	8003512 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6818      	ldr	r0, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	461a      	mov	r2, r3
 800350c:	6979      	ldr	r1, [r7, #20]
 800350e:	f002 fd39 	bl	8005f84 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003528:	78fb      	ldrb	r3, [r7, #3]
 800352a:	f003 020f 	and.w	r2, r3, #15
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	429a      	cmp	r2, r3
 8003534:	d901      	bls.n	800353a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e050      	b.n	80035dc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800353a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800353e:	2b00      	cmp	r3, #0
 8003540:	da0f      	bge.n	8003562 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003542:	78fb      	ldrb	r3, [r7, #3]
 8003544:	f003 020f 	and.w	r2, r3, #15
 8003548:	4613      	mov	r3, r2
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4413      	add	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	3338      	adds	r3, #56	; 0x38
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	3304      	adds	r3, #4
 8003558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2201      	movs	r2, #1
 800355e:	705a      	strb	r2, [r3, #1]
 8003560:	e00d      	b.n	800357e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003562:	78fa      	ldrb	r2, [r7, #3]
 8003564:	4613      	mov	r3, r2
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	4413      	add	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	4413      	add	r3, r2
 8003574:	3304      	adds	r3, #4
 8003576:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2201      	movs	r2, #1
 8003582:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	b2da      	uxtb	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_PCD_EP_SetStall+0x82>
 800359a:	2302      	movs	r3, #2
 800359c:	e01e      	b.n	80035dc <HAL_PCD_EP_SetStall+0xc0>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68f9      	ldr	r1, [r7, #12]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f003 f9c9 	bl	8006944 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80035b2:	78fb      	ldrb	r3, [r7, #3]
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10a      	bne.n	80035d2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6818      	ldr	r0, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	b2d9      	uxtb	r1, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80035cc:	461a      	mov	r2, r3
 80035ce:	f003 fbb9 	bl	8006d44 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	460b      	mov	r3, r1
 80035ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80035f0:	78fb      	ldrb	r3, [r7, #3]
 80035f2:	f003 020f 	and.w	r2, r3, #15
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d901      	bls.n	8003602 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e042      	b.n	8003688 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003602:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003606:	2b00      	cmp	r3, #0
 8003608:	da0f      	bge.n	800362a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	f003 020f 	and.w	r2, r3, #15
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	3338      	adds	r3, #56	; 0x38
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	4413      	add	r3, r2
 800361e:	3304      	adds	r3, #4
 8003620:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2201      	movs	r2, #1
 8003626:	705a      	strb	r2, [r3, #1]
 8003628:	e00f      	b.n	800364a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800362a:	78fb      	ldrb	r3, [r7, #3]
 800362c:	f003 020f 	and.w	r2, r3, #15
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	b2da      	uxtb	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <HAL_PCD_EP_ClrStall+0x86>
 8003666:	2302      	movs	r3, #2
 8003668:	e00e      	b.n	8003688 <HAL_PCD_EP_ClrStall+0xa4>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68f9      	ldr	r1, [r7, #12]
 8003678:	4618      	mov	r0, r3
 800367a:	f003 f9d1 	bl	8006a20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800369c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	da0c      	bge.n	80036be <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	f003 020f 	and.w	r2, r3, #15
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	3338      	adds	r3, #56	; 0x38
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	4413      	add	r3, r2
 80036b8:	3304      	adds	r3, #4
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	e00c      	b.n	80036d8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036be:	78fb      	ldrb	r3, [r7, #3]
 80036c0:	f003 020f 	and.w	r2, r3, #15
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	4413      	add	r3, r2
 80036d4:	3304      	adds	r3, #4
 80036d6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68f9      	ldr	r1, [r7, #12]
 80036de:	4618      	mov	r0, r3
 80036e0:	f002 fff0 	bl	80066c4 <USB_EPStopXfer>
 80036e4:	4603      	mov	r3, r0
 80036e6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80036e8:	7afb      	ldrb	r3, [r7, #11]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b08a      	sub	sp, #40	; 0x28
 80036f6:	af02      	add	r7, sp, #8
 80036f8:	6078      	str	r0, [r7, #4]
 80036fa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	4613      	mov	r3, r2
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	4413      	add	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	3338      	adds	r3, #56	; 0x38
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	4413      	add	r3, r2
 8003716:	3304      	adds	r3, #4
 8003718:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a1a      	ldr	r2, [r3, #32]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	429a      	cmp	r2, r3
 8003724:	d901      	bls.n	800372a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e06c      	b.n	8003804 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	699a      	ldr	r2, [r3, #24]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	69fa      	ldr	r2, [r7, #28]
 800373c:	429a      	cmp	r2, r3
 800373e:	d902      	bls.n	8003746 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3303      	adds	r3, #3
 800374a:	089b      	lsrs	r3, r3, #2
 800374c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800374e:	e02b      	b.n	80037a8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	699a      	ldr	r2, [r3, #24]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	69fa      	ldr	r2, [r7, #28]
 8003762:	429a      	cmp	r2, r3
 8003764:	d902      	bls.n	800376c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	3303      	adds	r3, #3
 8003770:	089b      	lsrs	r3, r3, #2
 8003772:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6919      	ldr	r1, [r3, #16]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	b2da      	uxtb	r2, r3
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003784:	b2db      	uxtb	r3, r3
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	4603      	mov	r3, r0
 800378a:	6978      	ldr	r0, [r7, #20]
 800378c:	f003 f844 	bl	8006818 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	441a      	add	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6a1a      	ldr	r2, [r3, #32]
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	441a      	add	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	015a      	lsls	r2, r3, #5
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d809      	bhi.n	80037d2 <PCD_WriteEmptyTxFifo+0xe0>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a1a      	ldr	r2, [r3, #32]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d203      	bcs.n	80037d2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1be      	bne.n	8003750 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	699a      	ldr	r2, [r3, #24]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d811      	bhi.n	8003802 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	2201      	movs	r2, #1
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	6939      	ldr	r1, [r7, #16]
 80037fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80037fe:	4013      	ands	r3, r2
 8003800:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3720      	adds	r7, #32
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	333c      	adds	r3, #60	; 0x3c
 8003824:	3304      	adds	r3, #4
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	015a      	lsls	r2, r3, #5
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	4413      	add	r3, r2
 8003832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d17b      	bne.n	800393a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	d015      	beq.n	8003878 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	4a61      	ldr	r2, [pc, #388]	; (80039d4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003850:	4293      	cmp	r3, r2
 8003852:	f240 80b9 	bls.w	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 80b3 	beq.w	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	015a      	lsls	r2, r3, #5
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	4413      	add	r3, r2
 800386a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800386e:	461a      	mov	r2, r3
 8003870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003874:	6093      	str	r3, [r2, #8]
 8003876:	e0a7      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	2b00      	cmp	r3, #0
 8003880:	d009      	beq.n	8003896 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	015a      	lsls	r2, r3, #5
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	4413      	add	r3, r2
 800388a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800388e:	461a      	mov	r2, r3
 8003890:	2320      	movs	r3, #32
 8003892:	6093      	str	r3, [r2, #8]
 8003894:	e098      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800389c:	2b00      	cmp	r3, #0
 800389e:	f040 8093 	bne.w	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	4a4b      	ldr	r2, [pc, #300]	; (80039d4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d90f      	bls.n	80038ca <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00a      	beq.n	80038ca <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	015a      	lsls	r2, r3, #5
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038c0:	461a      	mov	r2, r3
 80038c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038c6:	6093      	str	r3, [r2, #8]
 80038c8:	e07e      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	4613      	mov	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4413      	add	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	4413      	add	r3, r2
 80038dc:	3304      	adds	r3, #4
 80038de:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	69da      	ldr	r2, [r3, #28]
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	0159      	lsls	r1, r3, #5
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	440b      	add	r3, r1
 80038ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038f6:	1ad2      	subs	r2, r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d114      	bne.n	800392c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6818      	ldr	r0, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003914:	461a      	mov	r2, r3
 8003916:	2101      	movs	r1, #1
 8003918:	f003 fa14 	bl	8006d44 <USB_EP0_OutStart>
 800391c:	e006      	b.n	800392c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	691a      	ldr	r2, [r3, #16]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	441a      	add	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	4619      	mov	r1, r3
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f005 fcfc 	bl	8009330 <HAL_PCD_DataOutStageCallback>
 8003938:	e046      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	4a26      	ldr	r2, [pc, #152]	; (80039d8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d124      	bne.n	800398c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00a      	beq.n	8003962 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	015a      	lsls	r2, r3, #5
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	4413      	add	r3, r2
 8003954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003958:	461a      	mov	r2, r3
 800395a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800395e:	6093      	str	r3, [r2, #8]
 8003960:	e032      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f003 0320 	and.w	r3, r3, #32
 8003968:	2b00      	cmp	r3, #0
 800396a:	d008      	beq.n	800397e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	4413      	add	r3, r2
 8003974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003978:	461a      	mov	r2, r3
 800397a:	2320      	movs	r3, #32
 800397c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	4619      	mov	r1, r3
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f005 fcd3 	bl	8009330 <HAL_PCD_DataOutStageCallback>
 800398a:	e01d      	b.n	80039c8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d114      	bne.n	80039bc <PCD_EP_OutXfrComplete_int+0x1b0>
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	4413      	add	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d108      	bne.n	80039bc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039b4:	461a      	mov	r2, r3
 80039b6:	2100      	movs	r1, #0
 80039b8:	f003 f9c4 	bl	8006d44 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	4619      	mov	r1, r3
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f005 fcb4 	bl	8009330 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3720      	adds	r7, #32
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	4f54300a 	.word	0x4f54300a
 80039d8:	4f54310a 	.word	0x4f54310a

080039dc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	333c      	adds	r3, #60	; 0x3c
 80039f4:	3304      	adds	r3, #4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4a15      	ldr	r2, [pc, #84]	; (8003a64 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d90e      	bls.n	8003a30 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d009      	beq.n	8003a30 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	015a      	lsls	r2, r3, #5
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4413      	add	r3, r2
 8003a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a28:	461a      	mov	r2, r3
 8003a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a2e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f005 fc6b 	bl	800930c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	4a0a      	ldr	r2, [pc, #40]	; (8003a64 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d90c      	bls.n	8003a58 <PCD_EP_OutSetupPacket_int+0x7c>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d108      	bne.n	8003a58 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6818      	ldr	r0, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a50:	461a      	mov	r2, r3
 8003a52:	2101      	movs	r1, #1
 8003a54:	f003 f976 	bl	8006d44 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3718      	adds	r7, #24
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	4f54300a 	.word	0x4f54300a

08003a68 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	70fb      	strb	r3, [r7, #3]
 8003a74:	4613      	mov	r3, r2
 8003a76:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a80:	78fb      	ldrb	r3, [r7, #3]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d107      	bne.n	8003a96 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a86:	883b      	ldrh	r3, [r7, #0]
 8003a88:	0419      	lsls	r1, r3, #16
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28
 8003a94:	e028      	b.n	8003ae8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	73fb      	strb	r3, [r7, #15]
 8003aa8:	e00d      	b.n	8003ac6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
 8003ab0:	3340      	adds	r3, #64	; 0x40
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4413      	add	r3, r2
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	0c1b      	lsrs	r3, r3, #16
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	4413      	add	r3, r2
 8003abe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	73fb      	strb	r3, [r7, #15]
 8003ac6:	7bfa      	ldrb	r2, [r7, #15]
 8003ac8:	78fb      	ldrb	r3, [r7, #3]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d3ec      	bcc.n	8003aaa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003ad0:	883b      	ldrh	r3, [r7, #0]
 8003ad2:	0418      	lsls	r0, r3, #16
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6819      	ldr	r1, [r3, #0]
 8003ad8:	78fb      	ldrb	r3, [r7, #3]
 8003ada:	3b01      	subs	r3, #1
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	4302      	orrs	r2, r0
 8003ae0:	3340      	adds	r3, #64	; 0x40
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
 8003afe:	460b      	mov	r3, r1
 8003b00:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	887a      	ldrh	r2, [r7, #2]
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	460b      	mov	r3, r1
 8003b22:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e267      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d075      	beq.n	8003c3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b4e:	4b88      	ldr	r3, [pc, #544]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d00c      	beq.n	8003b74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b5a:	4b85      	ldr	r3, [pc, #532]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d112      	bne.n	8003b8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b66:	4b82      	ldr	r3, [pc, #520]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b72:	d10b      	bne.n	8003b8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b74:	4b7e      	ldr	r3, [pc, #504]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d05b      	beq.n	8003c38 <HAL_RCC_OscConfig+0x108>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d157      	bne.n	8003c38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e242      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b94:	d106      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x74>
 8003b96:	4b76      	ldr	r3, [pc, #472]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a75      	ldr	r2, [pc, #468]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	e01d      	b.n	8003be0 <HAL_RCC_OscConfig+0xb0>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bac:	d10c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x98>
 8003bae:	4b70      	ldr	r3, [pc, #448]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a6f      	ldr	r2, [pc, #444]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	4b6d      	ldr	r3, [pc, #436]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a6c      	ldr	r2, [pc, #432]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	e00b      	b.n	8003be0 <HAL_RCC_OscConfig+0xb0>
 8003bc8:	4b69      	ldr	r3, [pc, #420]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a68      	ldr	r2, [pc, #416]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	4b66      	ldr	r3, [pc, #408]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a65      	ldr	r2, [pc, #404]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d013      	beq.n	8003c10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be8:	f7fd fbb4 	bl	8001354 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf0:	f7fd fbb0 	bl	8001354 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b64      	cmp	r3, #100	; 0x64
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e207      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	4b5b      	ldr	r3, [pc, #364]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0f0      	beq.n	8003bf0 <HAL_RCC_OscConfig+0xc0>
 8003c0e:	e014      	b.n	8003c3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c10:	f7fd fba0 	bl	8001354 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c18:	f7fd fb9c 	bl	8001354 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b64      	cmp	r3, #100	; 0x64
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e1f3      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	4b51      	ldr	r3, [pc, #324]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0xe8>
 8003c36:	e000      	b.n	8003c3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d063      	beq.n	8003d0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c46:	4b4a      	ldr	r3, [pc, #296]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00b      	beq.n	8003c6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c52:	4b47      	ldr	r3, [pc, #284]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d11c      	bne.n	8003c98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c5e:	4b44      	ldr	r3, [pc, #272]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d116      	bne.n	8003c98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6a:	4b41      	ldr	r3, [pc, #260]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d005      	beq.n	8003c82 <HAL_RCC_OscConfig+0x152>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d001      	beq.n	8003c82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e1c7      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c82:	4b3b      	ldr	r3, [pc, #236]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	00db      	lsls	r3, r3, #3
 8003c90:	4937      	ldr	r1, [pc, #220]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c96:	e03a      	b.n	8003d0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d020      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ca0:	4b34      	ldr	r3, [pc, #208]	; (8003d74 <HAL_RCC_OscConfig+0x244>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca6:	f7fd fb55 	bl	8001354 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cae:	f7fd fb51 	bl	8001354 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e1a8      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc0:	4b2b      	ldr	r3, [pc, #172]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ccc:	4b28      	ldr	r3, [pc, #160]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	4925      	ldr	r1, [pc, #148]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	600b      	str	r3, [r1, #0]
 8003ce0:	e015      	b.n	8003d0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ce2:	4b24      	ldr	r3, [pc, #144]	; (8003d74 <HAL_RCC_OscConfig+0x244>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce8:	f7fd fb34 	bl	8001354 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cf0:	f7fd fb30 	bl	8001354 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e187      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d02:	4b1b      	ldr	r3, [pc, #108]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f0      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d036      	beq.n	8003d88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d016      	beq.n	8003d50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d22:	4b15      	ldr	r3, [pc, #84]	; (8003d78 <HAL_RCC_OscConfig+0x248>)
 8003d24:	2201      	movs	r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d28:	f7fd fb14 	bl	8001354 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d30:	f7fd fb10 	bl	8001354 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e167      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d42:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <HAL_RCC_OscConfig+0x240>)
 8003d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0f0      	beq.n	8003d30 <HAL_RCC_OscConfig+0x200>
 8003d4e:	e01b      	b.n	8003d88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d50:	4b09      	ldr	r3, [pc, #36]	; (8003d78 <HAL_RCC_OscConfig+0x248>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d56:	f7fd fafd 	bl	8001354 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d5c:	e00e      	b.n	8003d7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d5e:	f7fd faf9 	bl	8001354 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d907      	bls.n	8003d7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e150      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
 8003d70:	40023800 	.word	0x40023800
 8003d74:	42470000 	.word	0x42470000
 8003d78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d7c:	4b88      	ldr	r3, [pc, #544]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1ea      	bne.n	8003d5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 8097 	beq.w	8003ec4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d96:	2300      	movs	r3, #0
 8003d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d9a:	4b81      	ldr	r3, [pc, #516]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	4b7d      	ldr	r3, [pc, #500]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	4a7c      	ldr	r2, [pc, #496]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db4:	6413      	str	r3, [r2, #64]	; 0x40
 8003db6:	4b7a      	ldr	r3, [pc, #488]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	60bb      	str	r3, [r7, #8]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc6:	4b77      	ldr	r3, [pc, #476]	; (8003fa4 <HAL_RCC_OscConfig+0x474>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d118      	bne.n	8003e04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dd2:	4b74      	ldr	r3, [pc, #464]	; (8003fa4 <HAL_RCC_OscConfig+0x474>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a73      	ldr	r2, [pc, #460]	; (8003fa4 <HAL_RCC_OscConfig+0x474>)
 8003dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dde:	f7fd fab9 	bl	8001354 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003de6:	f7fd fab5 	bl	8001354 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e10c      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df8:	4b6a      	ldr	r3, [pc, #424]	; (8003fa4 <HAL_RCC_OscConfig+0x474>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d106      	bne.n	8003e1a <HAL_RCC_OscConfig+0x2ea>
 8003e0c:	4b64      	ldr	r3, [pc, #400]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e10:	4a63      	ldr	r2, [pc, #396]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	6713      	str	r3, [r2, #112]	; 0x70
 8003e18:	e01c      	b.n	8003e54 <HAL_RCC_OscConfig+0x324>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2b05      	cmp	r3, #5
 8003e20:	d10c      	bne.n	8003e3c <HAL_RCC_OscConfig+0x30c>
 8003e22:	4b5f      	ldr	r3, [pc, #380]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e26:	4a5e      	ldr	r2, [pc, #376]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e28:	f043 0304 	orr.w	r3, r3, #4
 8003e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e2e:	4b5c      	ldr	r3, [pc, #368]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e32:	4a5b      	ldr	r2, [pc, #364]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3a:	e00b      	b.n	8003e54 <HAL_RCC_OscConfig+0x324>
 8003e3c:	4b58      	ldr	r3, [pc, #352]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e40:	4a57      	ldr	r2, [pc, #348]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e42:	f023 0301 	bic.w	r3, r3, #1
 8003e46:	6713      	str	r3, [r2, #112]	; 0x70
 8003e48:	4b55      	ldr	r3, [pc, #340]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	4a54      	ldr	r2, [pc, #336]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e4e:	f023 0304 	bic.w	r3, r3, #4
 8003e52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d015      	beq.n	8003e88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e5c:	f7fd fa7a 	bl	8001354 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e62:	e00a      	b.n	8003e7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e64:	f7fd fa76 	bl	8001354 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e0cb      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7a:	4b49      	ldr	r3, [pc, #292]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0ee      	beq.n	8003e64 <HAL_RCC_OscConfig+0x334>
 8003e86:	e014      	b.n	8003eb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e88:	f7fd fa64 	bl	8001354 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e8e:	e00a      	b.n	8003ea6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e90:	f7fd fa60 	bl	8001354 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e0b5      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea6:	4b3e      	ldr	r3, [pc, #248]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1ee      	bne.n	8003e90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d105      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eb8:	4b39      	ldr	r3, [pc, #228]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	4a38      	ldr	r2, [pc, #224]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003ebe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ec2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80a1 	beq.w	8004010 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ece:	4b34      	ldr	r3, [pc, #208]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d05c      	beq.n	8003f94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d141      	bne.n	8003f66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ee2:	4b31      	ldr	r3, [pc, #196]	; (8003fa8 <HAL_RCC_OscConfig+0x478>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee8:	f7fd fa34 	bl	8001354 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef0:	f7fd fa30 	bl	8001354 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e087      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f02:	4b27      	ldr	r3, [pc, #156]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69da      	ldr	r2, [r3, #28]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	019b      	lsls	r3, r3, #6
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f24:	085b      	lsrs	r3, r3, #1
 8003f26:	3b01      	subs	r3, #1
 8003f28:	041b      	lsls	r3, r3, #16
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	061b      	lsls	r3, r3, #24
 8003f32:	491b      	ldr	r1, [pc, #108]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f38:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <HAL_RCC_OscConfig+0x478>)
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3e:	f7fd fa09 	bl	8001354 <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f46:	f7fd fa05 	bl	8001354 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e05c      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f58:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0f0      	beq.n	8003f46 <HAL_RCC_OscConfig+0x416>
 8003f64:	e054      	b.n	8004010 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f66:	4b10      	ldr	r3, [pc, #64]	; (8003fa8 <HAL_RCC_OscConfig+0x478>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f6c:	f7fd f9f2 	bl	8001354 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f74:	f7fd f9ee 	bl	8001354 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e045      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f86:	4b06      	ldr	r3, [pc, #24]	; (8003fa0 <HAL_RCC_OscConfig+0x470>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f0      	bne.n	8003f74 <HAL_RCC_OscConfig+0x444>
 8003f92:	e03d      	b.n	8004010 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d107      	bne.n	8003fac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e038      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40007000 	.word	0x40007000
 8003fa8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fac:	4b1b      	ldr	r3, [pc, #108]	; (800401c <HAL_RCC_OscConfig+0x4ec>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d028      	beq.n	800400c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d121      	bne.n	800400c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d11a      	bne.n	800400c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fdc:	4013      	ands	r3, r2
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fe2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d111      	bne.n	800400c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff2:	085b      	lsrs	r3, r3, #1
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d107      	bne.n	800400c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004006:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004008:	429a      	cmp	r2, r3
 800400a:	d001      	beq.n	8004010 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40023800 	.word	0x40023800

08004020 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e0cc      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004034:	4b68      	ldr	r3, [pc, #416]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d90c      	bls.n	800405c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004042:	4b65      	ldr	r3, [pc, #404]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800404a:	4b63      	ldr	r3, [pc, #396]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d001      	beq.n	800405c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0b8      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d020      	beq.n	80040aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004074:	4b59      	ldr	r3, [pc, #356]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	4a58      	ldr	r2, [pc, #352]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800407e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800408c:	4b53      	ldr	r3, [pc, #332]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4a52      	ldr	r2, [pc, #328]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004096:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004098:	4b50      	ldr	r3, [pc, #320]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	494d      	ldr	r1, [pc, #308]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d044      	beq.n	8004140 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d107      	bne.n	80040ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	4b47      	ldr	r3, [pc, #284]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d119      	bne.n	80040fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e07f      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d003      	beq.n	80040de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040da:	2b03      	cmp	r3, #3
 80040dc:	d107      	bne.n	80040ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040de:	4b3f      	ldr	r3, [pc, #252]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d109      	bne.n	80040fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e06f      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ee:	4b3b      	ldr	r3, [pc, #236]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e067      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040fe:	4b37      	ldr	r3, [pc, #220]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f023 0203 	bic.w	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	4934      	ldr	r1, [pc, #208]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 800410c:	4313      	orrs	r3, r2
 800410e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004110:	f7fd f920 	bl	8001354 <HAL_GetTick>
 8004114:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004116:	e00a      	b.n	800412e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004118:	f7fd f91c 	bl	8001354 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	f241 3288 	movw	r2, #5000	; 0x1388
 8004126:	4293      	cmp	r3, r2
 8004128:	d901      	bls.n	800412e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e04f      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412e:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 020c 	and.w	r2, r3, #12
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	429a      	cmp	r2, r3
 800413e:	d1eb      	bne.n	8004118 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004140:	4b25      	ldr	r3, [pc, #148]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0307 	and.w	r3, r3, #7
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d20c      	bcs.n	8004168 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800414e:	4b22      	ldr	r3, [pc, #136]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	b2d2      	uxtb	r2, r2
 8004154:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004156:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d001      	beq.n	8004168 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e032      	b.n	80041ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004174:	4b19      	ldr	r3, [pc, #100]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4916      	ldr	r1, [pc, #88]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004192:	4b12      	ldr	r3, [pc, #72]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	490e      	ldr	r1, [pc, #56]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041a6:	f000 f821 	bl	80041ec <HAL_RCC_GetSysClockFreq>
 80041aa:	4602      	mov	r2, r0
 80041ac:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	490a      	ldr	r1, [pc, #40]	; (80041e0 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	5ccb      	ldrb	r3, [r1, r3]
 80041ba:	fa22 f303 	lsr.w	r3, r2, r3
 80041be:	4a09      	ldr	r2, [pc, #36]	; (80041e4 <HAL_RCC_ClockConfig+0x1c4>)
 80041c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041c2:	4b09      	ldr	r3, [pc, #36]	; (80041e8 <HAL_RCC_ClockConfig+0x1c8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7fd f880 	bl	80012cc <HAL_InitTick>

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40023c00 	.word	0x40023c00
 80041dc:	40023800 	.word	0x40023800
 80041e0:	0800a4d0 	.word	0x0800a4d0
 80041e4:	20000010 	.word	0x20000010
 80041e8:	20000014 	.word	0x20000014

080041ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041f0:	b094      	sub	sp, #80	; 0x50
 80041f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	647b      	str	r3, [r7, #68]	; 0x44
 80041f8:	2300      	movs	r3, #0
 80041fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041fc:	2300      	movs	r3, #0
 80041fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004204:	4b79      	ldr	r3, [pc, #484]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 030c 	and.w	r3, r3, #12
 800420c:	2b08      	cmp	r3, #8
 800420e:	d00d      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0x40>
 8004210:	2b08      	cmp	r3, #8
 8004212:	f200 80e1 	bhi.w	80043d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004216:	2b00      	cmp	r3, #0
 8004218:	d002      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x34>
 800421a:	2b04      	cmp	r3, #4
 800421c:	d003      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0x3a>
 800421e:	e0db      	b.n	80043d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004220:	4b73      	ldr	r3, [pc, #460]	; (80043f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004222:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004224:	e0db      	b.n	80043de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004226:	4b73      	ldr	r3, [pc, #460]	; (80043f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004228:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800422a:	e0d8      	b.n	80043de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800422c:	4b6f      	ldr	r3, [pc, #444]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004234:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004236:	4b6d      	ldr	r3, [pc, #436]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d063      	beq.n	800430a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004242:	4b6a      	ldr	r3, [pc, #424]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	099b      	lsrs	r3, r3, #6
 8004248:	2200      	movs	r2, #0
 800424a:	63bb      	str	r3, [r7, #56]	; 0x38
 800424c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004254:	633b      	str	r3, [r7, #48]	; 0x30
 8004256:	2300      	movs	r3, #0
 8004258:	637b      	str	r3, [r7, #52]	; 0x34
 800425a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800425e:	4622      	mov	r2, r4
 8004260:	462b      	mov	r3, r5
 8004262:	f04f 0000 	mov.w	r0, #0
 8004266:	f04f 0100 	mov.w	r1, #0
 800426a:	0159      	lsls	r1, r3, #5
 800426c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004270:	0150      	lsls	r0, r2, #5
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	4621      	mov	r1, r4
 8004278:	1a51      	subs	r1, r2, r1
 800427a:	6139      	str	r1, [r7, #16]
 800427c:	4629      	mov	r1, r5
 800427e:	eb63 0301 	sbc.w	r3, r3, r1
 8004282:	617b      	str	r3, [r7, #20]
 8004284:	f04f 0200 	mov.w	r2, #0
 8004288:	f04f 0300 	mov.w	r3, #0
 800428c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004290:	4659      	mov	r1, fp
 8004292:	018b      	lsls	r3, r1, #6
 8004294:	4651      	mov	r1, sl
 8004296:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800429a:	4651      	mov	r1, sl
 800429c:	018a      	lsls	r2, r1, #6
 800429e:	4651      	mov	r1, sl
 80042a0:	ebb2 0801 	subs.w	r8, r2, r1
 80042a4:	4659      	mov	r1, fp
 80042a6:	eb63 0901 	sbc.w	r9, r3, r1
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042be:	4690      	mov	r8, r2
 80042c0:	4699      	mov	r9, r3
 80042c2:	4623      	mov	r3, r4
 80042c4:	eb18 0303 	adds.w	r3, r8, r3
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	462b      	mov	r3, r5
 80042cc:	eb49 0303 	adc.w	r3, r9, r3
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	f04f 0200 	mov.w	r2, #0
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042de:	4629      	mov	r1, r5
 80042e0:	024b      	lsls	r3, r1, #9
 80042e2:	4621      	mov	r1, r4
 80042e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042e8:	4621      	mov	r1, r4
 80042ea:	024a      	lsls	r2, r1, #9
 80042ec:	4610      	mov	r0, r2
 80042ee:	4619      	mov	r1, r3
 80042f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f2:	2200      	movs	r2, #0
 80042f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80042f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042fc:	f7fb ffc0 	bl	8000280 <__aeabi_uldivmod>
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4613      	mov	r3, r2
 8004306:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004308:	e058      	b.n	80043bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800430a:	4b38      	ldr	r3, [pc, #224]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	099b      	lsrs	r3, r3, #6
 8004310:	2200      	movs	r2, #0
 8004312:	4618      	mov	r0, r3
 8004314:	4611      	mov	r1, r2
 8004316:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800431a:	623b      	str	r3, [r7, #32]
 800431c:	2300      	movs	r3, #0
 800431e:	627b      	str	r3, [r7, #36]	; 0x24
 8004320:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004324:	4642      	mov	r2, r8
 8004326:	464b      	mov	r3, r9
 8004328:	f04f 0000 	mov.w	r0, #0
 800432c:	f04f 0100 	mov.w	r1, #0
 8004330:	0159      	lsls	r1, r3, #5
 8004332:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004336:	0150      	lsls	r0, r2, #5
 8004338:	4602      	mov	r2, r0
 800433a:	460b      	mov	r3, r1
 800433c:	4641      	mov	r1, r8
 800433e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004342:	4649      	mov	r1, r9
 8004344:	eb63 0b01 	sbc.w	fp, r3, r1
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004354:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004358:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800435c:	ebb2 040a 	subs.w	r4, r2, sl
 8004360:	eb63 050b 	sbc.w	r5, r3, fp
 8004364:	f04f 0200 	mov.w	r2, #0
 8004368:	f04f 0300 	mov.w	r3, #0
 800436c:	00eb      	lsls	r3, r5, #3
 800436e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004372:	00e2      	lsls	r2, r4, #3
 8004374:	4614      	mov	r4, r2
 8004376:	461d      	mov	r5, r3
 8004378:	4643      	mov	r3, r8
 800437a:	18e3      	adds	r3, r4, r3
 800437c:	603b      	str	r3, [r7, #0]
 800437e:	464b      	mov	r3, r9
 8004380:	eb45 0303 	adc.w	r3, r5, r3
 8004384:	607b      	str	r3, [r7, #4]
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	f04f 0300 	mov.w	r3, #0
 800438e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004392:	4629      	mov	r1, r5
 8004394:	028b      	lsls	r3, r1, #10
 8004396:	4621      	mov	r1, r4
 8004398:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800439c:	4621      	mov	r1, r4
 800439e:	028a      	lsls	r2, r1, #10
 80043a0:	4610      	mov	r0, r2
 80043a2:	4619      	mov	r1, r3
 80043a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043a6:	2200      	movs	r2, #0
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	61fa      	str	r2, [r7, #28]
 80043ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043b0:	f7fb ff66 	bl	8000280 <__aeabi_uldivmod>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4613      	mov	r3, r2
 80043ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043bc:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <HAL_RCC_GetSysClockFreq+0x200>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	0c1b      	lsrs	r3, r3, #16
 80043c2:	f003 0303 	and.w	r3, r3, #3
 80043c6:	3301      	adds	r3, #1
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80043cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80043ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043d6:	e002      	b.n	80043de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043d8:	4b05      	ldr	r3, [pc, #20]	; (80043f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80043da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3750      	adds	r7, #80	; 0x50
 80043e4:	46bd      	mov	sp, r7
 80043e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043ea:	bf00      	nop
 80043ec:	40023800 	.word	0x40023800
 80043f0:	00f42400 	.word	0x00f42400
 80043f4:	007a1200 	.word	0x007a1200

080043f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043fc:	4b03      	ldr	r3, [pc, #12]	; (800440c <HAL_RCC_GetHCLKFreq+0x14>)
 80043fe:	681b      	ldr	r3, [r3, #0]
}
 8004400:	4618      	mov	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20000010 	.word	0x20000010

08004410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004414:	f7ff fff0 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004418:	4602      	mov	r2, r0
 800441a:	4b05      	ldr	r3, [pc, #20]	; (8004430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	0a9b      	lsrs	r3, r3, #10
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	4903      	ldr	r1, [pc, #12]	; (8004434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004426:	5ccb      	ldrb	r3, [r1, r3]
 8004428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800442c:	4618      	mov	r0, r3
 800442e:	bd80      	pop	{r7, pc}
 8004430:	40023800 	.word	0x40023800
 8004434:	0800a4e0 	.word	0x0800a4e0

08004438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800443c:	f7ff ffdc 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004440:	4602      	mov	r2, r0
 8004442:	4b05      	ldr	r3, [pc, #20]	; (8004458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	0b5b      	lsrs	r3, r3, #13
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	4903      	ldr	r1, [pc, #12]	; (800445c <HAL_RCC_GetPCLK2Freq+0x24>)
 800444e:	5ccb      	ldrb	r3, [r1, r3]
 8004450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004454:	4618      	mov	r0, r3
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40023800 	.word	0x40023800
 800445c:	0800a4e0 	.word	0x0800a4e0

08004460 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e03f      	b.n	80044f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f7fc fd90 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2224      	movs	r2, #36	; 0x24
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 fe1d 	bl	80050e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695a      	ldr	r2, [r3, #20]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2220      	movs	r2, #32
 80044ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b08a      	sub	sp, #40	; 0x28
 80044fe:	af02      	add	r7, sp, #8
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	603b      	str	r3, [r7, #0]
 8004506:	4613      	mov	r3, r2
 8004508:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b20      	cmp	r3, #32
 8004518:	d17c      	bne.n	8004614 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <HAL_UART_Transmit+0x2c>
 8004520:	88fb      	ldrh	r3, [r7, #6]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e075      	b.n	8004616 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004530:	2b01      	cmp	r3, #1
 8004532:	d101      	bne.n	8004538 <HAL_UART_Transmit+0x3e>
 8004534:	2302      	movs	r3, #2
 8004536:	e06e      	b.n	8004616 <HAL_UART_Transmit+0x11c>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2221      	movs	r2, #33	; 0x21
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800454e:	f7fc ff01 	bl	8001354 <HAL_GetTick>
 8004552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	88fa      	ldrh	r2, [r7, #6]
 8004558:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	88fa      	ldrh	r2, [r7, #6]
 800455e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004568:	d108      	bne.n	800457c <HAL_UART_Transmit+0x82>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d104      	bne.n	800457c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	61bb      	str	r3, [r7, #24]
 800457a:	e003      	b.n	8004584 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004580:	2300      	movs	r3, #0
 8004582:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800458c:	e02a      	b.n	80045e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2200      	movs	r2, #0
 8004596:	2180      	movs	r1, #128	; 0x80
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 fb9b 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e036      	b.n	8004616 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10b      	bne.n	80045c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	881b      	ldrh	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	3302      	adds	r3, #2
 80045c2:	61bb      	str	r3, [r7, #24]
 80045c4:	e007      	b.n	80045d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	781a      	ldrb	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	3301      	adds	r3, #1
 80045d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045da:	b29b      	uxth	r3, r3
 80045dc:	3b01      	subs	r3, #1
 80045de:	b29a      	uxth	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1cf      	bne.n	800458e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2200      	movs	r2, #0
 80045f6:	2140      	movs	r1, #64	; 0x40
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 fb6b 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e006      	b.n	8004616 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	e000      	b.n	8004616 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004614:	2302      	movs	r3, #2
  }
}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b08a      	sub	sp, #40	; 0x28
 8004622:	af02      	add	r7, sp, #8
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	603b      	str	r3, [r7, #0]
 800462a:	4613      	mov	r3, r2
 800462c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b20      	cmp	r3, #32
 800463c:	f040 808c 	bne.w	8004758 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d002      	beq.n	800464c <HAL_UART_Receive+0x2e>
 8004646:	88fb      	ldrh	r3, [r7, #6]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e084      	b.n	800475a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004656:	2b01      	cmp	r3, #1
 8004658:	d101      	bne.n	800465e <HAL_UART_Receive+0x40>
 800465a:	2302      	movs	r3, #2
 800465c:	e07d      	b.n	800475a <HAL_UART_Receive+0x13c>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2222      	movs	r2, #34	; 0x22
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800467a:	f7fc fe6b 	bl	8001354 <HAL_GetTick>
 800467e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	88fa      	ldrh	r2, [r7, #6]
 8004684:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	88fa      	ldrh	r2, [r7, #6]
 800468a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004694:	d108      	bne.n	80046a8 <HAL_UART_Receive+0x8a>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d104      	bne.n	80046a8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800469e:	2300      	movs	r3, #0
 80046a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	61bb      	str	r3, [r7, #24]
 80046a6:	e003      	b.n	80046b0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80046b8:	e043      	b.n	8004742 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	9300      	str	r3, [sp, #0]
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2200      	movs	r2, #0
 80046c2:	2120      	movs	r1, #32
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 fb05 	bl	8004cd4 <UART_WaitOnFlagUntilTimeout>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e042      	b.n	800475a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10c      	bne.n	80046f4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	3302      	adds	r3, #2
 80046f0:	61bb      	str	r3, [r7, #24]
 80046f2:	e01f      	b.n	8004734 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046fc:	d007      	beq.n	800470e <HAL_UART_Receive+0xf0>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10a      	bne.n	800471c <HAL_UART_Receive+0xfe>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d106      	bne.n	800471c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	b2da      	uxtb	r2, r3
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	701a      	strb	r2, [r3, #0]
 800471a:	e008      	b.n	800472e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004728:	b2da      	uxtb	r2, r3
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	3301      	adds	r3, #1
 8004732:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1b6      	bne.n	80046ba <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	e000      	b.n	800475a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004758:	2302      	movs	r3, #2
  }
}
 800475a:	4618      	mov	r0, r3
 800475c:	3720      	adds	r7, #32
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b0ba      	sub	sp, #232	; 0xe8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800478a:	2300      	movs	r3, #0
 800478c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004790:	2300      	movs	r3, #0
 8004792:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80047a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10f      	bne.n	80047ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d009      	beq.n	80047ca <HAL_UART_IRQHandler+0x66>
 80047b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ba:	f003 0320 	and.w	r3, r3, #32
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fbd3 	bl	8004f6e <UART_Receive_IT>
      return;
 80047c8:	e256      	b.n	8004c78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 80de 	beq.w	8004990 <HAL_UART_IRQHandler+0x22c>
 80047d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d106      	bne.n	80047ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 80d1 	beq.w	8004990 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00b      	beq.n	8004812 <HAL_UART_IRQHandler+0xae>
 80047fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004802:	2b00      	cmp	r3, #0
 8004804:	d005      	beq.n	8004812 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f043 0201 	orr.w	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00b      	beq.n	8004836 <HAL_UART_IRQHandler+0xd2>
 800481e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	f043 0202 	orr.w	r2, r3, #2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00b      	beq.n	800485a <HAL_UART_IRQHandler+0xf6>
 8004842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004852:	f043 0204 	orr.w	r2, r3, #4
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800485a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d011      	beq.n	800488a <HAL_UART_IRQHandler+0x126>
 8004866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b00      	cmp	r3, #0
 8004870:	d105      	bne.n	800487e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	f043 0208 	orr.w	r2, r3, #8
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 81ed 	beq.w	8004c6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004898:	f003 0320 	and.w	r3, r3, #32
 800489c:	2b00      	cmp	r3, #0
 800489e:	d008      	beq.n	80048b2 <HAL_UART_IRQHandler+0x14e>
 80048a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a4:	f003 0320 	and.w	r3, r3, #32
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 fb5e 	bl	8004f6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048bc:	2b40      	cmp	r3, #64	; 0x40
 80048be:	bf0c      	ite	eq
 80048c0:	2301      	moveq	r3, #1
 80048c2:	2300      	movne	r3, #0
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d103      	bne.n	80048de <HAL_UART_IRQHandler+0x17a>
 80048d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d04f      	beq.n	800497e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 fa66 	bl	8004db0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ee:	2b40      	cmp	r3, #64	; 0x40
 80048f0:	d141      	bne.n	8004976 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	3314      	adds	r3, #20
 80048f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004908:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800490c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004910:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	3314      	adds	r3, #20
 800491a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800491e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800492a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800492e:	e841 2300 	strex	r3, r2, [r1]
 8004932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1d9      	bne.n	80048f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004942:	2b00      	cmp	r3, #0
 8004944:	d013      	beq.n	800496e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494a:	4a7d      	ldr	r2, [pc, #500]	; (8004b40 <HAL_UART_IRQHandler+0x3dc>)
 800494c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004952:	4618      	mov	r0, r3
 8004954:	f7fd fc7f 	bl	8002256 <HAL_DMA_Abort_IT>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d016      	beq.n	800498c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004968:	4610      	mov	r0, r2
 800496a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800496c:	e00e      	b.n	800498c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f99a 	bl	8004ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004974:	e00a      	b.n	800498c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f996 	bl	8004ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800497c:	e006      	b.n	800498c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f992 	bl	8004ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800498a:	e170      	b.n	8004c6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800498c:	bf00      	nop
    return;
 800498e:	e16e      	b.n	8004c6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004994:	2b01      	cmp	r3, #1
 8004996:	f040 814a 	bne.w	8004c2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800499a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800499e:	f003 0310 	and.w	r3, r3, #16
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 8143 	beq.w	8004c2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 813c 	beq.w	8004c2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	60bb      	str	r3, [r7, #8]
 80049ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d6:	2b40      	cmp	r3, #64	; 0x40
 80049d8:	f040 80b4 	bne.w	8004b44 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f000 8140 	beq.w	8004c72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049fa:	429a      	cmp	r2, r3
 80049fc:	f080 8139 	bcs.w	8004c72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a06:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a12:	f000 8088 	beq.w	8004b26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	330c      	adds	r3, #12
 8004a1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a24:	e853 3f00 	ldrex	r3, [r3]
 8004a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	330c      	adds	r3, #12
 8004a3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1d9      	bne.n	8004a16 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3314      	adds	r3, #20
 8004a68:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a74:	f023 0301 	bic.w	r3, r3, #1
 8004a78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3314      	adds	r3, #20
 8004a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a92:	e841 2300 	strex	r3, r2, [r1]
 8004a96:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1e1      	bne.n	8004a62 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	3314      	adds	r3, #20
 8004aa4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004aa8:	e853 3f00 	ldrex	r3, [r3]
 8004aac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3314      	adds	r3, #20
 8004abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ac2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ac4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ac8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004aca:	e841 2300 	strex	r3, r2, [r1]
 8004ace:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1e3      	bne.n	8004a9e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	330c      	adds	r3, #12
 8004aea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aee:	e853 3f00 	ldrex	r3, [r3]
 8004af2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004af4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af6:	f023 0310 	bic.w	r3, r3, #16
 8004afa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	330c      	adds	r3, #12
 8004b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b08:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b0a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b10:	e841 2300 	strex	r3, r2, [r1]
 8004b14:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1e3      	bne.n	8004ae4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7fd fb28 	bl	8002176 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	4619      	mov	r1, r3
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f8c0 	bl	8004cbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b3c:	e099      	b.n	8004c72 <HAL_UART_IRQHandler+0x50e>
 8004b3e:	bf00      	nop
 8004b40:	08004e77 	.word	0x08004e77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 808b 	beq.w	8004c76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 8086 	beq.w	8004c76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	330c      	adds	r3, #12
 8004b70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b74:	e853 3f00 	ldrex	r3, [r3]
 8004b78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	330c      	adds	r3, #12
 8004b8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b8e:	647a      	str	r2, [r7, #68]	; 0x44
 8004b90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e3      	bne.n	8004b6a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3314      	adds	r3, #20
 8004ba8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	f023 0301 	bic.w	r3, r3, #1
 8004bb8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	3314      	adds	r3, #20
 8004bc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bc6:	633a      	str	r2, [r7, #48]	; 0x30
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e3      	bne.n	8004ba2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	330c      	adds	r3, #12
 8004bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	e853 3f00 	ldrex	r3, [r3]
 8004bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0310 	bic.w	r3, r3, #16
 8004bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	330c      	adds	r3, #12
 8004c08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c0c:	61fa      	str	r2, [r7, #28]
 8004c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	69b9      	ldr	r1, [r7, #24]
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	617b      	str	r3, [r7, #20]
   return(result);
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e3      	bne.n	8004be8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c24:	4619      	mov	r1, r3
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f848 	bl	8004cbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c2c:	e023      	b.n	8004c76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d009      	beq.n	8004c4e <HAL_UART_IRQHandler+0x4ea>
 8004c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f929 	bl	8004e9e <UART_Transmit_IT>
    return;
 8004c4c:	e014      	b.n	8004c78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00e      	beq.n	8004c78 <HAL_UART_IRQHandler+0x514>
 8004c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d008      	beq.n	8004c78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f969 	bl	8004f3e <UART_EndTransmit_IT>
    return;
 8004c6c:	e004      	b.n	8004c78 <HAL_UART_IRQHandler+0x514>
    return;
 8004c6e:	bf00      	nop
 8004c70:	e002      	b.n	8004c78 <HAL_UART_IRQHandler+0x514>
      return;
 8004c72:	bf00      	nop
 8004c74:	e000      	b.n	8004c78 <HAL_UART_IRQHandler+0x514>
      return;
 8004c76:	bf00      	nop
  }
}
 8004c78:	37e8      	adds	r7, #232	; 0xe8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop

08004c80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b090      	sub	sp, #64	; 0x40
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce4:	e050      	b.n	8004d88 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cec:	d04c      	beq.n	8004d88 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d007      	beq.n	8004d04 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cf4:	f7fc fb2e 	bl	8001354 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d241      	bcs.n	8004d88 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	330c      	adds	r3, #12
 8004d0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0e:	e853 3f00 	ldrex	r3, [r3]
 8004d12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	330c      	adds	r3, #12
 8004d22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d24:	637a      	str	r2, [r7, #52]	; 0x34
 8004d26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d2c:	e841 2300 	strex	r3, r2, [r1]
 8004d30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1e5      	bne.n	8004d04 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3314      	adds	r3, #20
 8004d3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	e853 3f00 	ldrex	r3, [r3]
 8004d46:	613b      	str	r3, [r7, #16]
   return(result);
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
 8004d4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3314      	adds	r3, #20
 8004d56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d58:	623a      	str	r2, [r7, #32]
 8004d5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5c:	69f9      	ldr	r1, [r7, #28]
 8004d5e:	6a3a      	ldr	r2, [r7, #32]
 8004d60:	e841 2300 	strex	r3, r2, [r1]
 8004d64:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1e5      	bne.n	8004d38 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e00f      	b.n	8004da8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	4013      	ands	r3, r2
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	bf0c      	ite	eq
 8004d98:	2301      	moveq	r3, #1
 8004d9a:	2300      	movne	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	461a      	mov	r2, r3
 8004da0:	79fb      	ldrb	r3, [r7, #7]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d09f      	beq.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3740      	adds	r7, #64	; 0x40
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b095      	sub	sp, #84	; 0x54
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	330c      	adds	r3, #12
 8004dbe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dc2:	e853 3f00 	ldrex	r3, [r3]
 8004dc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	330c      	adds	r3, #12
 8004dd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dd8:	643a      	str	r2, [r7, #64]	; 0x40
 8004dda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ddc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004de0:	e841 2300 	strex	r3, r2, [r1]
 8004de4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1e5      	bne.n	8004db8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	3314      	adds	r3, #20
 8004df2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f023 0301 	bic.w	r3, r3, #1
 8004e02:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	3314      	adds	r3, #20
 8004e0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e14:	e841 2300 	strex	r3, r2, [r1]
 8004e18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1e5      	bne.n	8004dec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d119      	bne.n	8004e5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	330c      	adds	r3, #12
 8004e2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	e853 3f00 	ldrex	r3, [r3]
 8004e36:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	f023 0310 	bic.w	r3, r3, #16
 8004e3e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	330c      	adds	r3, #12
 8004e46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e48:	61ba      	str	r2, [r7, #24]
 8004e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4c:	6979      	ldr	r1, [r7, #20]
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	e841 2300 	strex	r3, r2, [r1]
 8004e54:	613b      	str	r3, [r7, #16]
   return(result);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1e5      	bne.n	8004e28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e6a:	bf00      	nop
 8004e6c:	3754      	adds	r7, #84	; 0x54
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b084      	sub	sp, #16
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f7ff ff09 	bl	8004ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b085      	sub	sp, #20
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b21      	cmp	r3, #33	; 0x21
 8004eb0:	d13e      	bne.n	8004f30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eba:	d114      	bne.n	8004ee6 <UART_Transmit_IT+0x48>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d110      	bne.n	8004ee6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	881b      	ldrh	r3, [r3, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ed8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	1c9a      	adds	r2, r3, #2
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	621a      	str	r2, [r3, #32]
 8004ee4:	e008      	b.n	8004ef8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	1c59      	adds	r1, r3, #1
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6211      	str	r1, [r2, #32]
 8004ef0:	781a      	ldrb	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	4619      	mov	r1, r3
 8004f06:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d10f      	bne.n	8004f2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e000      	b.n	8004f32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
  }
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr

08004f3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	b082      	sub	sp, #8
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff fe8e 	bl	8004c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b08c      	sub	sp, #48	; 0x30
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	2b22      	cmp	r3, #34	; 0x22
 8004f80:	f040 80ab 	bne.w	80050da <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f8c:	d117      	bne.n	8004fbe <UART_Receive_IT+0x50>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d113      	bne.n	8004fbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004f96:	2300      	movs	r3, #0
 8004f98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb6:	1c9a      	adds	r2, r3, #2
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	629a      	str	r2, [r3, #40]	; 0x28
 8004fbc:	e026      	b.n	800500c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd0:	d007      	beq.n	8004fe2 <UART_Receive_IT+0x74>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10a      	bne.n	8004ff0 <UART_Receive_IT+0x82>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d106      	bne.n	8004ff0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fec:	701a      	strb	r2, [r3, #0]
 8004fee:	e008      	b.n	8005002 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005000:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29b      	uxth	r3, r3
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	4619      	mov	r1, r3
 800501a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800501c:	2b00      	cmp	r3, #0
 800501e:	d15a      	bne.n	80050d6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68da      	ldr	r2, [r3, #12]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 0220 	bic.w	r2, r2, #32
 800502e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68da      	ldr	r2, [r3, #12]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800503e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695a      	ldr	r2, [r3, #20]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0201 	bic.w	r2, r2, #1
 800504e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2220      	movs	r2, #32
 8005054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505c:	2b01      	cmp	r3, #1
 800505e:	d135      	bne.n	80050cc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	613b      	str	r3, [r7, #16]
   return(result);
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f023 0310 	bic.w	r3, r3, #16
 800507c:	627b      	str	r3, [r7, #36]	; 0x24
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	330c      	adds	r3, #12
 8005084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005086:	623a      	str	r2, [r7, #32]
 8005088:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	69f9      	ldr	r1, [r7, #28]
 800508c:	6a3a      	ldr	r2, [r7, #32]
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	61bb      	str	r3, [r7, #24]
   return(result);
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1e5      	bne.n	8005066 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b10      	cmp	r3, #16
 80050a6:	d10a      	bne.n	80050be <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050c2:	4619      	mov	r1, r3
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f7ff fdf9 	bl	8004cbc <HAL_UARTEx_RxEventCallback>
 80050ca:	e002      	b.n	80050d2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7ff fde1 	bl	8004c94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050d2:	2300      	movs	r3, #0
 80050d4:	e002      	b.n	80050dc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e000      	b.n	80050dc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80050da:	2302      	movs	r3, #2
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3730      	adds	r7, #48	; 0x30
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e8:	b0c0      	sub	sp, #256	; 0x100
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005100:	68d9      	ldr	r1, [r3, #12]
 8005102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	ea40 0301 	orr.w	r3, r0, r1
 800510c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	431a      	orrs	r2, r3
 800511c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	431a      	orrs	r2, r3
 8005124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	4313      	orrs	r3, r2
 800512c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800513c:	f021 010c 	bic.w	r1, r1, #12
 8005140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800514a:	430b      	orrs	r3, r1
 800514c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800514e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800515a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800515e:	6999      	ldr	r1, [r3, #24]
 8005160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	ea40 0301 	orr.w	r3, r0, r1
 800516a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	4b8f      	ldr	r3, [pc, #572]	; (80053b0 <UART_SetConfig+0x2cc>)
 8005174:	429a      	cmp	r2, r3
 8005176:	d005      	beq.n	8005184 <UART_SetConfig+0xa0>
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4b8d      	ldr	r3, [pc, #564]	; (80053b4 <UART_SetConfig+0x2d0>)
 8005180:	429a      	cmp	r2, r3
 8005182:	d104      	bne.n	800518e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005184:	f7ff f958 	bl	8004438 <HAL_RCC_GetPCLK2Freq>
 8005188:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800518c:	e003      	b.n	8005196 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800518e:	f7ff f93f 	bl	8004410 <HAL_RCC_GetPCLK1Freq>
 8005192:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051a0:	f040 810c 	bne.w	80053bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051a8:	2200      	movs	r2, #0
 80051aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80051ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80051b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80051b6:	4622      	mov	r2, r4
 80051b8:	462b      	mov	r3, r5
 80051ba:	1891      	adds	r1, r2, r2
 80051bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80051be:	415b      	adcs	r3, r3
 80051c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051c6:	4621      	mov	r1, r4
 80051c8:	eb12 0801 	adds.w	r8, r2, r1
 80051cc:	4629      	mov	r1, r5
 80051ce:	eb43 0901 	adc.w	r9, r3, r1
 80051d2:	f04f 0200 	mov.w	r2, #0
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051e6:	4690      	mov	r8, r2
 80051e8:	4699      	mov	r9, r3
 80051ea:	4623      	mov	r3, r4
 80051ec:	eb18 0303 	adds.w	r3, r8, r3
 80051f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80051f4:	462b      	mov	r3, r5
 80051f6:	eb49 0303 	adc.w	r3, r9, r3
 80051fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80051fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800520a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800520e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005212:	460b      	mov	r3, r1
 8005214:	18db      	adds	r3, r3, r3
 8005216:	653b      	str	r3, [r7, #80]	; 0x50
 8005218:	4613      	mov	r3, r2
 800521a:	eb42 0303 	adc.w	r3, r2, r3
 800521e:	657b      	str	r3, [r7, #84]	; 0x54
 8005220:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005224:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005228:	f7fb f82a 	bl	8000280 <__aeabi_uldivmod>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4b61      	ldr	r3, [pc, #388]	; (80053b8 <UART_SetConfig+0x2d4>)
 8005232:	fba3 2302 	umull	r2, r3, r3, r2
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	011c      	lsls	r4, r3, #4
 800523a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800523e:	2200      	movs	r2, #0
 8005240:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005244:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005248:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800524c:	4642      	mov	r2, r8
 800524e:	464b      	mov	r3, r9
 8005250:	1891      	adds	r1, r2, r2
 8005252:	64b9      	str	r1, [r7, #72]	; 0x48
 8005254:	415b      	adcs	r3, r3
 8005256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005258:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800525c:	4641      	mov	r1, r8
 800525e:	eb12 0a01 	adds.w	sl, r2, r1
 8005262:	4649      	mov	r1, r9
 8005264:	eb43 0b01 	adc.w	fp, r3, r1
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005274:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005278:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800527c:	4692      	mov	sl, r2
 800527e:	469b      	mov	fp, r3
 8005280:	4643      	mov	r3, r8
 8005282:	eb1a 0303 	adds.w	r3, sl, r3
 8005286:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800528a:	464b      	mov	r3, r9
 800528c:	eb4b 0303 	adc.w	r3, fp, r3
 8005290:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80052a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80052a8:	460b      	mov	r3, r1
 80052aa:	18db      	adds	r3, r3, r3
 80052ac:	643b      	str	r3, [r7, #64]	; 0x40
 80052ae:	4613      	mov	r3, r2
 80052b0:	eb42 0303 	adc.w	r3, r2, r3
 80052b4:	647b      	str	r3, [r7, #68]	; 0x44
 80052b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80052be:	f7fa ffdf 	bl	8000280 <__aeabi_uldivmod>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4611      	mov	r1, r2
 80052c8:	4b3b      	ldr	r3, [pc, #236]	; (80053b8 <UART_SetConfig+0x2d4>)
 80052ca:	fba3 2301 	umull	r2, r3, r3, r1
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	2264      	movs	r2, #100	; 0x64
 80052d2:	fb02 f303 	mul.w	r3, r2, r3
 80052d6:	1acb      	subs	r3, r1, r3
 80052d8:	00db      	lsls	r3, r3, #3
 80052da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80052de:	4b36      	ldr	r3, [pc, #216]	; (80053b8 <UART_SetConfig+0x2d4>)
 80052e0:	fba3 2302 	umull	r2, r3, r3, r2
 80052e4:	095b      	lsrs	r3, r3, #5
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052ec:	441c      	add	r4, r3
 80052ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80052f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80052fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005300:	4642      	mov	r2, r8
 8005302:	464b      	mov	r3, r9
 8005304:	1891      	adds	r1, r2, r2
 8005306:	63b9      	str	r1, [r7, #56]	; 0x38
 8005308:	415b      	adcs	r3, r3
 800530a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800530c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005310:	4641      	mov	r1, r8
 8005312:	1851      	adds	r1, r2, r1
 8005314:	6339      	str	r1, [r7, #48]	; 0x30
 8005316:	4649      	mov	r1, r9
 8005318:	414b      	adcs	r3, r1
 800531a:	637b      	str	r3, [r7, #52]	; 0x34
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005328:	4659      	mov	r1, fp
 800532a:	00cb      	lsls	r3, r1, #3
 800532c:	4651      	mov	r1, sl
 800532e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005332:	4651      	mov	r1, sl
 8005334:	00ca      	lsls	r2, r1, #3
 8005336:	4610      	mov	r0, r2
 8005338:	4619      	mov	r1, r3
 800533a:	4603      	mov	r3, r0
 800533c:	4642      	mov	r2, r8
 800533e:	189b      	adds	r3, r3, r2
 8005340:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005344:	464b      	mov	r3, r9
 8005346:	460a      	mov	r2, r1
 8005348:	eb42 0303 	adc.w	r3, r2, r3
 800534c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800535c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005360:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005364:	460b      	mov	r3, r1
 8005366:	18db      	adds	r3, r3, r3
 8005368:	62bb      	str	r3, [r7, #40]	; 0x28
 800536a:	4613      	mov	r3, r2
 800536c:	eb42 0303 	adc.w	r3, r2, r3
 8005370:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005372:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005376:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800537a:	f7fa ff81 	bl	8000280 <__aeabi_uldivmod>
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	4b0d      	ldr	r3, [pc, #52]	; (80053b8 <UART_SetConfig+0x2d4>)
 8005384:	fba3 1302 	umull	r1, r3, r3, r2
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	2164      	movs	r1, #100	; 0x64
 800538c:	fb01 f303 	mul.w	r3, r1, r3
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	3332      	adds	r3, #50	; 0x32
 8005396:	4a08      	ldr	r2, [pc, #32]	; (80053b8 <UART_SetConfig+0x2d4>)
 8005398:	fba2 2303 	umull	r2, r3, r2, r3
 800539c:	095b      	lsrs	r3, r3, #5
 800539e:	f003 0207 	and.w	r2, r3, #7
 80053a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4422      	add	r2, r4
 80053aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053ac:	e106      	b.n	80055bc <UART_SetConfig+0x4d8>
 80053ae:	bf00      	nop
 80053b0:	40011000 	.word	0x40011000
 80053b4:	40011400 	.word	0x40011400
 80053b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053c0:	2200      	movs	r2, #0
 80053c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80053c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80053ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80053ce:	4642      	mov	r2, r8
 80053d0:	464b      	mov	r3, r9
 80053d2:	1891      	adds	r1, r2, r2
 80053d4:	6239      	str	r1, [r7, #32]
 80053d6:	415b      	adcs	r3, r3
 80053d8:	627b      	str	r3, [r7, #36]	; 0x24
 80053da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053de:	4641      	mov	r1, r8
 80053e0:	1854      	adds	r4, r2, r1
 80053e2:	4649      	mov	r1, r9
 80053e4:	eb43 0501 	adc.w	r5, r3, r1
 80053e8:	f04f 0200 	mov.w	r2, #0
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	00eb      	lsls	r3, r5, #3
 80053f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053f6:	00e2      	lsls	r2, r4, #3
 80053f8:	4614      	mov	r4, r2
 80053fa:	461d      	mov	r5, r3
 80053fc:	4643      	mov	r3, r8
 80053fe:	18e3      	adds	r3, r4, r3
 8005400:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005404:	464b      	mov	r3, r9
 8005406:	eb45 0303 	adc.w	r3, r5, r3
 800540a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800540e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800541a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800541e:	f04f 0200 	mov.w	r2, #0
 8005422:	f04f 0300 	mov.w	r3, #0
 8005426:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800542a:	4629      	mov	r1, r5
 800542c:	008b      	lsls	r3, r1, #2
 800542e:	4621      	mov	r1, r4
 8005430:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005434:	4621      	mov	r1, r4
 8005436:	008a      	lsls	r2, r1, #2
 8005438:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800543c:	f7fa ff20 	bl	8000280 <__aeabi_uldivmod>
 8005440:	4602      	mov	r2, r0
 8005442:	460b      	mov	r3, r1
 8005444:	4b60      	ldr	r3, [pc, #384]	; (80055c8 <UART_SetConfig+0x4e4>)
 8005446:	fba3 2302 	umull	r2, r3, r3, r2
 800544a:	095b      	lsrs	r3, r3, #5
 800544c:	011c      	lsls	r4, r3, #4
 800544e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005452:	2200      	movs	r2, #0
 8005454:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005458:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800545c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005460:	4642      	mov	r2, r8
 8005462:	464b      	mov	r3, r9
 8005464:	1891      	adds	r1, r2, r2
 8005466:	61b9      	str	r1, [r7, #24]
 8005468:	415b      	adcs	r3, r3
 800546a:	61fb      	str	r3, [r7, #28]
 800546c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005470:	4641      	mov	r1, r8
 8005472:	1851      	adds	r1, r2, r1
 8005474:	6139      	str	r1, [r7, #16]
 8005476:	4649      	mov	r1, r9
 8005478:	414b      	adcs	r3, r1
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	f04f 0200 	mov.w	r2, #0
 8005480:	f04f 0300 	mov.w	r3, #0
 8005484:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005488:	4659      	mov	r1, fp
 800548a:	00cb      	lsls	r3, r1, #3
 800548c:	4651      	mov	r1, sl
 800548e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005492:	4651      	mov	r1, sl
 8005494:	00ca      	lsls	r2, r1, #3
 8005496:	4610      	mov	r0, r2
 8005498:	4619      	mov	r1, r3
 800549a:	4603      	mov	r3, r0
 800549c:	4642      	mov	r2, r8
 800549e:	189b      	adds	r3, r3, r2
 80054a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80054a4:	464b      	mov	r3, r9
 80054a6:	460a      	mov	r2, r1
 80054a8:	eb42 0303 	adc.w	r3, r2, r3
 80054ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80054ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	f04f 0300 	mov.w	r3, #0
 80054c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80054c8:	4649      	mov	r1, r9
 80054ca:	008b      	lsls	r3, r1, #2
 80054cc:	4641      	mov	r1, r8
 80054ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054d2:	4641      	mov	r1, r8
 80054d4:	008a      	lsls	r2, r1, #2
 80054d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80054da:	f7fa fed1 	bl	8000280 <__aeabi_uldivmod>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4611      	mov	r1, r2
 80054e4:	4b38      	ldr	r3, [pc, #224]	; (80055c8 <UART_SetConfig+0x4e4>)
 80054e6:	fba3 2301 	umull	r2, r3, r3, r1
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	2264      	movs	r2, #100	; 0x64
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	1acb      	subs	r3, r1, r3
 80054f4:	011b      	lsls	r3, r3, #4
 80054f6:	3332      	adds	r3, #50	; 0x32
 80054f8:	4a33      	ldr	r2, [pc, #204]	; (80055c8 <UART_SetConfig+0x4e4>)
 80054fa:	fba2 2303 	umull	r2, r3, r2, r3
 80054fe:	095b      	lsrs	r3, r3, #5
 8005500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005504:	441c      	add	r4, r3
 8005506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800550a:	2200      	movs	r2, #0
 800550c:	673b      	str	r3, [r7, #112]	; 0x70
 800550e:	677a      	str	r2, [r7, #116]	; 0x74
 8005510:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005514:	4642      	mov	r2, r8
 8005516:	464b      	mov	r3, r9
 8005518:	1891      	adds	r1, r2, r2
 800551a:	60b9      	str	r1, [r7, #8]
 800551c:	415b      	adcs	r3, r3
 800551e:	60fb      	str	r3, [r7, #12]
 8005520:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005524:	4641      	mov	r1, r8
 8005526:	1851      	adds	r1, r2, r1
 8005528:	6039      	str	r1, [r7, #0]
 800552a:	4649      	mov	r1, r9
 800552c:	414b      	adcs	r3, r1
 800552e:	607b      	str	r3, [r7, #4]
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800553c:	4659      	mov	r1, fp
 800553e:	00cb      	lsls	r3, r1, #3
 8005540:	4651      	mov	r1, sl
 8005542:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005546:	4651      	mov	r1, sl
 8005548:	00ca      	lsls	r2, r1, #3
 800554a:	4610      	mov	r0, r2
 800554c:	4619      	mov	r1, r3
 800554e:	4603      	mov	r3, r0
 8005550:	4642      	mov	r2, r8
 8005552:	189b      	adds	r3, r3, r2
 8005554:	66bb      	str	r3, [r7, #104]	; 0x68
 8005556:	464b      	mov	r3, r9
 8005558:	460a      	mov	r2, r1
 800555a:	eb42 0303 	adc.w	r3, r2, r3
 800555e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	663b      	str	r3, [r7, #96]	; 0x60
 800556a:	667a      	str	r2, [r7, #100]	; 0x64
 800556c:	f04f 0200 	mov.w	r2, #0
 8005570:	f04f 0300 	mov.w	r3, #0
 8005574:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005578:	4649      	mov	r1, r9
 800557a:	008b      	lsls	r3, r1, #2
 800557c:	4641      	mov	r1, r8
 800557e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005582:	4641      	mov	r1, r8
 8005584:	008a      	lsls	r2, r1, #2
 8005586:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800558a:	f7fa fe79 	bl	8000280 <__aeabi_uldivmod>
 800558e:	4602      	mov	r2, r0
 8005590:	460b      	mov	r3, r1
 8005592:	4b0d      	ldr	r3, [pc, #52]	; (80055c8 <UART_SetConfig+0x4e4>)
 8005594:	fba3 1302 	umull	r1, r3, r3, r2
 8005598:	095b      	lsrs	r3, r3, #5
 800559a:	2164      	movs	r1, #100	; 0x64
 800559c:	fb01 f303 	mul.w	r3, r1, r3
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	3332      	adds	r3, #50	; 0x32
 80055a6:	4a08      	ldr	r2, [pc, #32]	; (80055c8 <UART_SetConfig+0x4e4>)
 80055a8:	fba2 2303 	umull	r2, r3, r2, r3
 80055ac:	095b      	lsrs	r3, r3, #5
 80055ae:	f003 020f 	and.w	r2, r3, #15
 80055b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4422      	add	r2, r4
 80055ba:	609a      	str	r2, [r3, #8]
}
 80055bc:	bf00      	nop
 80055be:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80055c2:	46bd      	mov	sp, r7
 80055c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055c8:	51eb851f 	.word	0x51eb851f

080055cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055cc:	b084      	sub	sp, #16
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b084      	sub	sp, #16
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
 80055d6:	f107 001c 	add.w	r0, r7, #28
 80055da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80055de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d122      	bne.n	800562a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80055f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800560c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800560e:	2b01      	cmp	r3, #1
 8005610:	d105      	bne.n	800561e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f001 fbee 	bl	8006e00 <USB_CoreReset>
 8005624:	4603      	mov	r3, r0
 8005626:	73fb      	strb	r3, [r7, #15]
 8005628:	e01a      	b.n	8005660 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f001 fbe2 	bl	8006e00 <USB_CoreReset>
 800563c:	4603      	mov	r3, r0
 800563e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005642:	2b00      	cmp	r3, #0
 8005644:	d106      	bne.n	8005654 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	639a      	str	r2, [r3, #56]	; 0x38
 8005652:	e005      	b.n	8005660 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	2b01      	cmp	r3, #1
 8005664:	d10b      	bne.n	800567e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f043 0206 	orr.w	r2, r3, #6
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800567e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800568a:	b004      	add	sp, #16
 800568c:	4770      	bx	lr
	...

08005690 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	4613      	mov	r3, r2
 800569c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800569e:	79fb      	ldrb	r3, [r7, #7]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d165      	bne.n	8005770 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4a41      	ldr	r2, [pc, #260]	; (80057ac <USB_SetTurnaroundTime+0x11c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d906      	bls.n	80056ba <USB_SetTurnaroundTime+0x2a>
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4a40      	ldr	r2, [pc, #256]	; (80057b0 <USB_SetTurnaroundTime+0x120>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d202      	bcs.n	80056ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80056b4:	230f      	movs	r3, #15
 80056b6:	617b      	str	r3, [r7, #20]
 80056b8:	e062      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	4a3c      	ldr	r2, [pc, #240]	; (80057b0 <USB_SetTurnaroundTime+0x120>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d306      	bcc.n	80056d0 <USB_SetTurnaroundTime+0x40>
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	4a3b      	ldr	r2, [pc, #236]	; (80057b4 <USB_SetTurnaroundTime+0x124>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d202      	bcs.n	80056d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80056ca:	230e      	movs	r3, #14
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	e057      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4a38      	ldr	r2, [pc, #224]	; (80057b4 <USB_SetTurnaroundTime+0x124>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d306      	bcc.n	80056e6 <USB_SetTurnaroundTime+0x56>
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4a37      	ldr	r2, [pc, #220]	; (80057b8 <USB_SetTurnaroundTime+0x128>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d202      	bcs.n	80056e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80056e0:	230d      	movs	r3, #13
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	e04c      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	4a33      	ldr	r2, [pc, #204]	; (80057b8 <USB_SetTurnaroundTime+0x128>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d306      	bcc.n	80056fc <USB_SetTurnaroundTime+0x6c>
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	4a32      	ldr	r2, [pc, #200]	; (80057bc <USB_SetTurnaroundTime+0x12c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d802      	bhi.n	80056fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80056f6:	230c      	movs	r3, #12
 80056f8:	617b      	str	r3, [r7, #20]
 80056fa:	e041      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4a2f      	ldr	r2, [pc, #188]	; (80057bc <USB_SetTurnaroundTime+0x12c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d906      	bls.n	8005712 <USB_SetTurnaroundTime+0x82>
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4a2e      	ldr	r2, [pc, #184]	; (80057c0 <USB_SetTurnaroundTime+0x130>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d802      	bhi.n	8005712 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800570c:	230b      	movs	r3, #11
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	e036      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	4a2a      	ldr	r2, [pc, #168]	; (80057c0 <USB_SetTurnaroundTime+0x130>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d906      	bls.n	8005728 <USB_SetTurnaroundTime+0x98>
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	4a29      	ldr	r2, [pc, #164]	; (80057c4 <USB_SetTurnaroundTime+0x134>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d802      	bhi.n	8005728 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005722:	230a      	movs	r3, #10
 8005724:	617b      	str	r3, [r7, #20]
 8005726:	e02b      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4a26      	ldr	r2, [pc, #152]	; (80057c4 <USB_SetTurnaroundTime+0x134>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d906      	bls.n	800573e <USB_SetTurnaroundTime+0xae>
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4a25      	ldr	r2, [pc, #148]	; (80057c8 <USB_SetTurnaroundTime+0x138>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d202      	bcs.n	800573e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005738:	2309      	movs	r3, #9
 800573a:	617b      	str	r3, [r7, #20]
 800573c:	e020      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	4a21      	ldr	r2, [pc, #132]	; (80057c8 <USB_SetTurnaroundTime+0x138>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d306      	bcc.n	8005754 <USB_SetTurnaroundTime+0xc4>
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	4a20      	ldr	r2, [pc, #128]	; (80057cc <USB_SetTurnaroundTime+0x13c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d802      	bhi.n	8005754 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800574e:	2308      	movs	r3, #8
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	e015      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4a1d      	ldr	r2, [pc, #116]	; (80057cc <USB_SetTurnaroundTime+0x13c>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d906      	bls.n	800576a <USB_SetTurnaroundTime+0xda>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	4a1c      	ldr	r2, [pc, #112]	; (80057d0 <USB_SetTurnaroundTime+0x140>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d202      	bcs.n	800576a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005764:	2307      	movs	r3, #7
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	e00a      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800576a:	2306      	movs	r3, #6
 800576c:	617b      	str	r3, [r7, #20]
 800576e:	e007      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005770:	79fb      	ldrb	r3, [r7, #7]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d102      	bne.n	800577c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005776:	2309      	movs	r3, #9
 8005778:	617b      	str	r3, [r7, #20]
 800577a:	e001      	b.n	8005780 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800577c:	2309      	movs	r3, #9
 800577e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	029b      	lsls	r3, r3, #10
 8005794:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005798:	431a      	orrs	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	00d8acbf 	.word	0x00d8acbf
 80057b0:	00e4e1c0 	.word	0x00e4e1c0
 80057b4:	00f42400 	.word	0x00f42400
 80057b8:	01067380 	.word	0x01067380
 80057bc:	011a499f 	.word	0x011a499f
 80057c0:	01312cff 	.word	0x01312cff
 80057c4:	014ca43f 	.word	0x014ca43f
 80057c8:	016e3600 	.word	0x016e3600
 80057cc:	01a6ab1f 	.word	0x01a6ab1f
 80057d0:	01e84800 	.word	0x01e84800

080057d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f043 0201 	orr.w	r2, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	370c      	adds	r7, #12
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b083      	sub	sp, #12
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f023 0201 	bic.w	r2, r3, #1
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005834:	78fb      	ldrb	r3, [r7, #3]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d115      	bne.n	8005866 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005846:	2001      	movs	r0, #1
 8005848:	f7fb fd90 	bl	800136c <HAL_Delay>
      ms++;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	3301      	adds	r3, #1
 8005850:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f001 fa45 	bl	8006ce2 <USB_GetMode>
 8005858:	4603      	mov	r3, r0
 800585a:	2b01      	cmp	r3, #1
 800585c:	d01e      	beq.n	800589c <USB_SetCurrentMode+0x84>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b31      	cmp	r3, #49	; 0x31
 8005862:	d9f0      	bls.n	8005846 <USB_SetCurrentMode+0x2e>
 8005864:	e01a      	b.n	800589c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005866:	78fb      	ldrb	r3, [r7, #3]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d115      	bne.n	8005898 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005878:	2001      	movs	r0, #1
 800587a:	f7fb fd77 	bl	800136c <HAL_Delay>
      ms++;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3301      	adds	r3, #1
 8005882:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f001 fa2c 	bl	8006ce2 <USB_GetMode>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <USB_SetCurrentMode+0x84>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b31      	cmp	r3, #49	; 0x31
 8005894:	d9f0      	bls.n	8005878 <USB_SetCurrentMode+0x60>
 8005896:	e001      	b.n	800589c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e005      	b.n	80058a8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b32      	cmp	r3, #50	; 0x32
 80058a0:	d101      	bne.n	80058a6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058b0:	b084      	sub	sp, #16
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b086      	sub	sp, #24
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
 80058ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80058be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80058ca:	2300      	movs	r3, #0
 80058cc:	613b      	str	r3, [r7, #16]
 80058ce:	e009      	b.n	80058e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	3340      	adds	r3, #64	; 0x40
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	2200      	movs	r2, #0
 80058dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	3301      	adds	r3, #1
 80058e2:	613b      	str	r3, [r7, #16]
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	2b0e      	cmp	r3, #14
 80058e8:	d9f2      	bls.n	80058d0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80058ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d11c      	bne.n	800592a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058fe:	f043 0302 	orr.w	r3, r3, #2
 8005902:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005908:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	639a      	str	r2, [r3, #56]	; 0x38
 8005928:	e00b      	b.n	8005942 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005948:	461a      	mov	r2, r3
 800594a:	2300      	movs	r3, #0
 800594c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005954:	4619      	mov	r1, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800595c:	461a      	mov	r2, r3
 800595e:	680b      	ldr	r3, [r1, #0]
 8005960:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	2b01      	cmp	r3, #1
 8005966:	d10c      	bne.n	8005982 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d104      	bne.n	8005978 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800596e:	2100      	movs	r1, #0
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f965 	bl	8005c40 <USB_SetDevSpeed>
 8005976:	e008      	b.n	800598a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005978:	2101      	movs	r1, #1
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f960 	bl	8005c40 <USB_SetDevSpeed>
 8005980:	e003      	b.n	800598a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005982:	2103      	movs	r1, #3
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 f95b 	bl	8005c40 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800598a:	2110      	movs	r1, #16
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f8f3 	bl	8005b78 <USB_FlushTxFifo>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f91f 	bl	8005be0 <USB_FlushRxFifo>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059b2:	461a      	mov	r2, r3
 80059b4:	2300      	movs	r3, #0
 80059b6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059be:	461a      	mov	r2, r3
 80059c0:	2300      	movs	r3, #0
 80059c2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ca:	461a      	mov	r2, r3
 80059cc:	2300      	movs	r3, #0
 80059ce:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059d0:	2300      	movs	r3, #0
 80059d2:	613b      	str	r3, [r7, #16]
 80059d4:	e043      	b.n	8005a5e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80059e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80059ec:	d118      	bne.n	8005a20 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10a      	bne.n	8005a0a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a00:	461a      	mov	r2, r3
 8005a02:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a06:	6013      	str	r3, [r2, #0]
 8005a08:	e013      	b.n	8005a32 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	015a      	lsls	r2, r3, #5
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a16:	461a      	mov	r2, r3
 8005a18:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005a1c:	6013      	str	r3, [r2, #0]
 8005a1e:	e008      	b.n	8005a32 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	2300      	movs	r3, #0
 8005a30:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	015a      	lsls	r2, r3, #5
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2300      	movs	r3, #0
 8005a42:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a50:	461a      	mov	r2, r3
 8005a52:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a56:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	613b      	str	r3, [r7, #16]
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d3b7      	bcc.n	80059d6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a66:	2300      	movs	r3, #0
 8005a68:	613b      	str	r3, [r7, #16]
 8005a6a:	e043      	b.n	8005af4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a82:	d118      	bne.n	8005ab6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10a      	bne.n	8005aa0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	015a      	lsls	r2, r3, #5
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	4413      	add	r3, r2
 8005a92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a96:	461a      	mov	r2, r3
 8005a98:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	e013      	b.n	8005ac8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005aac:	461a      	mov	r2, r3
 8005aae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	e008      	b.n	8005ac8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	015a      	lsls	r2, r3, #5
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005aec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	3301      	adds	r3, #1
 8005af2:	613b      	str	r3, [r7, #16]
 8005af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d3b7      	bcc.n	8005a6c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b0e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005b1c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d105      	bne.n	8005b30 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	f043 0210 	orr.w	r2, r3, #16
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	4b0f      	ldr	r3, [pc, #60]	; (8005b74 <USB_DevInit+0x2c4>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d005      	beq.n	8005b4e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	f043 0208 	orr.w	r2, r3, #8
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d107      	bne.n	8005b64 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b5c:	f043 0304 	orr.w	r3, r3, #4
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b70:	b004      	add	sp, #16
 8005b72:	4770      	bx	lr
 8005b74:	803c3800 	.word	0x803c3800

08005b78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4a13      	ldr	r2, [pc, #76]	; (8005bdc <USB_FlushTxFifo+0x64>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d901      	bls.n	8005b98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e01b      	b.n	8005bd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	daf2      	bge.n	8005b86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	019b      	lsls	r3, r3, #6
 8005ba8:	f043 0220 	orr.w	r2, r3, #32
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a08      	ldr	r2, [pc, #32]	; (8005bdc <USB_FlushTxFifo+0x64>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d901      	bls.n	8005bc2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e006      	b.n	8005bd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	f003 0320 	and.w	r3, r3, #32
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d0f0      	beq.n	8005bb0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr
 8005bdc:	00030d40 	.word	0x00030d40

08005be0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005be8:	2300      	movs	r3, #0
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a11      	ldr	r2, [pc, #68]	; (8005c3c <USB_FlushRxFifo+0x5c>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d901      	bls.n	8005bfe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e018      	b.n	8005c30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	daf2      	bge.n	8005bec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c06:	2300      	movs	r3, #0
 8005c08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2210      	movs	r2, #16
 8005c0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	3301      	adds	r3, #1
 8005c14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4a08      	ldr	r2, [pc, #32]	; (8005c3c <USB_FlushRxFifo+0x5c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d901      	bls.n	8005c22 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e006      	b.n	8005c30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	f003 0310 	and.w	r3, r3, #16
 8005c2a:	2b10      	cmp	r3, #16
 8005c2c:	d0f0      	beq.n	8005c10 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3714      	adds	r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	00030d40 	.word	0x00030d40

08005c40 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	68f9      	ldr	r1, [r7, #12]
 8005c5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c60:	4313      	orrs	r3, r2
 8005c62:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b087      	sub	sp, #28
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 0306 	and.w	r3, r3, #6
 8005c8a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d102      	bne.n	8005c98 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005c92:	2300      	movs	r3, #0
 8005c94:	75fb      	strb	r3, [r7, #23]
 8005c96:	e00a      	b.n	8005cae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d002      	beq.n	8005ca4 <USB_GetDevSpeed+0x32>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2b06      	cmp	r3, #6
 8005ca2:	d102      	bne.n	8005caa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	75fb      	strb	r3, [r7, #23]
 8005ca8:	e001      	b.n	8005cae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005caa:	230f      	movs	r3, #15
 8005cac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	371c      	adds	r7, #28
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	785b      	ldrb	r3, [r3, #1]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d13a      	bne.n	8005d4e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cde:	69da      	ldr	r2, [r3, #28]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	f003 030f 	and.w	r3, r3, #15
 8005ce8:	2101      	movs	r1, #1
 8005cea:	fa01 f303 	lsl.w	r3, r1, r3
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	68f9      	ldr	r1, [r7, #12]
 8005cf2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d155      	bne.n	8005dbc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	791b      	ldrb	r3, [r3, #4]
 8005d2a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d2c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	059b      	lsls	r3, r3, #22
 8005d32:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d34:	4313      	orrs	r3, r2
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	0151      	lsls	r1, r2, #5
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	440a      	add	r2, r1
 8005d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	e036      	b.n	8005dbc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d54:	69da      	ldr	r2, [r3, #28]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	2101      	movs	r1, #1
 8005d60:	fa01 f303 	lsl.w	r3, r1, r3
 8005d64:	041b      	lsls	r3, r3, #16
 8005d66:	68f9      	ldr	r1, [r7, #12]
 8005d68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d11a      	bne.n	8005dbc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	791b      	ldrb	r3, [r3, #4]
 8005da0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005da2:	430b      	orrs	r3, r1
 8005da4:	4313      	orrs	r3, r2
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	0151      	lsls	r1, r2, #5
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	440a      	add	r2, r1
 8005dae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005db6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
	...

08005dcc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	785b      	ldrb	r3, [r3, #1]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d161      	bne.n	8005eac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005dfe:	d11f      	bne.n	8005e40 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	015a      	lsls	r2, r3, #5
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	0151      	lsls	r1, r2, #5
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	440a      	add	r2, r1
 8005e16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005e1e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	0151      	lsls	r1, r2, #5
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	440a      	add	r2, r1
 8005e36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	2101      	movs	r1, #1
 8005e52:	fa01 f303 	lsl.w	r3, r1, r3
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	43db      	mvns	r3, r3
 8005e5a:	68f9      	ldr	r1, [r7, #12]
 8005e5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e60:	4013      	ands	r3, r2
 8005e62:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	2101      	movs	r1, #1
 8005e76:	fa01 f303 	lsl.w	r3, r1, r3
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	43db      	mvns	r3, r3
 8005e7e:	68f9      	ldr	r1, [r7, #12]
 8005e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e84:	4013      	ands	r3, r2
 8005e86:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	015a      	lsls	r2, r3, #5
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	4413      	add	r3, r2
 8005e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	0159      	lsls	r1, r3, #5
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	440b      	add	r3, r1
 8005e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4b35      	ldr	r3, [pc, #212]	; (8005f7c <USB_DeactivateEndpoint+0x1b0>)
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	600b      	str	r3, [r1, #0]
 8005eaa:	e060      	b.n	8005f6e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ebe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ec2:	d11f      	bne.n	8005f04 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	015a      	lsls	r2, r3, #5
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4413      	add	r3, r2
 8005ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68ba      	ldr	r2, [r7, #8]
 8005ed4:	0151      	lsls	r1, r2, #5
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	440a      	add	r2, r1
 8005eda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ede:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ee2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	0151      	lsls	r1, r2, #5
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	440a      	add	r2, r1
 8005efa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005efe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	2101      	movs	r1, #1
 8005f16:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1a:	041b      	lsls	r3, r3, #16
 8005f1c:	43db      	mvns	r3, r3
 8005f1e:	68f9      	ldr	r1, [r7, #12]
 8005f20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f24:	4013      	ands	r3, r2
 8005f26:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	f003 030f 	and.w	r3, r3, #15
 8005f38:	2101      	movs	r1, #1
 8005f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3e:	041b      	lsls	r3, r3, #16
 8005f40:	43db      	mvns	r3, r3
 8005f42:	68f9      	ldr	r1, [r7, #12]
 8005f44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f48:	4013      	ands	r3, r2
 8005f4a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	0159      	lsls	r1, r3, #5
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	440b      	add	r3, r1
 8005f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f66:	4619      	mov	r1, r3
 8005f68:	4b05      	ldr	r3, [pc, #20]	; (8005f80 <USB_DeactivateEndpoint+0x1b4>)
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	ec337800 	.word	0xec337800
 8005f80:	eff37800 	.word	0xeff37800

08005f84 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b08a      	sub	sp, #40	; 0x28
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	785b      	ldrb	r3, [r3, #1]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	f040 815c 	bne.w	800625e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d132      	bne.n	8006014 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	015a      	lsls	r2, r3, #5
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	0151      	lsls	r1, r2, #5
 8005fc0:	69fa      	ldr	r2, [r7, #28]
 8005fc2:	440a      	add	r2, r1
 8005fc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fc8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005fcc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005fd0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	69ba      	ldr	r2, [r7, #24]
 8005fe2:	0151      	lsls	r1, r2, #5
 8005fe4:	69fa      	ldr	r2, [r7, #28]
 8005fe6:	440a      	add	r2, r1
 8005fe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ff0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	0151      	lsls	r1, r2, #5
 8006004:	69fa      	ldr	r2, [r7, #28]
 8006006:	440a      	add	r2, r1
 8006008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800600c:	0cdb      	lsrs	r3, r3, #19
 800600e:	04db      	lsls	r3, r3, #19
 8006010:	6113      	str	r3, [r2, #16]
 8006012:	e074      	b.n	80060fe <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	015a      	lsls	r2, r3, #5
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	4413      	add	r3, r2
 800601c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	0151      	lsls	r1, r2, #5
 8006026:	69fa      	ldr	r2, [r7, #28]
 8006028:	440a      	add	r2, r1
 800602a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800602e:	0cdb      	lsrs	r3, r3, #19
 8006030:	04db      	lsls	r3, r3, #19
 8006032:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	015a      	lsls	r2, r3, #5
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	4413      	add	r3, r2
 800603c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	0151      	lsls	r1, r2, #5
 8006046:	69fa      	ldr	r2, [r7, #28]
 8006048:	440a      	add	r2, r1
 800604a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800604e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006052:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006056:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	015a      	lsls	r2, r3, #5
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	4413      	add	r3, r2
 8006060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006064:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	6999      	ldr	r1, [r3, #24]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	440b      	add	r3, r1
 8006070:	1e59      	subs	r1, r3, #1
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	fbb1 f3f3 	udiv	r3, r1, r3
 800607a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800607c:	4b9d      	ldr	r3, [pc, #628]	; (80062f4 <USB_EPStartXfer+0x370>)
 800607e:	400b      	ands	r3, r1
 8006080:	69b9      	ldr	r1, [r7, #24]
 8006082:	0148      	lsls	r0, r1, #5
 8006084:	69f9      	ldr	r1, [r7, #28]
 8006086:	4401      	add	r1, r0
 8006088:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800608c:	4313      	orrs	r3, r2
 800608e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	015a      	lsls	r2, r3, #5
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	4413      	add	r3, r2
 8006098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800609c:	691a      	ldr	r2, [r3, #16]
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a6:	69b9      	ldr	r1, [r7, #24]
 80060a8:	0148      	lsls	r0, r1, #5
 80060aa:	69f9      	ldr	r1, [r7, #28]
 80060ac:	4401      	add	r1, r0
 80060ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80060b2:	4313      	orrs	r3, r2
 80060b4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	791b      	ldrb	r3, [r3, #4]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d11f      	bne.n	80060fe <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	69fa      	ldr	r2, [r7, #28]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060d8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80060dc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	0151      	lsls	r1, r2, #5
 80060f0:	69fa      	ldr	r2, [r7, #28]
 80060f2:	440a      	add	r2, r1
 80060f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80060fc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80060fe:	79fb      	ldrb	r3, [r7, #7]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d14b      	bne.n	800619c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d009      	beq.n	8006120 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006118:	461a      	mov	r2, r3
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	791b      	ldrb	r3, [r3, #4]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d128      	bne.n	800617a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006134:	2b00      	cmp	r3, #0
 8006136:	d110      	bne.n	800615a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	0151      	lsls	r1, r2, #5
 800614a:	69fa      	ldr	r2, [r7, #28]
 800614c:	440a      	add	r2, r1
 800614e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006152:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	e00f      	b.n	800617a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	4413      	add	r3, r2
 8006162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	69ba      	ldr	r2, [r7, #24]
 800616a:	0151      	lsls	r1, r2, #5
 800616c:	69fa      	ldr	r2, [r7, #28]
 800616e:	440a      	add	r2, r1
 8006170:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006178:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	015a      	lsls	r2, r3, #5
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	4413      	add	r3, r2
 8006182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	0151      	lsls	r1, r2, #5
 800618c:	69fa      	ldr	r2, [r7, #28]
 800618e:	440a      	add	r2, r1
 8006190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006194:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006198:	6013      	str	r3, [r2, #0]
 800619a:	e133      	b.n	8006404 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	0151      	lsls	r1, r2, #5
 80061ae:	69fa      	ldr	r2, [r7, #28]
 80061b0:	440a      	add	r2, r1
 80061b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80061ba:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	791b      	ldrb	r3, [r3, #4]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d015      	beq.n	80061f0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 811b 	beq.w	8006404 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	2101      	movs	r1, #1
 80061e0:	fa01 f303 	lsl.w	r3, r1, r3
 80061e4:	69f9      	ldr	r1, [r7, #28]
 80061e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061ea:	4313      	orrs	r3, r2
 80061ec:	634b      	str	r3, [r1, #52]	; 0x34
 80061ee:	e109      	b.n	8006404 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d110      	bne.n	8006222 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	4413      	add	r3, r2
 8006208:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	0151      	lsls	r1, r2, #5
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	440a      	add	r2, r1
 8006216:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800621a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800621e:	6013      	str	r3, [r2, #0]
 8006220:	e00f      	b.n	8006242 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	0151      	lsls	r1, r2, #5
 8006234:	69fa      	ldr	r2, [r7, #28]
 8006236:	440a      	add	r2, r1
 8006238:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800623c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006240:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	6919      	ldr	r1, [r3, #16]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	781a      	ldrb	r2, [r3, #0]
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	b298      	uxth	r0, r3
 8006250:	79fb      	ldrb	r3, [r7, #7]
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	4603      	mov	r3, r0
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 fade 	bl	8006818 <USB_WritePacket>
 800625c:	e0d2      	b.n	8006404 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	4413      	add	r3, r2
 8006266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	0151      	lsls	r1, r2, #5
 8006270:	69fa      	ldr	r2, [r7, #28]
 8006272:	440a      	add	r2, r1
 8006274:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006278:	0cdb      	lsrs	r3, r3, #19
 800627a:	04db      	lsls	r3, r3, #19
 800627c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	015a      	lsls	r2, r3, #5
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	4413      	add	r3, r2
 8006286:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	0151      	lsls	r1, r2, #5
 8006290:	69fa      	ldr	r2, [r7, #28]
 8006292:	440a      	add	r2, r1
 8006294:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006298:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800629c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80062a0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d126      	bne.n	80062f8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	015a      	lsls	r2, r3, #5
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062b6:	691a      	ldr	r2, [r3, #16]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062c0:	69b9      	ldr	r1, [r7, #24]
 80062c2:	0148      	lsls	r0, r1, #5
 80062c4:	69f9      	ldr	r1, [r7, #28]
 80062c6:	4401      	add	r1, r0
 80062c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80062cc:	4313      	orrs	r3, r2
 80062ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80062ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80062ee:	6113      	str	r3, [r2, #16]
 80062f0:	e03a      	b.n	8006368 <USB_EPStartXfer+0x3e4>
 80062f2:	bf00      	nop
 80062f4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	699a      	ldr	r2, [r3, #24]
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	4413      	add	r3, r2
 8006302:	1e5a      	subs	r2, r3, #1
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	fbb2 f3f3 	udiv	r3, r2, r3
 800630c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	8afa      	ldrh	r2, [r7, #22]
 8006314:	fb03 f202 	mul.w	r2, r3, r2
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006328:	691a      	ldr	r2, [r3, #16]
 800632a:	8afb      	ldrh	r3, [r7, #22]
 800632c:	04d9      	lsls	r1, r3, #19
 800632e:	4b38      	ldr	r3, [pc, #224]	; (8006410 <USB_EPStartXfer+0x48c>)
 8006330:	400b      	ands	r3, r1
 8006332:	69b9      	ldr	r1, [r7, #24]
 8006334:	0148      	lsls	r0, r1, #5
 8006336:	69f9      	ldr	r1, [r7, #28]
 8006338:	4401      	add	r1, r0
 800633a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800633e:	4313      	orrs	r3, r2
 8006340:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800634e:	691a      	ldr	r2, [r3, #16]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006358:	69b9      	ldr	r1, [r7, #24]
 800635a:	0148      	lsls	r0, r1, #5
 800635c:	69f9      	ldr	r1, [r7, #28]
 800635e:	4401      	add	r1, r0
 8006360:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006364:	4313      	orrs	r3, r2
 8006366:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006368:	79fb      	ldrb	r3, [r7, #7]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d10d      	bne.n	800638a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d009      	beq.n	800638a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	6919      	ldr	r1, [r3, #16]
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006386:	460a      	mov	r2, r1
 8006388:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	791b      	ldrb	r3, [r3, #4]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d128      	bne.n	80063e4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d110      	bne.n	80063c4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	015a      	lsls	r2, r3, #5
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	4413      	add	r3, r2
 80063aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	0151      	lsls	r1, r2, #5
 80063b4:	69fa      	ldr	r2, [r7, #28]
 80063b6:	440a      	add	r2, r1
 80063b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	e00f      	b.n	80063e4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	015a      	lsls	r2, r3, #5
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	4413      	add	r3, r2
 80063cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	0151      	lsls	r1, r2, #5
 80063d6:	69fa      	ldr	r2, [r7, #28]
 80063d8:	440a      	add	r2, r1
 80063da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063e2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	0151      	lsls	r1, r2, #5
 80063f6:	69fa      	ldr	r2, [r7, #28]
 80063f8:	440a      	add	r2, r1
 80063fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006402:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3720      	adds	r7, #32
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	1ff80000 	.word	0x1ff80000

08006414 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006414:	b480      	push	{r7}
 8006416:	b087      	sub	sp, #28
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	4613      	mov	r3, r2
 8006420:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	785b      	ldrb	r3, [r3, #1]
 8006430:	2b01      	cmp	r3, #1
 8006432:	f040 80ce 	bne.w	80065d2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	699b      	ldr	r3, [r3, #24]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d132      	bne.n	80064a4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	4413      	add	r3, r2
 8006446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	0151      	lsls	r1, r2, #5
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	440a      	add	r2, r1
 8006454:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006458:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800645c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006460:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	015a      	lsls	r2, r3, #5
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	4413      	add	r3, r2
 800646a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	0151      	lsls	r1, r2, #5
 8006474:	697a      	ldr	r2, [r7, #20]
 8006476:	440a      	add	r2, r1
 8006478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800647c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006480:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	015a      	lsls	r2, r3, #5
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	4413      	add	r3, r2
 800648a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	0151      	lsls	r1, r2, #5
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	440a      	add	r2, r1
 8006498:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800649c:	0cdb      	lsrs	r3, r3, #19
 800649e:	04db      	lsls	r3, r3, #19
 80064a0:	6113      	str	r3, [r2, #16]
 80064a2:	e04e      	b.n	8006542 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	0151      	lsls	r1, r2, #5
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	440a      	add	r2, r1
 80064ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064be:	0cdb      	lsrs	r3, r3, #19
 80064c0:	04db      	lsls	r3, r3, #19
 80064c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	015a      	lsls	r2, r3, #5
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	4413      	add	r3, r2
 80064cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	0151      	lsls	r1, r2, #5
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	440a      	add	r2, r1
 80064da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80064e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80064e6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	699a      	ldr	r2, [r3, #24]
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d903      	bls.n	80064fc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	68da      	ldr	r2, [r3, #12]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	0151      	lsls	r1, r2, #5
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	440a      	add	r2, r1
 8006512:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006516:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800651a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006528:	691a      	ldr	r2, [r3, #16]
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006532:	6939      	ldr	r1, [r7, #16]
 8006534:	0148      	lsls	r0, r1, #5
 8006536:	6979      	ldr	r1, [r7, #20]
 8006538:	4401      	add	r1, r0
 800653a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800653e:	4313      	orrs	r3, r2
 8006540:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d11e      	bne.n	8006586 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d009      	beq.n	8006564 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800655c:	461a      	mov	r2, r3
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	015a      	lsls	r2, r3, #5
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	4413      	add	r3, r2
 800656c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	693a      	ldr	r2, [r7, #16]
 8006574:	0151      	lsls	r1, r2, #5
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	440a      	add	r2, r1
 800657a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800657e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	e097      	b.n	80066b6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	4413      	add	r3, r2
 800658e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	0151      	lsls	r1, r2, #5
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	440a      	add	r2, r1
 800659c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065a0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80065a4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 8083 	beq.w	80066b6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	2101      	movs	r1, #1
 80065c2:	fa01 f303 	lsl.w	r3, r1, r3
 80065c6:	6979      	ldr	r1, [r7, #20]
 80065c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065cc:	4313      	orrs	r3, r2
 80065ce:	634b      	str	r3, [r1, #52]	; 0x34
 80065d0:	e071      	b.n	80066b6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	015a      	lsls	r2, r3, #5
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	4413      	add	r3, r2
 80065da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	0151      	lsls	r1, r2, #5
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	440a      	add	r2, r1
 80065e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ec:	0cdb      	lsrs	r3, r3, #19
 80065ee:	04db      	lsls	r3, r3, #19
 80065f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	0151      	lsls	r1, r2, #5
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	440a      	add	r2, r1
 8006608:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800660c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006610:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006614:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	4413      	add	r3, r2
 8006636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	693a      	ldr	r2, [r7, #16]
 800663e:	0151      	lsls	r1, r2, #5
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	440a      	add	r2, r1
 8006644:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006648:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800664c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	4413      	add	r3, r2
 8006656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	69db      	ldr	r3, [r3, #28]
 8006660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006664:	6939      	ldr	r1, [r7, #16]
 8006666:	0148      	lsls	r0, r1, #5
 8006668:	6979      	ldr	r1, [r7, #20]
 800666a:	4401      	add	r1, r0
 800666c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006670:	4313      	orrs	r3, r2
 8006672:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006674:	79fb      	ldrb	r3, [r7, #7]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d10d      	bne.n	8006696 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d009      	beq.n	8006696 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	6919      	ldr	r1, [r3, #16]
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	015a      	lsls	r2, r3, #5
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	4413      	add	r3, r2
 800668e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006692:	460a      	mov	r2, r1
 8006694:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	015a      	lsls	r2, r3, #5
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	4413      	add	r3, r2
 800669e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	0151      	lsls	r1, r2, #5
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	440a      	add	r2, r1
 80066ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80066b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	785b      	ldrb	r3, [r3, #1]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d14a      	bne.n	8006778 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066fa:	f040 8086 	bne.w	800680a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	7812      	ldrb	r2, [r2, #0]
 8006712:	0151      	lsls	r1, r2, #5
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	440a      	add	r2, r1
 8006718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800671c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006720:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	4413      	add	r3, r2
 800672c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	683a      	ldr	r2, [r7, #0]
 8006734:	7812      	ldrb	r2, [r2, #0]
 8006736:	0151      	lsls	r1, r2, #5
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	440a      	add	r2, r1
 800673c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006740:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006744:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	3301      	adds	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006752:	4293      	cmp	r3, r2
 8006754:	d902      	bls.n	800675c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	75fb      	strb	r3, [r7, #23]
          break;
 800675a:	e056      	b.n	800680a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	015a      	lsls	r2, r3, #5
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	4413      	add	r3, r2
 8006766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006770:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006774:	d0e7      	beq.n	8006746 <USB_EPStopXfer+0x82>
 8006776:	e048      	b.n	800680a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	4413      	add	r3, r2
 8006782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800678c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006790:	d13b      	bne.n	800680a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	4413      	add	r3, r2
 800679c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	7812      	ldrb	r2, [r2, #0]
 80067a6:	0151      	lsls	r1, r2, #5
 80067a8:	693a      	ldr	r2, [r7, #16]
 80067aa:	440a      	add	r2, r1
 80067ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80067b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	7812      	ldrb	r2, [r2, #0]
 80067ca:	0151      	lsls	r1, r2, #5
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	440a      	add	r2, r1
 80067d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3301      	adds	r3, #1
 80067de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d902      	bls.n	80067f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	75fb      	strb	r3, [r7, #23]
          break;
 80067ee:	e00c      	b.n	800680a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	015a      	lsls	r2, r3, #5
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	4413      	add	r3, r2
 80067fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006804:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006808:	d0e7      	beq.n	80067da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800680a:	7dfb      	ldrb	r3, [r7, #23]
}
 800680c:	4618      	mov	r0, r3
 800680e:	371c      	adds	r7, #28
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006818:	b480      	push	{r7}
 800681a:	b089      	sub	sp, #36	; 0x24
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	4611      	mov	r1, r2
 8006824:	461a      	mov	r2, r3
 8006826:	460b      	mov	r3, r1
 8006828:	71fb      	strb	r3, [r7, #7]
 800682a:	4613      	mov	r3, r2
 800682c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006836:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800683a:	2b00      	cmp	r3, #0
 800683c:	d123      	bne.n	8006886 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800683e:	88bb      	ldrh	r3, [r7, #4]
 8006840:	3303      	adds	r3, #3
 8006842:	089b      	lsrs	r3, r3, #2
 8006844:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006846:	2300      	movs	r3, #0
 8006848:	61bb      	str	r3, [r7, #24]
 800684a:	e018      	b.n	800687e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800684c:	79fb      	ldrb	r3, [r7, #7]
 800684e:	031a      	lsls	r2, r3, #12
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	4413      	add	r3, r2
 8006854:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006858:	461a      	mov	r2, r3
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	3301      	adds	r3, #1
 8006864:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	3301      	adds	r3, #1
 800686a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	3301      	adds	r3, #1
 8006870:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	3301      	adds	r3, #1
 8006876:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	3301      	adds	r3, #1
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	69ba      	ldr	r2, [r7, #24]
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	429a      	cmp	r2, r3
 8006884:	d3e2      	bcc.n	800684c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3724      	adds	r7, #36	; 0x24
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006894:	b480      	push	{r7}
 8006896:	b08b      	sub	sp, #44	; 0x2c
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	4613      	mov	r3, r2
 80068a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80068aa:	88fb      	ldrh	r3, [r7, #6]
 80068ac:	089b      	lsrs	r3, r3, #2
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80068b2:	88fb      	ldrh	r3, [r7, #6]
 80068b4:	f003 0303 	and.w	r3, r3, #3
 80068b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80068ba:	2300      	movs	r3, #0
 80068bc:	623b      	str	r3, [r7, #32]
 80068be:	e014      	b.n	80068ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	3301      	adds	r3, #1
 80068d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80068d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d4:	3301      	adds	r3, #1
 80068d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80068d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068da:	3301      	adds	r3, #1
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80068de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e0:	3301      	adds	r3, #1
 80068e2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	3301      	adds	r3, #1
 80068e8:	623b      	str	r3, [r7, #32]
 80068ea:	6a3a      	ldr	r2, [r7, #32]
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d3e6      	bcc.n	80068c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80068f2:	8bfb      	ldrh	r3, [r7, #30]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01e      	beq.n	8006936 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80068f8:	2300      	movs	r3, #0
 80068fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006902:	461a      	mov	r2, r3
 8006904:	f107 0310 	add.w	r3, r7, #16
 8006908:	6812      	ldr	r2, [r2, #0]
 800690a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	b2db      	uxtb	r3, r3
 8006912:	00db      	lsls	r3, r3, #3
 8006914:	fa22 f303 	lsr.w	r3, r2, r3
 8006918:	b2da      	uxtb	r2, r3
 800691a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691c:	701a      	strb	r2, [r3, #0]
      i++;
 800691e:	6a3b      	ldr	r3, [r7, #32]
 8006920:	3301      	adds	r3, #1
 8006922:	623b      	str	r3, [r7, #32]
      pDest++;
 8006924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006926:	3301      	adds	r3, #1
 8006928:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800692a:	8bfb      	ldrh	r3, [r7, #30]
 800692c:	3b01      	subs	r3, #1
 800692e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006930:	8bfb      	ldrh	r3, [r7, #30]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1ea      	bne.n	800690c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006938:	4618      	mov	r0, r3
 800693a:	372c      	adds	r7, #44	; 0x2c
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	785b      	ldrb	r3, [r3, #1]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d12c      	bne.n	80069ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	db12      	blt.n	8006998 <USB_EPSetStall+0x54>
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00f      	beq.n	8006998 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4413      	add	r3, r2
 8006980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	0151      	lsls	r1, r2, #5
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	440a      	add	r2, r1
 800698e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006992:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006996:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	015a      	lsls	r2, r3, #5
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4413      	add	r3, r2
 80069a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	0151      	lsls	r1, r2, #5
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	440a      	add	r2, r1
 80069ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80069b6:	6013      	str	r3, [r2, #0]
 80069b8:	e02b      	b.n	8006a12 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	db12      	blt.n	80069f2 <USB_EPSetStall+0xae>
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00f      	beq.n	80069f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	015a      	lsls	r2, r3, #5
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	4413      	add	r3, r2
 80069da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68ba      	ldr	r2, [r7, #8]
 80069e2:	0151      	lsls	r1, r2, #5
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	440a      	add	r2, r1
 80069e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80069f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	015a      	lsls	r2, r3, #5
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4413      	add	r3, r2
 80069fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	0151      	lsls	r1, r2, #5
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	440a      	add	r2, r1
 8006a08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	785b      	ldrb	r3, [r3, #1]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d128      	bne.n	8006a8e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	0151      	lsls	r1, r2, #5
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	440a      	add	r2, r1
 8006a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006a5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	791b      	ldrb	r3, [r3, #4]
 8006a60:	2b03      	cmp	r3, #3
 8006a62:	d003      	beq.n	8006a6c <USB_EPClearStall+0x4c>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	791b      	ldrb	r3, [r3, #4]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d138      	bne.n	8006ade <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	0151      	lsls	r1, r2, #5
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	440a      	add	r2, r1
 8006a82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	e027      	b.n	8006ade <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	0151      	lsls	r1, r2, #5
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	440a      	add	r2, r1
 8006aa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006aa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006aac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	791b      	ldrb	r3, [r3, #4]
 8006ab2:	2b03      	cmp	r3, #3
 8006ab4:	d003      	beq.n	8006abe <USB_EPClearStall+0x9e>
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	791b      	ldrb	r3, [r3, #4]
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d10f      	bne.n	8006ade <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	0151      	lsls	r1, r2, #5
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	440a      	add	r2, r1
 8006ad4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006adc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b085      	sub	sp, #20
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	460b      	mov	r3, r1
 8006af6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b0a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006b0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	78fb      	ldrb	r3, [r7, #3]
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006b20:	68f9      	ldr	r1, [r7, #12]
 8006b22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b26:	4313      	orrs	r3, r2
 8006b28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3714      	adds	r7, #20
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006b52:	f023 0303 	bic.w	r3, r3, #3
 8006b56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b66:	f023 0302 	bic.w	r3, r3, #2
 8006b6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b085      	sub	sp, #20
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006b94:	f023 0303 	bic.w	r3, r3, #3
 8006b98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ba8:	f043 0302 	orr.w	r3, r3, #2
 8006bac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3714      	adds	r7, #20
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	4013      	ands	r3, r2
 8006c04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	0c1b      	lsrs	r3, r3, #16
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr

08006c16 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c16:	b480      	push	{r7}
 8006c18:	b085      	sub	sp, #20
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c32:	69db      	ldr	r3, [r3, #28]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	4013      	ands	r3, r2
 8006c38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	b29b      	uxth	r3, r3
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b085      	sub	sp, #20
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	460b      	mov	r3, r1
 8006c54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006c5a:	78fb      	ldrb	r3, [r7, #3]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	68ba      	ldr	r2, [r7, #8]
 8006c74:	4013      	ands	r3, r2
 8006c76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006c78:	68bb      	ldr	r3, [r7, #8]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr

08006c86 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c86:	b480      	push	{r7}
 8006c88:	b087      	sub	sp, #28
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
 8006c8e:	460b      	mov	r3, r1
 8006c90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ca8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006caa:	78fb      	ldrb	r3, [r7, #3]
 8006cac:	f003 030f 	and.w	r3, r3, #15
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb6:	01db      	lsls	r3, r3, #7
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006cc0:	78fb      	ldrb	r3, [r7, #3]
 8006cc2:	015a      	lsls	r2, r3, #5
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006cd4:	68bb      	ldr	r3, [r7, #8]
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	371c      	adds	r7, #28
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b083      	sub	sp, #12
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	f003 0301 	and.w	r3, r3, #1
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b085      	sub	sp, #20
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d18:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006d1c:	f023 0307 	bic.w	r3, r3, #7
 8006d20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3714      	adds	r7, #20
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	333c      	adds	r3, #60	; 0x3c
 8006d5a:	3304      	adds	r3, #4
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	4a26      	ldr	r2, [pc, #152]	; (8006dfc <USB_EP0_OutStart+0xb8>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d90a      	bls.n	8006d7e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d78:	d101      	bne.n	8006d7e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	e037      	b.n	8006dee <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d84:	461a      	mov	r2, r3
 8006d86:	2300      	movs	r3, #0
 8006d88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dac:	f043 0318 	orr.w	r3, r3, #24
 8006db0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dc0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006dc4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006dc6:	7afb      	ldrb	r3, [r7, #11]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d10f      	bne.n	8006dec <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006de6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006dea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	371c      	adds	r7, #28
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	4f54300a 	.word	0x4f54300a

08006e00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4a13      	ldr	r2, [pc, #76]	; (8006e64 <USB_CoreReset+0x64>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d901      	bls.n	8006e1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e01b      	b.n	8006e56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	daf2      	bge.n	8006e0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e26:	2300      	movs	r3, #0
 8006e28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	f043 0201 	orr.w	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4a09      	ldr	r2, [pc, #36]	; (8006e64 <USB_CoreReset+0x64>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d901      	bls.n	8006e48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e006      	b.n	8006e56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d0f0      	beq.n	8006e36 <USB_CoreReset+0x36>

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	00030d40 	.word	0x00030d40

08006e68 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	460b      	mov	r3, r1
 8006e72:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e74:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006e78:	f002 fcc4 	bl	8009804 <USBD_static_malloc>
 8006e7c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d109      	bne.n	8006e98 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	32b0      	adds	r2, #176	; 0xb0
 8006e8e:	2100      	movs	r1, #0
 8006e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006e94:	2302      	movs	r3, #2
 8006e96:	e0d4      	b.n	8007042 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006e98:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006e9c:	2100      	movs	r1, #0
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f002 fda4 	bl	80099ec <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	32b0      	adds	r2, #176	; 0xb0
 8006eae:	68f9      	ldr	r1, [r7, #12]
 8006eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	32b0      	adds	r2, #176	; 0xb0
 8006ebe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	7c1b      	ldrb	r3, [r3, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d138      	bne.n	8006f42 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ed0:	4b5e      	ldr	r3, [pc, #376]	; (800704c <USBD_CDC_Init+0x1e4>)
 8006ed2:	7819      	ldrb	r1, [r3, #0]
 8006ed4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ed8:	2202      	movs	r2, #2
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f002 fb6f 	bl	80095be <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006ee0:	4b5a      	ldr	r3, [pc, #360]	; (800704c <USBD_CDC_Init+0x1e4>)
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	f003 020f 	and.w	r2, r3, #15
 8006ee8:	6879      	ldr	r1, [r7, #4]
 8006eea:	4613      	mov	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4413      	add	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	440b      	add	r3, r1
 8006ef4:	3324      	adds	r3, #36	; 0x24
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006efa:	4b55      	ldr	r3, [pc, #340]	; (8007050 <USBD_CDC_Init+0x1e8>)
 8006efc:	7819      	ldrb	r1, [r3, #0]
 8006efe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f02:	2202      	movs	r2, #2
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f002 fb5a 	bl	80095be <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f0a:	4b51      	ldr	r3, [pc, #324]	; (8007050 <USBD_CDC_Init+0x1e8>)
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	f003 020f 	and.w	r2, r3, #15
 8006f12:	6879      	ldr	r1, [r7, #4]
 8006f14:	4613      	mov	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	440b      	add	r3, r1
 8006f1e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006f22:	2201      	movs	r2, #1
 8006f24:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006f26:	4b4b      	ldr	r3, [pc, #300]	; (8007054 <USBD_CDC_Init+0x1ec>)
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	f003 020f 	and.w	r2, r3, #15
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	440b      	add	r3, r1
 8006f3a:	3326      	adds	r3, #38	; 0x26
 8006f3c:	2210      	movs	r2, #16
 8006f3e:	801a      	strh	r2, [r3, #0]
 8006f40:	e035      	b.n	8006fae <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006f42:	4b42      	ldr	r3, [pc, #264]	; (800704c <USBD_CDC_Init+0x1e4>)
 8006f44:	7819      	ldrb	r1, [r3, #0]
 8006f46:	2340      	movs	r3, #64	; 0x40
 8006f48:	2202      	movs	r2, #2
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f002 fb37 	bl	80095be <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006f50:	4b3e      	ldr	r3, [pc, #248]	; (800704c <USBD_CDC_Init+0x1e4>)
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	f003 020f 	and.w	r2, r3, #15
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	4413      	add	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	3324      	adds	r3, #36	; 0x24
 8006f66:	2201      	movs	r2, #1
 8006f68:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f6a:	4b39      	ldr	r3, [pc, #228]	; (8007050 <USBD_CDC_Init+0x1e8>)
 8006f6c:	7819      	ldrb	r1, [r3, #0]
 8006f6e:	2340      	movs	r3, #64	; 0x40
 8006f70:	2202      	movs	r2, #2
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f002 fb23 	bl	80095be <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f78:	4b35      	ldr	r3, [pc, #212]	; (8007050 <USBD_CDC_Init+0x1e8>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	f003 020f 	and.w	r2, r3, #15
 8006f80:	6879      	ldr	r1, [r7, #4]
 8006f82:	4613      	mov	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4413      	add	r3, r2
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	440b      	add	r3, r1
 8006f8c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006f90:	2201      	movs	r2, #1
 8006f92:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006f94:	4b2f      	ldr	r3, [pc, #188]	; (8007054 <USBD_CDC_Init+0x1ec>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	f003 020f 	and.w	r2, r3, #15
 8006f9c:	6879      	ldr	r1, [r7, #4]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	440b      	add	r3, r1
 8006fa8:	3326      	adds	r3, #38	; 0x26
 8006faa:	2210      	movs	r2, #16
 8006fac:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006fae:	4b29      	ldr	r3, [pc, #164]	; (8007054 <USBD_CDC_Init+0x1ec>)
 8006fb0:	7819      	ldrb	r1, [r3, #0]
 8006fb2:	2308      	movs	r3, #8
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f002 fb01 	bl	80095be <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006fbc:	4b25      	ldr	r3, [pc, #148]	; (8007054 <USBD_CDC_Init+0x1ec>)
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	f003 020f 	and.w	r2, r3, #15
 8006fc4:	6879      	ldr	r1, [r7, #4]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4413      	add	r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	440b      	add	r3, r1
 8006fd0:	3324      	adds	r3, #36	; 0x24
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	33b0      	adds	r3, #176	; 0xb0
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	4413      	add	r3, r2
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007008:	2b00      	cmp	r3, #0
 800700a:	d101      	bne.n	8007010 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800700c:	2302      	movs	r3, #2
 800700e:	e018      	b.n	8007042 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	7c1b      	ldrb	r3, [r3, #16]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10a      	bne.n	800702e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007018:	4b0d      	ldr	r3, [pc, #52]	; (8007050 <USBD_CDC_Init+0x1e8>)
 800701a:	7819      	ldrb	r1, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007022:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f002 fbb8 	bl	800979c <USBD_LL_PrepareReceive>
 800702c:	e008      	b.n	8007040 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800702e:	4b08      	ldr	r3, [pc, #32]	; (8007050 <USBD_CDC_Init+0x1e8>)
 8007030:	7819      	ldrb	r1, [r3, #0]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007038:	2340      	movs	r3, #64	; 0x40
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f002 fbae 	bl	800979c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	200000a3 	.word	0x200000a3
 8007050:	200000a4 	.word	0x200000a4
 8007054:	200000a5 	.word	0x200000a5

08007058 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	460b      	mov	r3, r1
 8007062:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007064:	4b3a      	ldr	r3, [pc, #232]	; (8007150 <USBD_CDC_DeInit+0xf8>)
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	4619      	mov	r1, r3
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f002 facd 	bl	800960a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007070:	4b37      	ldr	r3, [pc, #220]	; (8007150 <USBD_CDC_DeInit+0xf8>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	f003 020f 	and.w	r2, r3, #15
 8007078:	6879      	ldr	r1, [r7, #4]
 800707a:	4613      	mov	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	4413      	add	r3, r2
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	440b      	add	r3, r1
 8007084:	3324      	adds	r3, #36	; 0x24
 8007086:	2200      	movs	r2, #0
 8007088:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800708a:	4b32      	ldr	r3, [pc, #200]	; (8007154 <USBD_CDC_DeInit+0xfc>)
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f002 faba 	bl	800960a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007096:	4b2f      	ldr	r3, [pc, #188]	; (8007154 <USBD_CDC_DeInit+0xfc>)
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	f003 020f 	and.w	r2, r3, #15
 800709e:	6879      	ldr	r1, [r7, #4]
 80070a0:	4613      	mov	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	440b      	add	r3, r1
 80070aa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80070ae:	2200      	movs	r2, #0
 80070b0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80070b2:	4b29      	ldr	r3, [pc, #164]	; (8007158 <USBD_CDC_DeInit+0x100>)
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	4619      	mov	r1, r3
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f002 faa6 	bl	800960a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80070be:	4b26      	ldr	r3, [pc, #152]	; (8007158 <USBD_CDC_DeInit+0x100>)
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	f003 020f 	and.w	r2, r3, #15
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	4613      	mov	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	440b      	add	r3, r1
 80070d2:	3324      	adds	r3, #36	; 0x24
 80070d4:	2200      	movs	r2, #0
 80070d6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80070d8:	4b1f      	ldr	r3, [pc, #124]	; (8007158 <USBD_CDC_DeInit+0x100>)
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	f003 020f 	and.w	r2, r3, #15
 80070e0:	6879      	ldr	r1, [r7, #4]
 80070e2:	4613      	mov	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4413      	add	r3, r2
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	440b      	add	r3, r1
 80070ec:	3326      	adds	r3, #38	; 0x26
 80070ee:	2200      	movs	r2, #0
 80070f0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	32b0      	adds	r2, #176	; 0xb0
 80070fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01f      	beq.n	8007144 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	33b0      	adds	r3, #176	; 0xb0
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	32b0      	adds	r2, #176	; 0xb0
 8007122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007126:	4618      	mov	r0, r3
 8007128:	f002 fb7a 	bl	8009820 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	32b0      	adds	r2, #176	; 0xb0
 8007136:	2100      	movs	r1, #0
 8007138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3708      	adds	r7, #8
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	200000a3 	.word	0x200000a3
 8007154:	200000a4 	.word	0x200000a4
 8007158:	200000a5 	.word	0x200000a5

0800715c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	32b0      	adds	r2, #176	; 0xb0
 8007170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007174:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800717e:	2300      	movs	r3, #0
 8007180:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d101      	bne.n	800718c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007188:	2303      	movs	r3, #3
 800718a:	e0bf      	b.n	800730c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007194:	2b00      	cmp	r3, #0
 8007196:	d050      	beq.n	800723a <USBD_CDC_Setup+0xde>
 8007198:	2b20      	cmp	r3, #32
 800719a:	f040 80af 	bne.w	80072fc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	88db      	ldrh	r3, [r3, #6]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d03a      	beq.n	800721c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	b25b      	sxtb	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	da1b      	bge.n	80071e8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	33b0      	adds	r3, #176	; 0xb0
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4413      	add	r3, r2
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80071c6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071c8:	683a      	ldr	r2, [r7, #0]
 80071ca:	88d2      	ldrh	r2, [r2, #6]
 80071cc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	88db      	ldrh	r3, [r3, #6]
 80071d2:	2b07      	cmp	r3, #7
 80071d4:	bf28      	it	cs
 80071d6:	2307      	movcs	r3, #7
 80071d8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	89fa      	ldrh	r2, [r7, #14]
 80071de:	4619      	mov	r1, r3
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 fd89 	bl	8008cf8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80071e6:	e090      	b.n	800730a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	785a      	ldrb	r2, [r3, #1]
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	88db      	ldrh	r3, [r3, #6]
 80071f6:	2b3f      	cmp	r3, #63	; 0x3f
 80071f8:	d803      	bhi.n	8007202 <USBD_CDC_Setup+0xa6>
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	88db      	ldrh	r3, [r3, #6]
 80071fe:	b2da      	uxtb	r2, r3
 8007200:	e000      	b.n	8007204 <USBD_CDC_Setup+0xa8>
 8007202:	2240      	movs	r2, #64	; 0x40
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800720a:	6939      	ldr	r1, [r7, #16]
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007212:	461a      	mov	r2, r3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f001 fd9b 	bl	8008d50 <USBD_CtlPrepareRx>
      break;
 800721a:	e076      	b.n	800730a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	33b0      	adds	r3, #176	; 0xb0
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	7850      	ldrb	r0, [r2, #1]
 8007232:	2200      	movs	r2, #0
 8007234:	6839      	ldr	r1, [r7, #0]
 8007236:	4798      	blx	r3
      break;
 8007238:	e067      	b.n	800730a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	785b      	ldrb	r3, [r3, #1]
 800723e:	2b0b      	cmp	r3, #11
 8007240:	d851      	bhi.n	80072e6 <USBD_CDC_Setup+0x18a>
 8007242:	a201      	add	r2, pc, #4	; (adr r2, 8007248 <USBD_CDC_Setup+0xec>)
 8007244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007248:	08007279 	.word	0x08007279
 800724c:	080072f5 	.word	0x080072f5
 8007250:	080072e7 	.word	0x080072e7
 8007254:	080072e7 	.word	0x080072e7
 8007258:	080072e7 	.word	0x080072e7
 800725c:	080072e7 	.word	0x080072e7
 8007260:	080072e7 	.word	0x080072e7
 8007264:	080072e7 	.word	0x080072e7
 8007268:	080072e7 	.word	0x080072e7
 800726c:	080072e7 	.word	0x080072e7
 8007270:	080072a3 	.word	0x080072a3
 8007274:	080072cd 	.word	0x080072cd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b03      	cmp	r3, #3
 8007282:	d107      	bne.n	8007294 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007284:	f107 030a 	add.w	r3, r7, #10
 8007288:	2202      	movs	r2, #2
 800728a:	4619      	mov	r1, r3
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f001 fd33 	bl	8008cf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007292:	e032      	b.n	80072fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007294:	6839      	ldr	r1, [r7, #0]
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f001 fcbd 	bl	8008c16 <USBD_CtlError>
            ret = USBD_FAIL;
 800729c:	2303      	movs	r3, #3
 800729e:	75fb      	strb	r3, [r7, #23]
          break;
 80072a0:	e02b      	b.n	80072fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b03      	cmp	r3, #3
 80072ac:	d107      	bne.n	80072be <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80072ae:	f107 030d 	add.w	r3, r7, #13
 80072b2:	2201      	movs	r2, #1
 80072b4:	4619      	mov	r1, r3
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f001 fd1e 	bl	8008cf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80072bc:	e01d      	b.n	80072fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80072be:	6839      	ldr	r1, [r7, #0]
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f001 fca8 	bl	8008c16 <USBD_CtlError>
            ret = USBD_FAIL;
 80072c6:	2303      	movs	r3, #3
 80072c8:	75fb      	strb	r3, [r7, #23]
          break;
 80072ca:	e016      	b.n	80072fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	2b03      	cmp	r3, #3
 80072d6:	d00f      	beq.n	80072f8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80072d8:	6839      	ldr	r1, [r7, #0]
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f001 fc9b 	bl	8008c16 <USBD_CtlError>
            ret = USBD_FAIL;
 80072e0:	2303      	movs	r3, #3
 80072e2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80072e4:	e008      	b.n	80072f8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f001 fc94 	bl	8008c16 <USBD_CtlError>
          ret = USBD_FAIL;
 80072ee:	2303      	movs	r3, #3
 80072f0:	75fb      	strb	r3, [r7, #23]
          break;
 80072f2:	e002      	b.n	80072fa <USBD_CDC_Setup+0x19e>
          break;
 80072f4:	bf00      	nop
 80072f6:	e008      	b.n	800730a <USBD_CDC_Setup+0x1ae>
          break;
 80072f8:	bf00      	nop
      }
      break;
 80072fa:	e006      	b.n	800730a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80072fc:	6839      	ldr	r1, [r7, #0]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f001 fc89 	bl	8008c16 <USBD_CtlError>
      ret = USBD_FAIL;
 8007304:	2303      	movs	r3, #3
 8007306:	75fb      	strb	r3, [r7, #23]
      break;
 8007308:	bf00      	nop
  }

  return (uint8_t)ret;
 800730a:	7dfb      	ldrb	r3, [r7, #23]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3718      	adds	r7, #24
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007326:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	32b0      	adds	r2, #176	; 0xb0
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d101      	bne.n	800733e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800733a:	2303      	movs	r3, #3
 800733c:	e065      	b.n	800740a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	32b0      	adds	r2, #176	; 0xb0
 8007348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800734c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800734e:	78fb      	ldrb	r3, [r7, #3]
 8007350:	f003 020f 	and.w	r2, r3, #15
 8007354:	6879      	ldr	r1, [r7, #4]
 8007356:	4613      	mov	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	440b      	add	r3, r1
 8007360:	3318      	adds	r3, #24
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d02f      	beq.n	80073c8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007368:	78fb      	ldrb	r3, [r7, #3]
 800736a:	f003 020f 	and.w	r2, r3, #15
 800736e:	6879      	ldr	r1, [r7, #4]
 8007370:	4613      	mov	r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	4413      	add	r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	440b      	add	r3, r1
 800737a:	3318      	adds	r3, #24
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	78fb      	ldrb	r3, [r7, #3]
 8007380:	f003 010f 	and.w	r1, r3, #15
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	460b      	mov	r3, r1
 8007388:	00db      	lsls	r3, r3, #3
 800738a:	440b      	add	r3, r1
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4403      	add	r3, r0
 8007390:	3348      	adds	r3, #72	; 0x48
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	fbb2 f1f3 	udiv	r1, r2, r3
 8007398:	fb01 f303 	mul.w	r3, r1, r3
 800739c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d112      	bne.n	80073c8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80073a2:	78fb      	ldrb	r3, [r7, #3]
 80073a4:	f003 020f 	and.w	r2, r3, #15
 80073a8:	6879      	ldr	r1, [r7, #4]
 80073aa:	4613      	mov	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	440b      	add	r3, r1
 80073b4:	3318      	adds	r3, #24
 80073b6:	2200      	movs	r2, #0
 80073b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80073ba:	78f9      	ldrb	r1, [r7, #3]
 80073bc:	2300      	movs	r3, #0
 80073be:	2200      	movs	r2, #0
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f002 f9ca 	bl	800975a <USBD_LL_Transmit>
 80073c6:	e01f      	b.n	8007408 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	33b0      	adds	r3, #176	; 0xb0
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d010      	beq.n	8007408 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	33b0      	adds	r3, #176	; 0xb0
 80073f0:	009b      	lsls	r3, r3, #2
 80073f2:	4413      	add	r3, r2
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007404:	78fa      	ldrb	r2, [r7, #3]
 8007406:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	3710      	adds	r7, #16
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}

08007412 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007412:	b580      	push	{r7, lr}
 8007414:	b084      	sub	sp, #16
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
 800741a:	460b      	mov	r3, r1
 800741c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	32b0      	adds	r2, #176	; 0xb0
 8007428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800742c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	32b0      	adds	r2, #176	; 0xb0
 8007438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007440:	2303      	movs	r3, #3
 8007442:	e01a      	b.n	800747a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007444:	78fb      	ldrb	r3, [r7, #3]
 8007446:	4619      	mov	r1, r3
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f002 f9c8 	bl	80097de <USBD_LL_GetRxDataSize>
 800744e:	4602      	mov	r2, r0
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	33b0      	adds	r3, #176	; 0xb0
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007474:	4611      	mov	r1, r2
 8007476:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b084      	sub	sp, #16
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	32b0      	adds	r2, #176	; 0xb0
 8007494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007498:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e025      	b.n	80074f0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	33b0      	adds	r3, #176	; 0xb0
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d01a      	beq.n	80074ee <USBD_CDC_EP0_RxReady+0x6c>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80074be:	2bff      	cmp	r3, #255	; 0xff
 80074c0:	d015      	beq.n	80074ee <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	33b0      	adds	r3, #176	; 0xb0
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	4413      	add	r3, r2
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80074da:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80074e2:	b292      	uxth	r2, r2
 80074e4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	22ff      	movs	r2, #255	; 0xff
 80074ea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007500:	2182      	movs	r1, #130	; 0x82
 8007502:	4818      	ldr	r0, [pc, #96]	; (8007564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007504:	f000 fd4f 	bl	8007fa6 <USBD_GetEpDesc>
 8007508:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800750a:	2101      	movs	r1, #1
 800750c:	4815      	ldr	r0, [pc, #84]	; (8007564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800750e:	f000 fd4a 	bl	8007fa6 <USBD_GetEpDesc>
 8007512:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007514:	2181      	movs	r1, #129	; 0x81
 8007516:	4813      	ldr	r0, [pc, #76]	; (8007564 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007518:	f000 fd45 	bl	8007fa6 <USBD_GetEpDesc>
 800751c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d002      	beq.n	800752a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	2210      	movs	r2, #16
 8007528:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d006      	beq.n	800753e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	2200      	movs	r2, #0
 8007534:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007538:	711a      	strb	r2, [r3, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d006      	beq.n	8007552 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800754c:	711a      	strb	r2, [r3, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2243      	movs	r2, #67	; 0x43
 8007556:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007558:	4b02      	ldr	r3, [pc, #8]	; (8007564 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800755a:	4618      	mov	r0, r3
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	20000060 	.word	0x20000060

08007568 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007570:	2182      	movs	r1, #130	; 0x82
 8007572:	4818      	ldr	r0, [pc, #96]	; (80075d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007574:	f000 fd17 	bl	8007fa6 <USBD_GetEpDesc>
 8007578:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800757a:	2101      	movs	r1, #1
 800757c:	4815      	ldr	r0, [pc, #84]	; (80075d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800757e:	f000 fd12 	bl	8007fa6 <USBD_GetEpDesc>
 8007582:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007584:	2181      	movs	r1, #129	; 0x81
 8007586:	4813      	ldr	r0, [pc, #76]	; (80075d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007588:	f000 fd0d 	bl	8007fa6 <USBD_GetEpDesc>
 800758c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d002      	beq.n	800759a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	2210      	movs	r2, #16
 8007598:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d006      	beq.n	80075ae <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	2200      	movs	r2, #0
 80075a4:	711a      	strb	r2, [r3, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f042 0202 	orr.w	r2, r2, #2
 80075ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d006      	beq.n	80075c2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	711a      	strb	r2, [r3, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f042 0202 	orr.w	r2, r2, #2
 80075c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2243      	movs	r2, #67	; 0x43
 80075c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075c8:	4b02      	ldr	r3, [pc, #8]	; (80075d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3718      	adds	r7, #24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	20000060 	.word	0x20000060

080075d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80075e0:	2182      	movs	r1, #130	; 0x82
 80075e2:	4818      	ldr	r0, [pc, #96]	; (8007644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075e4:	f000 fcdf 	bl	8007fa6 <USBD_GetEpDesc>
 80075e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80075ea:	2101      	movs	r1, #1
 80075ec:	4815      	ldr	r0, [pc, #84]	; (8007644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075ee:	f000 fcda 	bl	8007fa6 <USBD_GetEpDesc>
 80075f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80075f4:	2181      	movs	r1, #129	; 0x81
 80075f6:	4813      	ldr	r0, [pc, #76]	; (8007644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075f8:	f000 fcd5 	bl	8007fa6 <USBD_GetEpDesc>
 80075fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	2210      	movs	r2, #16
 8007608:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d006      	beq.n	800761e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	2200      	movs	r2, #0
 8007614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007618:	711a      	strb	r2, [r3, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d006      	beq.n	8007632 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800762c:	711a      	strb	r2, [r3, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2243      	movs	r2, #67	; 0x43
 8007636:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007638:	4b02      	ldr	r3, [pc, #8]	; (8007644 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800763a:	4618      	mov	r0, r3
 800763c:	3718      	adds	r7, #24
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20000060 	.word	0x20000060

08007648 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	220a      	movs	r2, #10
 8007654:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007656:	4b03      	ldr	r3, [pc, #12]	; (8007664 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007658:	4618      	mov	r0, r3
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	2000001c 	.word	0x2000001c

08007668 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d101      	bne.n	800767c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007678:	2303      	movs	r3, #3
 800767a:	e009      	b.n	8007690 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	33b0      	adds	r3, #176	; 0xb0
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800769c:	b480      	push	{r7}
 800769e:	b087      	sub	sp, #28
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	32b0      	adds	r2, #176	; 0xb0
 80076b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d101      	bne.n	80076c2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80076be:	2303      	movs	r3, #3
 80076c0:	e008      	b.n	80076d4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	371c      	adds	r7, #28
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	32b0      	adds	r2, #176	; 0xb0
 80076f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d101      	bne.n	8007704 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007700:	2303      	movs	r3, #3
 8007702:	e004      	b.n	800770e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3714      	adds	r7, #20
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
	...

0800771c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	32b0      	adds	r2, #176	; 0xb0
 800772e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007732:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007734:	2301      	movs	r3, #1
 8007736:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	32b0      	adds	r2, #176	; 0xb0
 8007742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800774a:	2303      	movs	r3, #3
 800774c:	e025      	b.n	800779a <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007754:	2b00      	cmp	r3, #0
 8007756:	d11f      	bne.n	8007798 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	2201      	movs	r2, #1
 800775c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007760:	4b10      	ldr	r3, [pc, #64]	; (80077a4 <USBD_CDC_TransmitPacket+0x88>)
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	f003 020f 	and.w	r2, r3, #15
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4403      	add	r3, r0
 800777a:	3318      	adds	r3, #24
 800777c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800777e:	4b09      	ldr	r3, [pc, #36]	; (80077a4 <USBD_CDC_TransmitPacket+0x88>)
 8007780:	7819      	ldrb	r1, [r3, #0]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f001 ffe3 	bl	800975a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007798:	7bfb      	ldrb	r3, [r7, #15]
}
 800779a:	4618      	mov	r0, r3
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	200000a3 	.word	0x200000a3

080077a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	32b0      	adds	r2, #176	; 0xb0
 80077ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077be:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	32b0      	adds	r2, #176	; 0xb0
 80077ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e018      	b.n	8007808 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	7c1b      	ldrb	r3, [r3, #16]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10a      	bne.n	80077f4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077de:	4b0c      	ldr	r3, [pc, #48]	; (8007810 <USBD_CDC_ReceivePacket+0x68>)
 80077e0:	7819      	ldrb	r1, [r3, #0]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80077e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f001 ffd5 	bl	800979c <USBD_LL_PrepareReceive>
 80077f2:	e008      	b.n	8007806 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077f4:	4b06      	ldr	r3, [pc, #24]	; (8007810 <USBD_CDC_ReceivePacket+0x68>)
 80077f6:	7819      	ldrb	r1, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80077fe:	2340      	movs	r3, #64	; 0x40
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f001 ffcb 	bl	800979c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	200000a4 	.word	0x200000a4

08007814 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	4613      	mov	r3, r2
 8007820:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d101      	bne.n	800782c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007828:	2303      	movs	r3, #3
 800782a:	e01f      	b.n	800786c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d003      	beq.n	8007852 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	79fa      	ldrb	r2, [r7, #7]
 800785e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f001 fe45 	bl	80094f0 <USBD_LL_Init>
 8007866:	4603      	mov	r3, r0
 8007868:	75fb      	strb	r3, [r7, #23]

  return ret;
 800786a:	7dfb      	ldrb	r3, [r7, #23]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3718      	adds	r7, #24
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007888:	2303      	movs	r3, #3
 800788a:	e025      	b.n	80078d8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	32ae      	adds	r2, #174	; 0xae
 800789e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00f      	beq.n	80078c8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	32ae      	adds	r2, #174	; 0xae
 80078b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b8:	f107 020e 	add.w	r2, r7, #14
 80078bc:	4610      	mov	r0, r2
 80078be:	4798      	blx	r3
 80078c0:	4602      	mov	r2, r0
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80078ce:	1c5a      	adds	r2, r3, #1
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80078d6:	2300      	movs	r3, #0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f001 fe4d 	bl	8009588 <USBD_LL_Start>
 80078ee:	4603      	mov	r3, r0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3708      	adds	r7, #8
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007900:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007902:	4618      	mov	r0, r3
 8007904:	370c      	adds	r7, #12
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b084      	sub	sp, #16
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	460b      	mov	r3, r1
 8007918:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800791a:	2300      	movs	r3, #0
 800791c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007924:	2b00      	cmp	r3, #0
 8007926:	d009      	beq.n	800793c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	78fa      	ldrb	r2, [r7, #3]
 8007932:	4611      	mov	r1, r2
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	4798      	blx	r3
 8007938:	4603      	mov	r3, r0
 800793a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800793c:	7bfb      	ldrb	r3, [r7, #15]
}
 800793e:	4618      	mov	r0, r3
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}

08007946 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b084      	sub	sp, #16
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	460b      	mov	r3, r1
 8007950:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007952:	2300      	movs	r3, #0
 8007954:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	78fa      	ldrb	r2, [r7, #3]
 8007960:	4611      	mov	r1, r2
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	4798      	blx	r3
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d001      	beq.n	8007970 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800796c:	2303      	movs	r3, #3
 800796e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007970:	7bfb      	ldrb	r3, [r7, #15]
}
 8007972:	4618      	mov	r0, r3
 8007974:	3710      	adds	r7, #16
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b084      	sub	sp, #16
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
 8007982:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800798a:	6839      	ldr	r1, [r7, #0]
 800798c:	4618      	mov	r0, r3
 800798e:	f001 f908 	bl	8008ba2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80079a0:	461a      	mov	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80079ae:	f003 031f 	and.w	r3, r3, #31
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	d01a      	beq.n	80079ec <USBD_LL_SetupStage+0x72>
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d822      	bhi.n	8007a00 <USBD_LL_SetupStage+0x86>
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d002      	beq.n	80079c4 <USBD_LL_SetupStage+0x4a>
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d00a      	beq.n	80079d8 <USBD_LL_SetupStage+0x5e>
 80079c2:	e01d      	b.n	8007a00 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80079ca:	4619      	mov	r1, r3
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fb5f 	bl	8008090 <USBD_StdDevReq>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73fb      	strb	r3, [r7, #15]
      break;
 80079d6:	e020      	b.n	8007a1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80079de:	4619      	mov	r1, r3
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 fbc7 	bl	8008174 <USBD_StdItfReq>
 80079e6:	4603      	mov	r3, r0
 80079e8:	73fb      	strb	r3, [r7, #15]
      break;
 80079ea:	e016      	b.n	8007a1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80079f2:	4619      	mov	r1, r3
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 fc29 	bl	800824c <USBD_StdEPReq>
 80079fa:	4603      	mov	r3, r0
 80079fc:	73fb      	strb	r3, [r7, #15]
      break;
 80079fe:	e00c      	b.n	8007a1a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007a06:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f001 fe1a 	bl	8009648 <USBD_LL_StallEP>
 8007a14:	4603      	mov	r3, r0
 8007a16:	73fb      	strb	r3, [r7, #15]
      break;
 8007a18:	bf00      	nop
  }

  return ret;
 8007a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	607a      	str	r2, [r7, #4]
 8007a30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007a36:	7afb      	ldrb	r3, [r7, #11]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d16e      	bne.n	8007b1a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007a42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007a4a:	2b03      	cmp	r3, #3
 8007a4c:	f040 8098 	bne.w	8007b80 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	689a      	ldr	r2, [r3, #8]
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d913      	bls.n	8007a84 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	1ad2      	subs	r2, r2, r3
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	68da      	ldr	r2, [r3, #12]
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	4293      	cmp	r3, r2
 8007a74:	bf28      	it	cs
 8007a76:	4613      	movcs	r3, r2
 8007a78:	461a      	mov	r2, r3
 8007a7a:	6879      	ldr	r1, [r7, #4]
 8007a7c:	68f8      	ldr	r0, [r7, #12]
 8007a7e:	f001 f984 	bl	8008d8a <USBD_CtlContinueRx>
 8007a82:	e07d      	b.n	8007b80 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007a8a:	f003 031f 	and.w	r3, r3, #31
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d014      	beq.n	8007abc <USBD_LL_DataOutStage+0x98>
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d81d      	bhi.n	8007ad2 <USBD_LL_DataOutStage+0xae>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d002      	beq.n	8007aa0 <USBD_LL_DataOutStage+0x7c>
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d003      	beq.n	8007aa6 <USBD_LL_DataOutStage+0x82>
 8007a9e:	e018      	b.n	8007ad2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	75bb      	strb	r3, [r7, #22]
            break;
 8007aa4:	e018      	b.n	8007ad8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	4619      	mov	r1, r3
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f000 fa5e 	bl	8007f72 <USBD_CoreFindIF>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	75bb      	strb	r3, [r7, #22]
            break;
 8007aba:	e00d      	b.n	8007ad8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 fa60 	bl	8007f8c <USBD_CoreFindEP>
 8007acc:	4603      	mov	r3, r0
 8007ace:	75bb      	strb	r3, [r7, #22]
            break;
 8007ad0:	e002      	b.n	8007ad8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	75bb      	strb	r3, [r7, #22]
            break;
 8007ad6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007ad8:	7dbb      	ldrb	r3, [r7, #22]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d119      	bne.n	8007b12 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b03      	cmp	r3, #3
 8007ae8:	d113      	bne.n	8007b12 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007aea:	7dba      	ldrb	r2, [r7, #22]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	32ae      	adds	r2, #174	; 0xae
 8007af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00b      	beq.n	8007b12 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007afa:	7dba      	ldrb	r2, [r7, #22]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007b02:	7dba      	ldrb	r2, [r7, #22]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	32ae      	adds	r2, #174	; 0xae
 8007b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f001 f94a 	bl	8008dac <USBD_CtlSendStatus>
 8007b18:	e032      	b.n	8007b80 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007b1a:	7afb      	ldrb	r3, [r7, #11]
 8007b1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	4619      	mov	r1, r3
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 fa31 	bl	8007f8c <USBD_CoreFindEP>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b2e:	7dbb      	ldrb	r3, [r7, #22]
 8007b30:	2bff      	cmp	r3, #255	; 0xff
 8007b32:	d025      	beq.n	8007b80 <USBD_LL_DataOutStage+0x15c>
 8007b34:	7dbb      	ldrb	r3, [r7, #22]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d122      	bne.n	8007b80 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	d117      	bne.n	8007b76 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007b46:	7dba      	ldrb	r2, [r7, #22]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	32ae      	adds	r2, #174	; 0xae
 8007b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00f      	beq.n	8007b76 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007b56:	7dba      	ldrb	r2, [r7, #22]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007b5e:	7dba      	ldrb	r2, [r7, #22]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	32ae      	adds	r2, #174	; 0xae
 8007b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	7afa      	ldrb	r2, [r7, #11]
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	4798      	blx	r3
 8007b72:	4603      	mov	r3, r0
 8007b74:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007b76:	7dfb      	ldrb	r3, [r7, #23]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d001      	beq.n	8007b80 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
 8007b7e:	e000      	b.n	8007b82 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3718      	adds	r7, #24
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b086      	sub	sp, #24
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	460b      	mov	r3, r1
 8007b94:	607a      	str	r2, [r7, #4]
 8007b96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007b98:	7afb      	ldrb	r3, [r7, #11]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d16f      	bne.n	8007c7e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3314      	adds	r3, #20
 8007ba2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007baa:	2b02      	cmp	r3, #2
 8007bac:	d15a      	bne.n	8007c64 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	689a      	ldr	r2, [r3, #8]
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d914      	bls.n	8007be4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	689a      	ldr	r2, [r3, #8]
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	1ad2      	subs	r2, r2, r3
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f001 f8ac 	bl	8008d2e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	2200      	movs	r2, #0
 8007bda:	2100      	movs	r1, #0
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f001 fddd 	bl	800979c <USBD_LL_PrepareReceive>
 8007be2:	e03f      	b.n	8007c64 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	68da      	ldr	r2, [r3, #12]
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d11c      	bne.n	8007c2a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d316      	bcc.n	8007c2a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	685a      	ldr	r2, [r3, #4]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d20f      	bcs.n	8007c2a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f001 f88d 	bl	8008d2e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	2200      	movs	r2, #0
 8007c20:	2100      	movs	r1, #0
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f001 fdba 	bl	800979c <USBD_LL_PrepareReceive>
 8007c28:	e01c      	b.n	8007c64 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d10f      	bne.n	8007c56 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d009      	beq.n	8007c56 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c56:	2180      	movs	r1, #128	; 0x80
 8007c58:	68f8      	ldr	r0, [r7, #12]
 8007c5a:	f001 fcf5 	bl	8009648 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f001 f8b7 	bl	8008dd2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d03a      	beq.n	8007ce4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f7ff fe42 	bl	80078f8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007c7c:	e032      	b.n	8007ce4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c7e:	7afb      	ldrb	r3, [r7, #11]
 8007c80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	4619      	mov	r1, r3
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f000 f97f 	bl	8007f8c <USBD_CoreFindEP>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
 8007c94:	2bff      	cmp	r3, #255	; 0xff
 8007c96:	d025      	beq.n	8007ce4 <USBD_LL_DataInStage+0x15a>
 8007c98:	7dfb      	ldrb	r3, [r7, #23]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d122      	bne.n	8007ce4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b03      	cmp	r3, #3
 8007ca8:	d11c      	bne.n	8007ce4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007caa:	7dfa      	ldrb	r2, [r7, #23]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	32ae      	adds	r2, #174	; 0xae
 8007cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d014      	beq.n	8007ce4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007cba:	7dfa      	ldrb	r2, [r7, #23]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007cc2:	7dfa      	ldrb	r2, [r7, #23]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	32ae      	adds	r2, #174	; 0xae
 8007cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	7afa      	ldrb	r2, [r7, #11]
 8007cd0:	4611      	mov	r1, r2
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	4798      	blx	r3
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007cda:	7dbb      	ldrb	r3, [r7, #22]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d001      	beq.n	8007ce4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007ce0:	7dbb      	ldrb	r3, [r7, #22]
 8007ce2:	e000      	b.n	8007ce6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3718      	adds	r7, #24
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d014      	beq.n	8007d54 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00e      	beq.n	8007d54 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	6852      	ldr	r2, [r2, #4]
 8007d42:	b2d2      	uxtb	r2, r2
 8007d44:	4611      	mov	r1, r2
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	4798      	blx	r3
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007d50:	2303      	movs	r3, #3
 8007d52:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d54:	2340      	movs	r3, #64	; 0x40
 8007d56:	2200      	movs	r2, #0
 8007d58:	2100      	movs	r1, #0
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 fc2f 	bl	80095be <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2240      	movs	r2, #64	; 0x40
 8007d6c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d70:	2340      	movs	r3, #64	; 0x40
 8007d72:	2200      	movs	r2, #0
 8007d74:	2180      	movs	r1, #128	; 0x80
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f001 fc21 	bl	80095be <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2240      	movs	r2, #64	; 0x40
 8007d86:	621a      	str	r2, [r3, #32]

  return ret;
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d92:	b480      	push	{r7}
 8007d94:	b083      	sub	sp, #12
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	78fa      	ldrb	r2, [r7, #3]
 8007da2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b083      	sub	sp, #12
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dc0:	b2da      	uxtb	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2204      	movs	r2, #4
 8007dcc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	370c      	adds	r7, #12
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007dde:	b480      	push	{r7}
 8007de0:	b083      	sub	sp, #12
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	2b04      	cmp	r3, #4
 8007df0:	d106      	bne.n	8007e00 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b082      	sub	sp, #8
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	2b03      	cmp	r3, #3
 8007e20:	d110      	bne.n	8007e44 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00b      	beq.n	8007e44 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e32:	69db      	ldr	r3, [r3, #28]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d005      	beq.n	8007e44 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e3e:	69db      	ldr	r3, [r3, #28]
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b082      	sub	sp, #8
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
 8007e56:	460b      	mov	r3, r1
 8007e58:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	32ae      	adds	r2, #174	; 0xae
 8007e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	e01c      	b.n	8007eaa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b03      	cmp	r3, #3
 8007e7a:	d115      	bne.n	8007ea8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	32ae      	adds	r2, #174	; 0xae
 8007e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00b      	beq.n	8007ea8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	32ae      	adds	r2, #174	; 0xae
 8007e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	78fa      	ldrb	r2, [r7, #3]
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b082      	sub	sp, #8
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	32ae      	adds	r2, #174	; 0xae
 8007ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007ed0:	2303      	movs	r3, #3
 8007ed2:	e01c      	b.n	8007f0e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d115      	bne.n	8007f0c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	32ae      	adds	r2, #174	; 0xae
 8007eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00b      	beq.n	8007f0c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	32ae      	adds	r2, #174	; 0xae
 8007efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f04:	78fa      	ldrb	r2, [r7, #3]
 8007f06:	4611      	mov	r1, r2
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00e      	beq.n	8007f68 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	6852      	ldr	r2, [r2, #4]
 8007f56:	b2d2      	uxtb	r2, r2
 8007f58:	4611      	mov	r1, r2
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	4798      	blx	r3
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f64:	2303      	movs	r3, #3
 8007f66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f7e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	460b      	mov	r3, r1
 8007f96:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f98:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	370c      	adds	r7, #12
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b086      	sub	sp, #24
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
 8007fae:	460b      	mov	r3, r1
 8007fb0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	885b      	ldrh	r3, [r3, #2]
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d920      	bls.n	8008010 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007fd6:	e013      	b.n	8008000 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007fd8:	f107 030a 	add.w	r3, r7, #10
 8007fdc:	4619      	mov	r1, r3
 8007fde:	6978      	ldr	r0, [r7, #20]
 8007fe0:	f000 f81b 	bl	800801a <USBD_GetNextDesc>
 8007fe4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	785b      	ldrb	r3, [r3, #1]
 8007fea:	2b05      	cmp	r3, #5
 8007fec:	d108      	bne.n	8008000 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	789b      	ldrb	r3, [r3, #2]
 8007ff6:	78fa      	ldrb	r2, [r7, #3]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d008      	beq.n	800800e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	885b      	ldrh	r3, [r3, #2]
 8008004:	b29a      	uxth	r2, r3
 8008006:	897b      	ldrh	r3, [r7, #10]
 8008008:	429a      	cmp	r2, r3
 800800a:	d8e5      	bhi.n	8007fd8 <USBD_GetEpDesc+0x32>
 800800c:	e000      	b.n	8008010 <USBD_GetEpDesc+0x6a>
          break;
 800800e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008010:	693b      	ldr	r3, [r7, #16]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3718      	adds	r7, #24
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800801a:	b480      	push	{r7}
 800801c:	b085      	sub	sp, #20
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	881a      	ldrh	r2, [r3, #0]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	b29b      	uxth	r3, r3
 8008032:	4413      	add	r3, r2
 8008034:	b29a      	uxth	r2, r3
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	461a      	mov	r2, r3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4413      	add	r3, r2
 8008044:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008046:	68fb      	ldr	r3, [r7, #12]
}
 8008048:	4618      	mov	r0, r3
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008054:	b480      	push	{r7}
 8008056:	b087      	sub	sp, #28
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	3301      	adds	r3, #1
 800806a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008072:	8a3b      	ldrh	r3, [r7, #16]
 8008074:	021b      	lsls	r3, r3, #8
 8008076:	b21a      	sxth	r2, r3
 8008078:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800807c:	4313      	orrs	r3, r2
 800807e:	b21b      	sxth	r3, r3
 8008080:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008082:	89fb      	ldrh	r3, [r7, #14]
}
 8008084:	4618      	mov	r0, r3
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800809a:	2300      	movs	r3, #0
 800809c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80080a6:	2b40      	cmp	r3, #64	; 0x40
 80080a8:	d005      	beq.n	80080b6 <USBD_StdDevReq+0x26>
 80080aa:	2b40      	cmp	r3, #64	; 0x40
 80080ac:	d857      	bhi.n	800815e <USBD_StdDevReq+0xce>
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00f      	beq.n	80080d2 <USBD_StdDevReq+0x42>
 80080b2:	2b20      	cmp	r3, #32
 80080b4:	d153      	bne.n	800815e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	32ae      	adds	r2, #174	; 0xae
 80080c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	6839      	ldr	r1, [r7, #0]
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	4798      	blx	r3
 80080cc:	4603      	mov	r3, r0
 80080ce:	73fb      	strb	r3, [r7, #15]
      break;
 80080d0:	e04a      	b.n	8008168 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	785b      	ldrb	r3, [r3, #1]
 80080d6:	2b09      	cmp	r3, #9
 80080d8:	d83b      	bhi.n	8008152 <USBD_StdDevReq+0xc2>
 80080da:	a201      	add	r2, pc, #4	; (adr r2, 80080e0 <USBD_StdDevReq+0x50>)
 80080dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e0:	08008135 	.word	0x08008135
 80080e4:	08008149 	.word	0x08008149
 80080e8:	08008153 	.word	0x08008153
 80080ec:	0800813f 	.word	0x0800813f
 80080f0:	08008153 	.word	0x08008153
 80080f4:	08008113 	.word	0x08008113
 80080f8:	08008109 	.word	0x08008109
 80080fc:	08008153 	.word	0x08008153
 8008100:	0800812b 	.word	0x0800812b
 8008104:	0800811d 	.word	0x0800811d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008108:	6839      	ldr	r1, [r7, #0]
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 fa3c 	bl	8008588 <USBD_GetDescriptor>
          break;
 8008110:	e024      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008112:	6839      	ldr	r1, [r7, #0]
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fba1 	bl	800885c <USBD_SetAddress>
          break;
 800811a:	e01f      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800811c:	6839      	ldr	r1, [r7, #0]
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 fbe0 	bl	80088e4 <USBD_SetConfig>
 8008124:	4603      	mov	r3, r0
 8008126:	73fb      	strb	r3, [r7, #15]
          break;
 8008128:	e018      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800812a:	6839      	ldr	r1, [r7, #0]
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 fc83 	bl	8008a38 <USBD_GetConfig>
          break;
 8008132:	e013      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008134:	6839      	ldr	r1, [r7, #0]
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fcb4 	bl	8008aa4 <USBD_GetStatus>
          break;
 800813c:	e00e      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800813e:	6839      	ldr	r1, [r7, #0]
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 fce3 	bl	8008b0c <USBD_SetFeature>
          break;
 8008146:	e009      	b.n	800815c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008148:	6839      	ldr	r1, [r7, #0]
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fd07 	bl	8008b5e <USBD_ClrFeature>
          break;
 8008150:	e004      	b.n	800815c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008152:	6839      	ldr	r1, [r7, #0]
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 fd5e 	bl	8008c16 <USBD_CtlError>
          break;
 800815a:	bf00      	nop
      }
      break;
 800815c:	e004      	b.n	8008168 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800815e:	6839      	ldr	r1, [r7, #0]
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 fd58 	bl	8008c16 <USBD_CtlError>
      break;
 8008166:	bf00      	nop
  }

  return ret;
 8008168:	7bfb      	ldrb	r3, [r7, #15]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop

08008174 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800818a:	2b40      	cmp	r3, #64	; 0x40
 800818c:	d005      	beq.n	800819a <USBD_StdItfReq+0x26>
 800818e:	2b40      	cmp	r3, #64	; 0x40
 8008190:	d852      	bhi.n	8008238 <USBD_StdItfReq+0xc4>
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <USBD_StdItfReq+0x26>
 8008196:	2b20      	cmp	r3, #32
 8008198:	d14e      	bne.n	8008238 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	3b01      	subs	r3, #1
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d840      	bhi.n	800822a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	889b      	ldrh	r3, [r3, #4]
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d836      	bhi.n	8008220 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	889b      	ldrh	r3, [r3, #4]
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7ff fed9 	bl	8007f72 <USBD_CoreFindIF>
 80081c0:	4603      	mov	r3, r0
 80081c2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80081c4:	7bbb      	ldrb	r3, [r7, #14]
 80081c6:	2bff      	cmp	r3, #255	; 0xff
 80081c8:	d01d      	beq.n	8008206 <USBD_StdItfReq+0x92>
 80081ca:	7bbb      	ldrb	r3, [r7, #14]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d11a      	bne.n	8008206 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80081d0:	7bba      	ldrb	r2, [r7, #14]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	32ae      	adds	r2, #174	; 0xae
 80081d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d00f      	beq.n	8008200 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80081e0:	7bba      	ldrb	r2, [r7, #14]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081e8:	7bba      	ldrb	r2, [r7, #14]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	32ae      	adds	r2, #174	; 0xae
 80081ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	4798      	blx	r3
 80081fa:	4603      	mov	r3, r0
 80081fc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081fe:	e004      	b.n	800820a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008200:	2303      	movs	r3, #3
 8008202:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008204:	e001      	b.n	800820a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008206:	2303      	movs	r3, #3
 8008208:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	88db      	ldrh	r3, [r3, #6]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d110      	bne.n	8008234 <USBD_StdItfReq+0xc0>
 8008212:	7bfb      	ldrb	r3, [r7, #15]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10d      	bne.n	8008234 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 fdc7 	bl	8008dac <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800821e:	e009      	b.n	8008234 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008220:	6839      	ldr	r1, [r7, #0]
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 fcf7 	bl	8008c16 <USBD_CtlError>
          break;
 8008228:	e004      	b.n	8008234 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800822a:	6839      	ldr	r1, [r7, #0]
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 fcf2 	bl	8008c16 <USBD_CtlError>
          break;
 8008232:	e000      	b.n	8008236 <USBD_StdItfReq+0xc2>
          break;
 8008234:	bf00      	nop
      }
      break;
 8008236:	e004      	b.n	8008242 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fceb 	bl	8008c16 <USBD_CtlError>
      break;
 8008240:	bf00      	nop
  }

  return ret;
 8008242:	7bfb      	ldrb	r3, [r7, #15]
}
 8008244:	4618      	mov	r0, r3
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	889b      	ldrh	r3, [r3, #4]
 800825e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008268:	2b40      	cmp	r3, #64	; 0x40
 800826a:	d007      	beq.n	800827c <USBD_StdEPReq+0x30>
 800826c:	2b40      	cmp	r3, #64	; 0x40
 800826e:	f200 817f 	bhi.w	8008570 <USBD_StdEPReq+0x324>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d02a      	beq.n	80082cc <USBD_StdEPReq+0x80>
 8008276:	2b20      	cmp	r3, #32
 8008278:	f040 817a 	bne.w	8008570 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800827c:	7bbb      	ldrb	r3, [r7, #14]
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff fe83 	bl	8007f8c <USBD_CoreFindEP>
 8008286:	4603      	mov	r3, r0
 8008288:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800828a:	7b7b      	ldrb	r3, [r7, #13]
 800828c:	2bff      	cmp	r3, #255	; 0xff
 800828e:	f000 8174 	beq.w	800857a <USBD_StdEPReq+0x32e>
 8008292:	7b7b      	ldrb	r3, [r7, #13]
 8008294:	2b00      	cmp	r3, #0
 8008296:	f040 8170 	bne.w	800857a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800829a:	7b7a      	ldrb	r2, [r7, #13]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80082a2:	7b7a      	ldrb	r2, [r7, #13]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	32ae      	adds	r2, #174	; 0xae
 80082a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 8163 	beq.w	800857a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80082b4:	7b7a      	ldrb	r2, [r7, #13]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	32ae      	adds	r2, #174	; 0xae
 80082ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	6839      	ldr	r1, [r7, #0]
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	4798      	blx	r3
 80082c6:	4603      	mov	r3, r0
 80082c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80082ca:	e156      	b.n	800857a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	785b      	ldrb	r3, [r3, #1]
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d008      	beq.n	80082e6 <USBD_StdEPReq+0x9a>
 80082d4:	2b03      	cmp	r3, #3
 80082d6:	f300 8145 	bgt.w	8008564 <USBD_StdEPReq+0x318>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f000 809b 	beq.w	8008416 <USBD_StdEPReq+0x1ca>
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d03c      	beq.n	800835e <USBD_StdEPReq+0x112>
 80082e4:	e13e      	b.n	8008564 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b02      	cmp	r3, #2
 80082f0:	d002      	beq.n	80082f8 <USBD_StdEPReq+0xac>
 80082f2:	2b03      	cmp	r3, #3
 80082f4:	d016      	beq.n	8008324 <USBD_StdEPReq+0xd8>
 80082f6:	e02c      	b.n	8008352 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082f8:	7bbb      	ldrb	r3, [r7, #14]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00d      	beq.n	800831a <USBD_StdEPReq+0xce>
 80082fe:	7bbb      	ldrb	r3, [r7, #14]
 8008300:	2b80      	cmp	r3, #128	; 0x80
 8008302:	d00a      	beq.n	800831a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008304:	7bbb      	ldrb	r3, [r7, #14]
 8008306:	4619      	mov	r1, r3
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f001 f99d 	bl	8009648 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800830e:	2180      	movs	r1, #128	; 0x80
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f001 f999 	bl	8009648 <USBD_LL_StallEP>
 8008316:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008318:	e020      	b.n	800835c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800831a:	6839      	ldr	r1, [r7, #0]
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc7a 	bl	8008c16 <USBD_CtlError>
              break;
 8008322:	e01b      	b.n	800835c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	885b      	ldrh	r3, [r3, #2]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10e      	bne.n	800834a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800832c:	7bbb      	ldrb	r3, [r7, #14]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00b      	beq.n	800834a <USBD_StdEPReq+0xfe>
 8008332:	7bbb      	ldrb	r3, [r7, #14]
 8008334:	2b80      	cmp	r3, #128	; 0x80
 8008336:	d008      	beq.n	800834a <USBD_StdEPReq+0xfe>
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	88db      	ldrh	r3, [r3, #6]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d104      	bne.n	800834a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008340:	7bbb      	ldrb	r3, [r7, #14]
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f001 f97f 	bl	8009648 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fd2e 	bl	8008dac <USBD_CtlSendStatus>

              break;
 8008350:	e004      	b.n	800835c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008352:	6839      	ldr	r1, [r7, #0]
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 fc5e 	bl	8008c16 <USBD_CtlError>
              break;
 800835a:	bf00      	nop
          }
          break;
 800835c:	e107      	b.n	800856e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b02      	cmp	r3, #2
 8008368:	d002      	beq.n	8008370 <USBD_StdEPReq+0x124>
 800836a:	2b03      	cmp	r3, #3
 800836c:	d016      	beq.n	800839c <USBD_StdEPReq+0x150>
 800836e:	e04b      	b.n	8008408 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008370:	7bbb      	ldrb	r3, [r7, #14]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00d      	beq.n	8008392 <USBD_StdEPReq+0x146>
 8008376:	7bbb      	ldrb	r3, [r7, #14]
 8008378:	2b80      	cmp	r3, #128	; 0x80
 800837a:	d00a      	beq.n	8008392 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800837c:	7bbb      	ldrb	r3, [r7, #14]
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f001 f961 	bl	8009648 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008386:	2180      	movs	r1, #128	; 0x80
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f001 f95d 	bl	8009648 <USBD_LL_StallEP>
 800838e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008390:	e040      	b.n	8008414 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fc3e 	bl	8008c16 <USBD_CtlError>
              break;
 800839a:	e03b      	b.n	8008414 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	885b      	ldrh	r3, [r3, #2]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d136      	bne.n	8008412 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80083a4:	7bbb      	ldrb	r3, [r7, #14]
 80083a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d004      	beq.n	80083b8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80083ae:	7bbb      	ldrb	r3, [r7, #14]
 80083b0:	4619      	mov	r1, r3
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f001 f967 	bl	8009686 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 fcf7 	bl	8008dac <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80083be:	7bbb      	ldrb	r3, [r7, #14]
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f7ff fde2 	bl	8007f8c <USBD_CoreFindEP>
 80083c8:	4603      	mov	r3, r0
 80083ca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083cc:	7b7b      	ldrb	r3, [r7, #13]
 80083ce:	2bff      	cmp	r3, #255	; 0xff
 80083d0:	d01f      	beq.n	8008412 <USBD_StdEPReq+0x1c6>
 80083d2:	7b7b      	ldrb	r3, [r7, #13]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d11c      	bne.n	8008412 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80083d8:	7b7a      	ldrb	r2, [r7, #13]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80083e0:	7b7a      	ldrb	r2, [r7, #13]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	32ae      	adds	r2, #174	; 0xae
 80083e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d010      	beq.n	8008412 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80083f0:	7b7a      	ldrb	r2, [r7, #13]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	32ae      	adds	r2, #174	; 0xae
 80083f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	6839      	ldr	r1, [r7, #0]
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	4798      	blx	r3
 8008402:	4603      	mov	r3, r0
 8008404:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008406:	e004      	b.n	8008412 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008408:	6839      	ldr	r1, [r7, #0]
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 fc03 	bl	8008c16 <USBD_CtlError>
              break;
 8008410:	e000      	b.n	8008414 <USBD_StdEPReq+0x1c8>
              break;
 8008412:	bf00      	nop
          }
          break;
 8008414:	e0ab      	b.n	800856e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800841c:	b2db      	uxtb	r3, r3
 800841e:	2b02      	cmp	r3, #2
 8008420:	d002      	beq.n	8008428 <USBD_StdEPReq+0x1dc>
 8008422:	2b03      	cmp	r3, #3
 8008424:	d032      	beq.n	800848c <USBD_StdEPReq+0x240>
 8008426:	e097      	b.n	8008558 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008428:	7bbb      	ldrb	r3, [r7, #14]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d007      	beq.n	800843e <USBD_StdEPReq+0x1f2>
 800842e:	7bbb      	ldrb	r3, [r7, #14]
 8008430:	2b80      	cmp	r3, #128	; 0x80
 8008432:	d004      	beq.n	800843e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008434:	6839      	ldr	r1, [r7, #0]
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 fbed 	bl	8008c16 <USBD_CtlError>
                break;
 800843c:	e091      	b.n	8008562 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800843e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008442:	2b00      	cmp	r3, #0
 8008444:	da0b      	bge.n	800845e <USBD_StdEPReq+0x212>
 8008446:	7bbb      	ldrb	r3, [r7, #14]
 8008448:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800844c:	4613      	mov	r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4413      	add	r3, r2
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	3310      	adds	r3, #16
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	4413      	add	r3, r2
 800845a:	3304      	adds	r3, #4
 800845c:	e00b      	b.n	8008476 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800845e:	7bbb      	ldrb	r3, [r7, #14]
 8008460:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008464:	4613      	mov	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4413      	add	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	4413      	add	r3, r2
 8008474:	3304      	adds	r3, #4
 8008476:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2200      	movs	r2, #0
 800847c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2202      	movs	r2, #2
 8008482:	4619      	mov	r1, r3
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 fc37 	bl	8008cf8 <USBD_CtlSendData>
              break;
 800848a:	e06a      	b.n	8008562 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800848c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008490:	2b00      	cmp	r3, #0
 8008492:	da11      	bge.n	80084b8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008494:	7bbb      	ldrb	r3, [r7, #14]
 8008496:	f003 020f 	and.w	r2, r3, #15
 800849a:	6879      	ldr	r1, [r7, #4]
 800849c:	4613      	mov	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4413      	add	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	440b      	add	r3, r1
 80084a6:	3324      	adds	r3, #36	; 0x24
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d117      	bne.n	80084de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80084ae:	6839      	ldr	r1, [r7, #0]
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 fbb0 	bl	8008c16 <USBD_CtlError>
                  break;
 80084b6:	e054      	b.n	8008562 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80084b8:	7bbb      	ldrb	r3, [r7, #14]
 80084ba:	f003 020f 	and.w	r2, r3, #15
 80084be:	6879      	ldr	r1, [r7, #4]
 80084c0:	4613      	mov	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	4413      	add	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	440b      	add	r3, r1
 80084ca:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d104      	bne.n	80084de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fb9d 	bl	8008c16 <USBD_CtlError>
                  break;
 80084dc:	e041      	b.n	8008562 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	da0b      	bge.n	80084fe <USBD_StdEPReq+0x2b2>
 80084e6:	7bbb      	ldrb	r3, [r7, #14]
 80084e8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	3310      	adds	r3, #16
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	4413      	add	r3, r2
 80084fa:	3304      	adds	r3, #4
 80084fc:	e00b      	b.n	8008516 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084fe:	7bbb      	ldrb	r3, [r7, #14]
 8008500:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008504:	4613      	mov	r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	4413      	add	r3, r2
 8008514:	3304      	adds	r3, #4
 8008516:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008518:	7bbb      	ldrb	r3, [r7, #14]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <USBD_StdEPReq+0x2d8>
 800851e:	7bbb      	ldrb	r3, [r7, #14]
 8008520:	2b80      	cmp	r3, #128	; 0x80
 8008522:	d103      	bne.n	800852c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	e00e      	b.n	800854a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800852c:	7bbb      	ldrb	r3, [r7, #14]
 800852e:	4619      	mov	r1, r3
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f001 f8c7 	bl	80096c4 <USBD_LL_IsStallEP>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d003      	beq.n	8008544 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	2201      	movs	r2, #1
 8008540:	601a      	str	r2, [r3, #0]
 8008542:	e002      	b.n	800854a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2200      	movs	r2, #0
 8008548:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2202      	movs	r2, #2
 800854e:	4619      	mov	r1, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fbd1 	bl	8008cf8 <USBD_CtlSendData>
              break;
 8008556:	e004      	b.n	8008562 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008558:	6839      	ldr	r1, [r7, #0]
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fb5b 	bl	8008c16 <USBD_CtlError>
              break;
 8008560:	bf00      	nop
          }
          break;
 8008562:	e004      	b.n	800856e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fb55 	bl	8008c16 <USBD_CtlError>
          break;
 800856c:	bf00      	nop
      }
      break;
 800856e:	e005      	b.n	800857c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008570:	6839      	ldr	r1, [r7, #0]
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 fb4f 	bl	8008c16 <USBD_CtlError>
      break;
 8008578:	e000      	b.n	800857c <USBD_StdEPReq+0x330>
      break;
 800857a:	bf00      	nop
  }

  return ret;
 800857c:	7bfb      	ldrb	r3, [r7, #15]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
	...

08008588 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008592:	2300      	movs	r3, #0
 8008594:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008596:	2300      	movs	r3, #0
 8008598:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	885b      	ldrh	r3, [r3, #2]
 80085a2:	0a1b      	lsrs	r3, r3, #8
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	3b01      	subs	r3, #1
 80085a8:	2b06      	cmp	r3, #6
 80085aa:	f200 8128 	bhi.w	80087fe <USBD_GetDescriptor+0x276>
 80085ae:	a201      	add	r2, pc, #4	; (adr r2, 80085b4 <USBD_GetDescriptor+0x2c>)
 80085b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b4:	080085d1 	.word	0x080085d1
 80085b8:	080085e9 	.word	0x080085e9
 80085bc:	08008629 	.word	0x08008629
 80085c0:	080087ff 	.word	0x080087ff
 80085c4:	080087ff 	.word	0x080087ff
 80085c8:	0800879f 	.word	0x0800879f
 80085cc:	080087cb 	.word	0x080087cb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	7c12      	ldrb	r2, [r2, #16]
 80085dc:	f107 0108 	add.w	r1, r7, #8
 80085e0:	4610      	mov	r0, r2
 80085e2:	4798      	blx	r3
 80085e4:	60f8      	str	r0, [r7, #12]
      break;
 80085e6:	e112      	b.n	800880e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	7c1b      	ldrb	r3, [r3, #16]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10d      	bne.n	800860c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f8:	f107 0208 	add.w	r2, r7, #8
 80085fc:	4610      	mov	r0, r2
 80085fe:	4798      	blx	r3
 8008600:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	3301      	adds	r3, #1
 8008606:	2202      	movs	r2, #2
 8008608:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800860a:	e100      	b.n	800880e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008614:	f107 0208 	add.w	r2, r7, #8
 8008618:	4610      	mov	r0, r2
 800861a:	4798      	blx	r3
 800861c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	3301      	adds	r3, #1
 8008622:	2202      	movs	r2, #2
 8008624:	701a      	strb	r2, [r3, #0]
      break;
 8008626:	e0f2      	b.n	800880e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	885b      	ldrh	r3, [r3, #2]
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b05      	cmp	r3, #5
 8008630:	f200 80ac 	bhi.w	800878c <USBD_GetDescriptor+0x204>
 8008634:	a201      	add	r2, pc, #4	; (adr r2, 800863c <USBD_GetDescriptor+0xb4>)
 8008636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863a:	bf00      	nop
 800863c:	08008655 	.word	0x08008655
 8008640:	08008689 	.word	0x08008689
 8008644:	080086bd 	.word	0x080086bd
 8008648:	080086f1 	.word	0x080086f1
 800864c:	08008725 	.word	0x08008725
 8008650:	08008759 	.word	0x08008759
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00b      	beq.n	8008678 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	7c12      	ldrb	r2, [r2, #16]
 800866c:	f107 0108 	add.w	r1, r7, #8
 8008670:	4610      	mov	r0, r2
 8008672:	4798      	blx	r3
 8008674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008676:	e091      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 facb 	bl	8008c16 <USBD_CtlError>
            err++;
 8008680:	7afb      	ldrb	r3, [r7, #11]
 8008682:	3301      	adds	r3, #1
 8008684:	72fb      	strb	r3, [r7, #11]
          break;
 8008686:	e089      	b.n	800879c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00b      	beq.n	80086ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	7c12      	ldrb	r2, [r2, #16]
 80086a0:	f107 0108 	add.w	r1, r7, #8
 80086a4:	4610      	mov	r0, r2
 80086a6:	4798      	blx	r3
 80086a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086aa:	e077      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086ac:	6839      	ldr	r1, [r7, #0]
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 fab1 	bl	8008c16 <USBD_CtlError>
            err++;
 80086b4:	7afb      	ldrb	r3, [r7, #11]
 80086b6:	3301      	adds	r3, #1
 80086b8:	72fb      	strb	r3, [r7, #11]
          break;
 80086ba:	e06f      	b.n	800879c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00b      	beq.n	80086e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	7c12      	ldrb	r2, [r2, #16]
 80086d4:	f107 0108 	add.w	r1, r7, #8
 80086d8:	4610      	mov	r0, r2
 80086da:	4798      	blx	r3
 80086dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086de:	e05d      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fa97 	bl	8008c16 <USBD_CtlError>
            err++;
 80086e8:	7afb      	ldrb	r3, [r7, #11]
 80086ea:	3301      	adds	r3, #1
 80086ec:	72fb      	strb	r3, [r7, #11]
          break;
 80086ee:	e055      	b.n	800879c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086f6:	691b      	ldr	r3, [r3, #16]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00b      	beq.n	8008714 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	7c12      	ldrb	r2, [r2, #16]
 8008708:	f107 0108 	add.w	r1, r7, #8
 800870c:	4610      	mov	r0, r2
 800870e:	4798      	blx	r3
 8008710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008712:	e043      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008714:	6839      	ldr	r1, [r7, #0]
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 fa7d 	bl	8008c16 <USBD_CtlError>
            err++;
 800871c:	7afb      	ldrb	r3, [r7, #11]
 800871e:	3301      	adds	r3, #1
 8008720:	72fb      	strb	r3, [r7, #11]
          break;
 8008722:	e03b      	b.n	800879c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800872a:	695b      	ldr	r3, [r3, #20]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d00b      	beq.n	8008748 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	7c12      	ldrb	r2, [r2, #16]
 800873c:	f107 0108 	add.w	r1, r7, #8
 8008740:	4610      	mov	r0, r2
 8008742:	4798      	blx	r3
 8008744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008746:	e029      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008748:	6839      	ldr	r1, [r7, #0]
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 fa63 	bl	8008c16 <USBD_CtlError>
            err++;
 8008750:	7afb      	ldrb	r3, [r7, #11]
 8008752:	3301      	adds	r3, #1
 8008754:	72fb      	strb	r3, [r7, #11]
          break;
 8008756:	e021      	b.n	800879c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00b      	beq.n	800877c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	7c12      	ldrb	r2, [r2, #16]
 8008770:	f107 0108 	add.w	r1, r7, #8
 8008774:	4610      	mov	r0, r2
 8008776:	4798      	blx	r3
 8008778:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800877a:	e00f      	b.n	800879c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 fa49 	bl	8008c16 <USBD_CtlError>
            err++;
 8008784:	7afb      	ldrb	r3, [r7, #11]
 8008786:	3301      	adds	r3, #1
 8008788:	72fb      	strb	r3, [r7, #11]
          break;
 800878a:	e007      	b.n	800879c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800878c:	6839      	ldr	r1, [r7, #0]
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 fa41 	bl	8008c16 <USBD_CtlError>
          err++;
 8008794:	7afb      	ldrb	r3, [r7, #11]
 8008796:	3301      	adds	r3, #1
 8008798:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800879a:	bf00      	nop
      }
      break;
 800879c:	e037      	b.n	800880e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	7c1b      	ldrb	r3, [r3, #16]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d109      	bne.n	80087ba <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ae:	f107 0208 	add.w	r2, r7, #8
 80087b2:	4610      	mov	r0, r2
 80087b4:	4798      	blx	r3
 80087b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087b8:	e029      	b.n	800880e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 fa2a 	bl	8008c16 <USBD_CtlError>
        err++;
 80087c2:	7afb      	ldrb	r3, [r7, #11]
 80087c4:	3301      	adds	r3, #1
 80087c6:	72fb      	strb	r3, [r7, #11]
      break;
 80087c8:	e021      	b.n	800880e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	7c1b      	ldrb	r3, [r3, #16]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d10d      	bne.n	80087ee <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	f107 0208 	add.w	r2, r7, #8
 80087de:	4610      	mov	r0, r2
 80087e0:	4798      	blx	r3
 80087e2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	3301      	adds	r3, #1
 80087e8:	2207      	movs	r2, #7
 80087ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087ec:	e00f      	b.n	800880e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fa10 	bl	8008c16 <USBD_CtlError>
        err++;
 80087f6:	7afb      	ldrb	r3, [r7, #11]
 80087f8:	3301      	adds	r3, #1
 80087fa:	72fb      	strb	r3, [r7, #11]
      break;
 80087fc:	e007      	b.n	800880e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 fa08 	bl	8008c16 <USBD_CtlError>
      err++;
 8008806:	7afb      	ldrb	r3, [r7, #11]
 8008808:	3301      	adds	r3, #1
 800880a:	72fb      	strb	r3, [r7, #11]
      break;
 800880c:	bf00      	nop
  }

  if (err != 0U)
 800880e:	7afb      	ldrb	r3, [r7, #11]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d11e      	bne.n	8008852 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	88db      	ldrh	r3, [r3, #6]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d016      	beq.n	800884a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800881c:	893b      	ldrh	r3, [r7, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00e      	beq.n	8008840 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	88da      	ldrh	r2, [r3, #6]
 8008826:	893b      	ldrh	r3, [r7, #8]
 8008828:	4293      	cmp	r3, r2
 800882a:	bf28      	it	cs
 800882c:	4613      	movcs	r3, r2
 800882e:	b29b      	uxth	r3, r3
 8008830:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008832:	893b      	ldrh	r3, [r7, #8]
 8008834:	461a      	mov	r2, r3
 8008836:	68f9      	ldr	r1, [r7, #12]
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 fa5d 	bl	8008cf8 <USBD_CtlSendData>
 800883e:	e009      	b.n	8008854 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008840:	6839      	ldr	r1, [r7, #0]
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f9e7 	bl	8008c16 <USBD_CtlError>
 8008848:	e004      	b.n	8008854 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 faae 	bl	8008dac <USBD_CtlSendStatus>
 8008850:	e000      	b.n	8008854 <USBD_GetDescriptor+0x2cc>
    return;
 8008852:	bf00      	nop
  }
}
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop

0800885c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	889b      	ldrh	r3, [r3, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d131      	bne.n	80088d2 <USBD_SetAddress+0x76>
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	88db      	ldrh	r3, [r3, #6]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d12d      	bne.n	80088d2 <USBD_SetAddress+0x76>
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	885b      	ldrh	r3, [r3, #2]
 800887a:	2b7f      	cmp	r3, #127	; 0x7f
 800887c:	d829      	bhi.n	80088d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	885b      	ldrh	r3, [r3, #2]
 8008882:	b2db      	uxtb	r3, r3
 8008884:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008888:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b03      	cmp	r3, #3
 8008894:	d104      	bne.n	80088a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008896:	6839      	ldr	r1, [r7, #0]
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f9bc 	bl	8008c16 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800889e:	e01d      	b.n	80088dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	7bfa      	ldrb	r2, [r7, #15]
 80088a4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088a8:	7bfb      	ldrb	r3, [r7, #15]
 80088aa:	4619      	mov	r1, r3
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 ff35 	bl	800971c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f000 fa7a 	bl	8008dac <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80088b8:	7bfb      	ldrb	r3, [r7, #15]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d004      	beq.n	80088c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2202      	movs	r2, #2
 80088c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088c6:	e009      	b.n	80088dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088d0:	e004      	b.n	80088dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80088d2:	6839      	ldr	r1, [r7, #0]
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f99e 	bl	8008c16 <USBD_CtlError>
  }
}
 80088da:	bf00      	nop
 80088dc:	bf00      	nop
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088ee:	2300      	movs	r3, #0
 80088f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	885b      	ldrh	r3, [r3, #2]
 80088f6:	b2da      	uxtb	r2, r3
 80088f8:	4b4e      	ldr	r3, [pc, #312]	; (8008a34 <USBD_SetConfig+0x150>)
 80088fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088fc:	4b4d      	ldr	r3, [pc, #308]	; (8008a34 <USBD_SetConfig+0x150>)
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	2b01      	cmp	r3, #1
 8008902:	d905      	bls.n	8008910 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 f985 	bl	8008c16 <USBD_CtlError>
    return USBD_FAIL;
 800890c:	2303      	movs	r3, #3
 800890e:	e08c      	b.n	8008a2a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008916:	b2db      	uxtb	r3, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d002      	beq.n	8008922 <USBD_SetConfig+0x3e>
 800891c:	2b03      	cmp	r3, #3
 800891e:	d029      	beq.n	8008974 <USBD_SetConfig+0x90>
 8008920:	e075      	b.n	8008a0e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008922:	4b44      	ldr	r3, [pc, #272]	; (8008a34 <USBD_SetConfig+0x150>)
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d020      	beq.n	800896c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800892a:	4b42      	ldr	r3, [pc, #264]	; (8008a34 <USBD_SetConfig+0x150>)
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	461a      	mov	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008934:	4b3f      	ldr	r3, [pc, #252]	; (8008a34 <USBD_SetConfig+0x150>)
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	4619      	mov	r1, r3
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7fe ffe7 	bl	800790e <USBD_SetClassConfig>
 8008940:	4603      	mov	r3, r0
 8008942:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008944:	7bfb      	ldrb	r3, [r7, #15]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d008      	beq.n	800895c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800894a:	6839      	ldr	r1, [r7, #0]
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 f962 	bl	8008c16 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2202      	movs	r2, #2
 8008956:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800895a:	e065      	b.n	8008a28 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 fa25 	bl	8008dac <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2203      	movs	r2, #3
 8008966:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800896a:	e05d      	b.n	8008a28 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 fa1d 	bl	8008dac <USBD_CtlSendStatus>
      break;
 8008972:	e059      	b.n	8008a28 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008974:	4b2f      	ldr	r3, [pc, #188]	; (8008a34 <USBD_SetConfig+0x150>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d112      	bne.n	80089a2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2202      	movs	r2, #2
 8008980:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008984:	4b2b      	ldr	r3, [pc, #172]	; (8008a34 <USBD_SetConfig+0x150>)
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	461a      	mov	r2, r3
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800898e:	4b29      	ldr	r3, [pc, #164]	; (8008a34 <USBD_SetConfig+0x150>)
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	4619      	mov	r1, r3
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f7fe ffd6 	bl	8007946 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 fa06 	bl	8008dac <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80089a0:	e042      	b.n	8008a28 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80089a2:	4b24      	ldr	r3, [pc, #144]	; (8008a34 <USBD_SetConfig+0x150>)
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	461a      	mov	r2, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d02a      	beq.n	8008a06 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	4619      	mov	r1, r3
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7fe ffc4 	bl	8007946 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80089be:	4b1d      	ldr	r3, [pc, #116]	; (8008a34 <USBD_SetConfig+0x150>)
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	461a      	mov	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80089c8:	4b1a      	ldr	r3, [pc, #104]	; (8008a34 <USBD_SetConfig+0x150>)
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	4619      	mov	r1, r3
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f7fe ff9d 	bl	800790e <USBD_SetClassConfig>
 80089d4:	4603      	mov	r3, r0
 80089d6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00f      	beq.n	80089fe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f918 	bl	8008c16 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7fe ffa9 	bl	8007946 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2202      	movs	r2, #2
 80089f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80089fc:	e014      	b.n	8008a28 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 f9d4 	bl	8008dac <USBD_CtlSendStatus>
      break;
 8008a04:	e010      	b.n	8008a28 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 f9d0 	bl	8008dac <USBD_CtlSendStatus>
      break;
 8008a0c:	e00c      	b.n	8008a28 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008a0e:	6839      	ldr	r1, [r7, #0]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 f900 	bl	8008c16 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a16:	4b07      	ldr	r3, [pc, #28]	; (8008a34 <USBD_SetConfig+0x150>)
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7fe ff92 	bl	8007946 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008a22:	2303      	movs	r3, #3
 8008a24:	73fb      	strb	r3, [r7, #15]
      break;
 8008a26:	bf00      	nop
  }

  return ret;
 8008a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	20000284 	.word	0x20000284

08008a38 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	88db      	ldrh	r3, [r3, #6]
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d004      	beq.n	8008a54 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008a4a:	6839      	ldr	r1, [r7, #0]
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 f8e2 	bl	8008c16 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a52:	e023      	b.n	8008a9c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	dc02      	bgt.n	8008a66 <USBD_GetConfig+0x2e>
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	dc03      	bgt.n	8008a6c <USBD_GetConfig+0x34>
 8008a64:	e015      	b.n	8008a92 <USBD_GetConfig+0x5a>
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	d00b      	beq.n	8008a82 <USBD_GetConfig+0x4a>
 8008a6a:	e012      	b.n	8008a92 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	3308      	adds	r3, #8
 8008a76:	2201      	movs	r2, #1
 8008a78:	4619      	mov	r1, r3
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 f93c 	bl	8008cf8 <USBD_CtlSendData>
        break;
 8008a80:	e00c      	b.n	8008a9c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	3304      	adds	r3, #4
 8008a86:	2201      	movs	r2, #1
 8008a88:	4619      	mov	r1, r3
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f934 	bl	8008cf8 <USBD_CtlSendData>
        break;
 8008a90:	e004      	b.n	8008a9c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008a92:	6839      	ldr	r1, [r7, #0]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 f8be 	bl	8008c16 <USBD_CtlError>
        break;
 8008a9a:	bf00      	nop
}
 8008a9c:	bf00      	nop
 8008a9e:	3708      	adds	r7, #8
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d81e      	bhi.n	8008afa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	88db      	ldrh	r3, [r3, #6]
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d004      	beq.n	8008ace <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f8a5 	bl	8008c16 <USBD_CtlError>
        break;
 8008acc:	e01a      	b.n	8008b04 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	f043 0202 	orr.w	r2, r3, #2
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	330c      	adds	r3, #12
 8008aee:	2202      	movs	r2, #2
 8008af0:	4619      	mov	r1, r3
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f900 	bl	8008cf8 <USBD_CtlSendData>
      break;
 8008af8:	e004      	b.n	8008b04 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008afa:	6839      	ldr	r1, [r7, #0]
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 f88a 	bl	8008c16 <USBD_CtlError>
      break;
 8008b02:	bf00      	nop
  }
}
 8008b04:	bf00      	nop
 8008b06:	3708      	adds	r7, #8
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	885b      	ldrh	r3, [r3, #2]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d107      	bne.n	8008b2e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 f940 	bl	8008dac <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008b2c:	e013      	b.n	8008b56 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	885b      	ldrh	r3, [r3, #2]
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d10b      	bne.n	8008b4e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	889b      	ldrh	r3, [r3, #4]
 8008b3a:	0a1b      	lsrs	r3, r3, #8
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	b2da      	uxtb	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f930 	bl	8008dac <USBD_CtlSendStatus>
}
 8008b4c:	e003      	b.n	8008b56 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008b4e:	6839      	ldr	r1, [r7, #0]
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f860 	bl	8008c16 <USBD_CtlError>
}
 8008b56:	bf00      	nop
 8008b58:	3708      	adds	r7, #8
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b082      	sub	sp, #8
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	3b01      	subs	r3, #1
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d80b      	bhi.n	8008b8e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	885b      	ldrh	r3, [r3, #2]
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d10c      	bne.n	8008b98 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f910 	bl	8008dac <USBD_CtlSendStatus>
      }
      break;
 8008b8c:	e004      	b.n	8008b98 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f840 	bl	8008c16 <USBD_CtlError>
      break;
 8008b96:	e000      	b.n	8008b9a <USBD_ClrFeature+0x3c>
      break;
 8008b98:	bf00      	nop
  }
}
 8008b9a:	bf00      	nop
 8008b9c:	3708      	adds	r7, #8
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}

08008ba2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b084      	sub	sp, #16
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	781a      	ldrb	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	3301      	adds	r3, #1
 8008bbc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	781a      	ldrb	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f7ff fa41 	bl	8008054 <SWAPBYTE>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	3301      	adds	r3, #1
 8008be4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f7ff fa34 	bl	8008054 <SWAPBYTE>
 8008bec:	4603      	mov	r3, r0
 8008bee:	461a      	mov	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008c00:	68f8      	ldr	r0, [r7, #12]
 8008c02:	f7ff fa27 	bl	8008054 <SWAPBYTE>
 8008c06:	4603      	mov	r3, r0
 8008c08:	461a      	mov	r2, r3
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	80da      	strh	r2, [r3, #6]
}
 8008c0e:	bf00      	nop
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b082      	sub	sp, #8
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c20:	2180      	movs	r1, #128	; 0x80
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 fd10 	bl	8009648 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008c28:	2100      	movs	r1, #0
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 fd0c 	bl	8009648 <USBD_LL_StallEP>
}
 8008c30:	bf00      	nop
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b086      	sub	sp, #24
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	60f8      	str	r0, [r7, #12]
 8008c40:	60b9      	str	r1, [r7, #8]
 8008c42:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008c44:	2300      	movs	r3, #0
 8008c46:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d036      	beq.n	8008cbc <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008c52:	6938      	ldr	r0, [r7, #16]
 8008c54:	f000 f836 	bl	8008cc4 <USBD_GetLen>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	005b      	lsls	r3, r3, #1
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c66:	7dfb      	ldrb	r3, [r7, #23]
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	7812      	ldrb	r2, [r2, #0]
 8008c70:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c72:	7dfb      	ldrb	r3, [r7, #23]
 8008c74:	3301      	adds	r3, #1
 8008c76:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008c78:	7dfb      	ldrb	r3, [r7, #23]
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	2203      	movs	r2, #3
 8008c80:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c82:	7dfb      	ldrb	r3, [r7, #23]
 8008c84:	3301      	adds	r3, #1
 8008c86:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008c88:	e013      	b.n	8008cb2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008c8a:	7dfb      	ldrb	r3, [r7, #23]
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	4413      	add	r3, r2
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	7812      	ldrb	r2, [r2, #0]
 8008c94:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	613b      	str	r3, [r7, #16]
    idx++;
 8008c9c:	7dfb      	ldrb	r3, [r7, #23]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008ca2:	7dfb      	ldrb	r3, [r7, #23]
 8008ca4:	68ba      	ldr	r2, [r7, #8]
 8008ca6:	4413      	add	r3, r2
 8008ca8:	2200      	movs	r2, #0
 8008caa:	701a      	strb	r2, [r3, #0]
    idx++;
 8008cac:	7dfb      	ldrb	r3, [r7, #23]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d1e7      	bne.n	8008c8a <USBD_GetString+0x52>
 8008cba:	e000      	b.n	8008cbe <USBD_GetString+0x86>
    return;
 8008cbc:	bf00      	nop
  }
}
 8008cbe:	3718      	adds	r7, #24
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008cd4:	e005      	b.n	8008ce2 <USBD_GetLen+0x1e>
  {
    len++;
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1f5      	bne.n	8008cd6 <USBD_GetLen+0x12>
  }

  return len;
 8008cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3714      	adds	r7, #20
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	60b9      	str	r1, [r7, #8]
 8008d02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2202      	movs	r2, #2
 8008d08:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	68f8      	ldr	r0, [r7, #12]
 8008d20:	f000 fd1b 	bl	800975a <USBD_LL_Transmit>

  return USBD_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b084      	sub	sp, #16
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	60f8      	str	r0, [r7, #12]
 8008d36:	60b9      	str	r1, [r7, #8]
 8008d38:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	68ba      	ldr	r2, [r7, #8]
 8008d3e:	2100      	movs	r1, #0
 8008d40:	68f8      	ldr	r0, [r7, #12]
 8008d42:	f000 fd0a 	bl	800975a <USBD_LL_Transmit>

  return USBD_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2203      	movs	r2, #3
 8008d60:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68ba      	ldr	r2, [r7, #8]
 8008d78:	2100      	movs	r1, #0
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 fd0e 	bl	800979c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d80:	2300      	movs	r3, #0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	60f8      	str	r0, [r7, #12]
 8008d92:	60b9      	str	r1, [r7, #8]
 8008d94:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	2100      	movs	r1, #0
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f000 fcfd 	bl	800979c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2204      	movs	r2, #4
 8008db8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 fcc9 	bl	800975a <USBD_LL_Transmit>

  return USBD_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b082      	sub	sp, #8
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2205      	movs	r2, #5
 8008dde:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008de2:	2300      	movs	r3, #0
 8008de4:	2200      	movs	r2, #0
 8008de6:	2100      	movs	r1, #0
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fcd7 	bl	800979c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	4912      	ldr	r1, [pc, #72]	; (8008e48 <MX_USB_DEVICE_Init+0x50>)
 8008e00:	4812      	ldr	r0, [pc, #72]	; (8008e4c <MX_USB_DEVICE_Init+0x54>)
 8008e02:	f7fe fd07 	bl	8007814 <USBD_Init>
 8008e06:	4603      	mov	r3, r0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d001      	beq.n	8008e10 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008e0c:	f7f8 f840 	bl	8000e90 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008e10:	490f      	ldr	r1, [pc, #60]	; (8008e50 <MX_USB_DEVICE_Init+0x58>)
 8008e12:	480e      	ldr	r0, [pc, #56]	; (8008e4c <MX_USB_DEVICE_Init+0x54>)
 8008e14:	f7fe fd2e 	bl	8007874 <USBD_RegisterClass>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008e1e:	f7f8 f837 	bl	8000e90 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008e22:	490c      	ldr	r1, [pc, #48]	; (8008e54 <MX_USB_DEVICE_Init+0x5c>)
 8008e24:	4809      	ldr	r0, [pc, #36]	; (8008e4c <MX_USB_DEVICE_Init+0x54>)
 8008e26:	f7fe fc1f 	bl	8007668 <USBD_CDC_RegisterInterface>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008e30:	f7f8 f82e 	bl	8000e90 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008e34:	4805      	ldr	r0, [pc, #20]	; (8008e4c <MX_USB_DEVICE_Init+0x54>)
 8008e36:	f7fe fd53 	bl	80078e0 <USBD_Start>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d001      	beq.n	8008e44 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008e40:	f7f8 f826 	bl	8000e90 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008e44:	bf00      	nop
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	200000bc 	.word	0x200000bc
 8008e4c:	20000288 	.word	0x20000288
 8008e50:	20000028 	.word	0x20000028
 8008e54:	200000a8 	.word	0x200000a8

08008e58 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	4905      	ldr	r1, [pc, #20]	; (8008e74 <CDC_Init_FS+0x1c>)
 8008e60:	4805      	ldr	r0, [pc, #20]	; (8008e78 <CDC_Init_FS+0x20>)
 8008e62:	f7fe fc1b 	bl	800769c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008e66:	4905      	ldr	r1, [pc, #20]	; (8008e7c <CDC_Init_FS+0x24>)
 8008e68:	4803      	ldr	r0, [pc, #12]	; (8008e78 <CDC_Init_FS+0x20>)
 8008e6a:	f7fe fc39 	bl	80076e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008e6e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	20000d64 	.word	0x20000d64
 8008e78:	20000288 	.word	0x20000288
 8008e7c:	20000564 	.word	0x20000564

08008e80 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008e80:	b480      	push	{r7}
 8008e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008e84:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	4603      	mov	r3, r0
 8008e98:	6039      	str	r1, [r7, #0]
 8008e9a:	71fb      	strb	r3, [r7, #7]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008ea0:	79fb      	ldrb	r3, [r7, #7]
 8008ea2:	2b23      	cmp	r3, #35	; 0x23
 8008ea4:	d84a      	bhi.n	8008f3c <CDC_Control_FS+0xac>
 8008ea6:	a201      	add	r2, pc, #4	; (adr r2, 8008eac <CDC_Control_FS+0x1c>)
 8008ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eac:	08008f3d 	.word	0x08008f3d
 8008eb0:	08008f3d 	.word	0x08008f3d
 8008eb4:	08008f3d 	.word	0x08008f3d
 8008eb8:	08008f3d 	.word	0x08008f3d
 8008ebc:	08008f3d 	.word	0x08008f3d
 8008ec0:	08008f3d 	.word	0x08008f3d
 8008ec4:	08008f3d 	.word	0x08008f3d
 8008ec8:	08008f3d 	.word	0x08008f3d
 8008ecc:	08008f3d 	.word	0x08008f3d
 8008ed0:	08008f3d 	.word	0x08008f3d
 8008ed4:	08008f3d 	.word	0x08008f3d
 8008ed8:	08008f3d 	.word	0x08008f3d
 8008edc:	08008f3d 	.word	0x08008f3d
 8008ee0:	08008f3d 	.word	0x08008f3d
 8008ee4:	08008f3d 	.word	0x08008f3d
 8008ee8:	08008f3d 	.word	0x08008f3d
 8008eec:	08008f3d 	.word	0x08008f3d
 8008ef0:	08008f3d 	.word	0x08008f3d
 8008ef4:	08008f3d 	.word	0x08008f3d
 8008ef8:	08008f3d 	.word	0x08008f3d
 8008efc:	08008f3d 	.word	0x08008f3d
 8008f00:	08008f3d 	.word	0x08008f3d
 8008f04:	08008f3d 	.word	0x08008f3d
 8008f08:	08008f3d 	.word	0x08008f3d
 8008f0c:	08008f3d 	.word	0x08008f3d
 8008f10:	08008f3d 	.word	0x08008f3d
 8008f14:	08008f3d 	.word	0x08008f3d
 8008f18:	08008f3d 	.word	0x08008f3d
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f3d 	.word	0x08008f3d
 8008f24:	08008f3d 	.word	0x08008f3d
 8008f28:	08008f3d 	.word	0x08008f3d
 8008f2c:	08008f3d 	.word	0x08008f3d
 8008f30:	08008f3d 	.word	0x08008f3d
 8008f34:	08008f3d 	.word	0x08008f3d
 8008f38:	08008f3d 	.word	0x08008f3d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008f3c:	bf00      	nop
  }

  return (USBD_OK);
 8008f3e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008f56:	6879      	ldr	r1, [r7, #4]
 8008f58:	4813      	ldr	r0, [pc, #76]	; (8008fa8 <CDC_Receive_FS+0x5c>)
 8008f5a:	f7fe fbc1 	bl	80076e0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008f5e:	4812      	ldr	r0, [pc, #72]	; (8008fa8 <CDC_Receive_FS+0x5c>)
 8008f60:	f7fe fc22 	bl	80077a8 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf,*Len);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 f81f 	bl	8008fb0 <CDC_Transmit_FS>
  if(Buf[0] == '1'){
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	2b31      	cmp	r3, #49	; 0x31
 8008f78:	d106      	bne.n	8008f88 <CDC_Receive_FS+0x3c>
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008f80:	480a      	ldr	r0, [pc, #40]	; (8008fac <CDC_Receive_FS+0x60>)
 8008f82:	f7f9 fb3f 	bl	8002604 <HAL_GPIO_WritePin>
 8008f86:	e009      	b.n	8008f9c <CDC_Receive_FS+0x50>
  }
  else if(Buf[0] == '0'){
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	2b30      	cmp	r3, #48	; 0x30
 8008f8e:	d105      	bne.n	8008f9c <CDC_Receive_FS+0x50>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008f90:	2200      	movs	r2, #0
 8008f92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008f96:	4805      	ldr	r0, [pc, #20]	; (8008fac <CDC_Receive_FS+0x60>)
 8008f98:	f7f9 fb34 	bl	8002604 <HAL_GPIO_WritePin>
  }
  return (USBD_OK);
 8008f9c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	20000288 	.word	0x20000288
 8008fac:	40020c00 	.word	0x40020c00

08008fb0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008fc0:	4b0d      	ldr	r3, [pc, #52]	; (8008ff8 <CDC_Transmit_FS+0x48>)
 8008fc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fc6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e00b      	b.n	8008fee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008fd6:	887b      	ldrh	r3, [r7, #2]
 8008fd8:	461a      	mov	r2, r3
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4806      	ldr	r0, [pc, #24]	; (8008ff8 <CDC_Transmit_FS+0x48>)
 8008fde:	f7fe fb5d 	bl	800769c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008fe2:	4805      	ldr	r0, [pc, #20]	; (8008ff8 <CDC_Transmit_FS+0x48>)
 8008fe4:	f7fe fb9a 	bl	800771c <USBD_CDC_TransmitPacket>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20000288 	.word	0x20000288

08008ffc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	4613      	mov	r3, r2
 8009008:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800900e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009012:	4618      	mov	r0, r3
 8009014:	371c      	adds	r7, #28
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr
	...

08009020 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	4603      	mov	r3, r0
 8009028:	6039      	str	r1, [r7, #0]
 800902a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	2212      	movs	r2, #18
 8009030:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009032:	4b03      	ldr	r3, [pc, #12]	; (8009040 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009034:	4618      	mov	r0, r3
 8009036:	370c      	adds	r7, #12
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr
 8009040:	200000d8 	.word	0x200000d8

08009044 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	4603      	mov	r3, r0
 800904c:	6039      	str	r1, [r7, #0]
 800904e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	2204      	movs	r2, #4
 8009054:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009056:	4b03      	ldr	r3, [pc, #12]	; (8009064 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009058:	4618      	mov	r0, r3
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr
 8009064:	200000ec 	.word	0x200000ec

08009068 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	4603      	mov	r3, r0
 8009070:	6039      	str	r1, [r7, #0]
 8009072:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009074:	79fb      	ldrb	r3, [r7, #7]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d105      	bne.n	8009086 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	4907      	ldr	r1, [pc, #28]	; (800909c <USBD_FS_ProductStrDescriptor+0x34>)
 800907e:	4808      	ldr	r0, [pc, #32]	; (80090a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009080:	f7ff fdda 	bl	8008c38 <USBD_GetString>
 8009084:	e004      	b.n	8009090 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	4904      	ldr	r1, [pc, #16]	; (800909c <USBD_FS_ProductStrDescriptor+0x34>)
 800908a:	4805      	ldr	r0, [pc, #20]	; (80090a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800908c:	f7ff fdd4 	bl	8008c38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009090:	4b02      	ldr	r3, [pc, #8]	; (800909c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009092:	4618      	mov	r0, r3
 8009094:	3708      	adds	r7, #8
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	20001564 	.word	0x20001564
 80090a0:	0800a488 	.word	0x0800a488

080090a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	4603      	mov	r3, r0
 80090ac:	6039      	str	r1, [r7, #0]
 80090ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090b0:	683a      	ldr	r2, [r7, #0]
 80090b2:	4904      	ldr	r1, [pc, #16]	; (80090c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80090b4:	4804      	ldr	r0, [pc, #16]	; (80090c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80090b6:	f7ff fdbf 	bl	8008c38 <USBD_GetString>
  return USBD_StrDesc;
 80090ba:	4b02      	ldr	r3, [pc, #8]	; (80090c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	20001564 	.word	0x20001564
 80090c8:	0800a4a0 	.word	0x0800a4a0

080090cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	4603      	mov	r3, r0
 80090d4:	6039      	str	r1, [r7, #0]
 80090d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	221a      	movs	r2, #26
 80090dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80090de:	f000 f843 	bl	8009168 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80090e2:	4b02      	ldr	r3, [pc, #8]	; (80090ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3708      	adds	r7, #8
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	200000f0 	.word	0x200000f0

080090f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	4603      	mov	r3, r0
 80090f8:	6039      	str	r1, [r7, #0]
 80090fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80090fc:	79fb      	ldrb	r3, [r7, #7]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d105      	bne.n	800910e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	4907      	ldr	r1, [pc, #28]	; (8009124 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009106:	4808      	ldr	r0, [pc, #32]	; (8009128 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009108:	f7ff fd96 	bl	8008c38 <USBD_GetString>
 800910c:	e004      	b.n	8009118 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800910e:	683a      	ldr	r2, [r7, #0]
 8009110:	4904      	ldr	r1, [pc, #16]	; (8009124 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009112:	4805      	ldr	r0, [pc, #20]	; (8009128 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009114:	f7ff fd90 	bl	8008c38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009118:	4b02      	ldr	r3, [pc, #8]	; (8009124 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800911a:	4618      	mov	r0, r3
 800911c:	3708      	adds	r7, #8
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	20001564 	.word	0x20001564
 8009128:	0800a4b4 	.word	0x0800a4b4

0800912c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	4603      	mov	r3, r0
 8009134:	6039      	str	r1, [r7, #0]
 8009136:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d105      	bne.n	800914a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800913e:	683a      	ldr	r2, [r7, #0]
 8009140:	4907      	ldr	r1, [pc, #28]	; (8009160 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009142:	4808      	ldr	r0, [pc, #32]	; (8009164 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009144:	f7ff fd78 	bl	8008c38 <USBD_GetString>
 8009148:	e004      	b.n	8009154 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	4904      	ldr	r1, [pc, #16]	; (8009160 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800914e:	4805      	ldr	r0, [pc, #20]	; (8009164 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009150:	f7ff fd72 	bl	8008c38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009154:	4b02      	ldr	r3, [pc, #8]	; (8009160 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	20001564 	.word	0x20001564
 8009164:	0800a4c0 	.word	0x0800a4c0

08009168 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800916e:	4b0f      	ldr	r3, [pc, #60]	; (80091ac <Get_SerialNum+0x44>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009174:	4b0e      	ldr	r3, [pc, #56]	; (80091b0 <Get_SerialNum+0x48>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800917a:	4b0e      	ldr	r3, [pc, #56]	; (80091b4 <Get_SerialNum+0x4c>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4413      	add	r3, r2
 8009186:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d009      	beq.n	80091a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800918e:	2208      	movs	r2, #8
 8009190:	4909      	ldr	r1, [pc, #36]	; (80091b8 <Get_SerialNum+0x50>)
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f000 f814 	bl	80091c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009198:	2204      	movs	r2, #4
 800919a:	4908      	ldr	r1, [pc, #32]	; (80091bc <Get_SerialNum+0x54>)
 800919c:	68b8      	ldr	r0, [r7, #8]
 800919e:	f000 f80f 	bl	80091c0 <IntToUnicode>
  }
}
 80091a2:	bf00      	nop
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	1fff7a10 	.word	0x1fff7a10
 80091b0:	1fff7a14 	.word	0x1fff7a14
 80091b4:	1fff7a18 	.word	0x1fff7a18
 80091b8:	200000f2 	.word	0x200000f2
 80091bc:	20000102 	.word	0x20000102

080091c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b087      	sub	sp, #28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	4613      	mov	r3, r2
 80091cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80091ce:	2300      	movs	r3, #0
 80091d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80091d2:	2300      	movs	r3, #0
 80091d4:	75fb      	strb	r3, [r7, #23]
 80091d6:	e027      	b.n	8009228 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	0f1b      	lsrs	r3, r3, #28
 80091dc:	2b09      	cmp	r3, #9
 80091de:	d80b      	bhi.n	80091f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	0f1b      	lsrs	r3, r3, #28
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	7dfb      	ldrb	r3, [r7, #23]
 80091e8:	005b      	lsls	r3, r3, #1
 80091ea:	4619      	mov	r1, r3
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	440b      	add	r3, r1
 80091f0:	3230      	adds	r2, #48	; 0x30
 80091f2:	b2d2      	uxtb	r2, r2
 80091f4:	701a      	strb	r2, [r3, #0]
 80091f6:	e00a      	b.n	800920e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	0f1b      	lsrs	r3, r3, #28
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	7dfb      	ldrb	r3, [r7, #23]
 8009200:	005b      	lsls	r3, r3, #1
 8009202:	4619      	mov	r1, r3
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	440b      	add	r3, r1
 8009208:	3237      	adds	r2, #55	; 0x37
 800920a:	b2d2      	uxtb	r2, r2
 800920c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	011b      	lsls	r3, r3, #4
 8009212:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009214:	7dfb      	ldrb	r3, [r7, #23]
 8009216:	005b      	lsls	r3, r3, #1
 8009218:	3301      	adds	r3, #1
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	4413      	add	r3, r2
 800921e:	2200      	movs	r2, #0
 8009220:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009222:	7dfb      	ldrb	r3, [r7, #23]
 8009224:	3301      	adds	r3, #1
 8009226:	75fb      	strb	r3, [r7, #23]
 8009228:	7dfa      	ldrb	r2, [r7, #23]
 800922a:	79fb      	ldrb	r3, [r7, #7]
 800922c:	429a      	cmp	r2, r3
 800922e:	d3d3      	bcc.n	80091d8 <IntToUnicode+0x18>
  }
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	371c      	adds	r7, #28
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
	...

08009240 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b08a      	sub	sp, #40	; 0x28
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009248:	f107 0314 	add.w	r3, r7, #20
 800924c:	2200      	movs	r2, #0
 800924e:	601a      	str	r2, [r3, #0]
 8009250:	605a      	str	r2, [r3, #4]
 8009252:	609a      	str	r2, [r3, #8]
 8009254:	60da      	str	r2, [r3, #12]
 8009256:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009260:	d14b      	bne.n	80092fa <HAL_PCD_MspInit+0xba>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009262:	2300      	movs	r3, #0
 8009264:	613b      	str	r3, [r7, #16]
 8009266:	4b27      	ldr	r3, [pc, #156]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 8009268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926a:	4a26      	ldr	r2, [pc, #152]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 800926c:	f043 0301 	orr.w	r3, r3, #1
 8009270:	6313      	str	r3, [r2, #48]	; 0x30
 8009272:	4b24      	ldr	r3, [pc, #144]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 8009274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009276:	f003 0301 	and.w	r3, r3, #1
 800927a:	613b      	str	r3, [r7, #16]
 800927c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800927e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009284:	2302      	movs	r3, #2
 8009286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009288:	2300      	movs	r3, #0
 800928a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800928c:	2300      	movs	r3, #0
 800928e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009290:	230a      	movs	r3, #10
 8009292:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009294:	f107 0314 	add.w	r3, r7, #20
 8009298:	4619      	mov	r1, r3
 800929a:	481b      	ldr	r0, [pc, #108]	; (8009308 <HAL_PCD_MspInit+0xc8>)
 800929c:	f7f8 fffe 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80092a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80092a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092a6:	2302      	movs	r3, #2
 80092a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80092aa:	2301      	movs	r3, #1
 80092ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092ae:	2300      	movs	r3, #0
 80092b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80092b2:	230a      	movs	r3, #10
 80092b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092b6:	f107 0314 	add.w	r3, r7, #20
 80092ba:	4619      	mov	r1, r3
 80092bc:	4812      	ldr	r0, [pc, #72]	; (8009308 <HAL_PCD_MspInit+0xc8>)
 80092be:	f7f8 ffed 	bl	800229c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80092c2:	4b10      	ldr	r3, [pc, #64]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 80092c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092c6:	4a0f      	ldr	r2, [pc, #60]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 80092c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092cc:	6353      	str	r3, [r2, #52]	; 0x34
 80092ce:	2300      	movs	r3, #0
 80092d0:	60fb      	str	r3, [r7, #12]
 80092d2:	4b0c      	ldr	r3, [pc, #48]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 80092d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092d6:	4a0b      	ldr	r2, [pc, #44]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 80092d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80092dc:	6453      	str	r3, [r2, #68]	; 0x44
 80092de:	4b09      	ldr	r3, [pc, #36]	; (8009304 <HAL_PCD_MspInit+0xc4>)
 80092e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092e6:	60fb      	str	r3, [r7, #12]
 80092e8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80092ea:	2200      	movs	r2, #0
 80092ec:	2100      	movs	r1, #0
 80092ee:	2043      	movs	r0, #67	; 0x43
 80092f0:	f7f8 ff0b 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80092f4:	2043      	movs	r0, #67	; 0x43
 80092f6:	f7f8 ff24 	bl	8002142 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80092fa:	bf00      	nop
 80092fc:	3728      	adds	r7, #40	; 0x28
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	40023800 	.word	0x40023800
 8009308:	40020000 	.word	0x40020000

0800930c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009320:	4619      	mov	r1, r3
 8009322:	4610      	mov	r0, r2
 8009324:	f7fe fb29 	bl	800797a <USBD_LL_SetupStage>
}
 8009328:	bf00      	nop
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009342:	78fa      	ldrb	r2, [r7, #3]
 8009344:	6879      	ldr	r1, [r7, #4]
 8009346:	4613      	mov	r3, r2
 8009348:	00db      	lsls	r3, r3, #3
 800934a:	4413      	add	r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	440b      	add	r3, r1
 8009350:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009354:	681a      	ldr	r2, [r3, #0]
 8009356:	78fb      	ldrb	r3, [r7, #3]
 8009358:	4619      	mov	r1, r3
 800935a:	f7fe fb63 	bl	8007a24 <USBD_LL_DataOutStage>
}
 800935e:	bf00      	nop
 8009360:	3708      	adds	r7, #8
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}

08009366 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b082      	sub	sp, #8
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
 800936e:	460b      	mov	r3, r1
 8009370:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009378:	78fa      	ldrb	r2, [r7, #3]
 800937a:	6879      	ldr	r1, [r7, #4]
 800937c:	4613      	mov	r3, r2
 800937e:	00db      	lsls	r3, r3, #3
 8009380:	4413      	add	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	440b      	add	r3, r1
 8009386:	334c      	adds	r3, #76	; 0x4c
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	78fb      	ldrb	r3, [r7, #3]
 800938c:	4619      	mov	r1, r3
 800938e:	f7fe fbfc 	bl	8007b8a <USBD_LL_DataInStage>
}
 8009392:	bf00      	nop
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b082      	sub	sp, #8
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7fe fd30 	bl	8007e0e <USBD_LL_SOF>
}
 80093ae:	bf00      	nop
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b084      	sub	sp, #16
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80093be:	2301      	movs	r3, #1
 80093c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d102      	bne.n	80093d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80093ca:	2300      	movs	r3, #0
 80093cc:	73fb      	strb	r3, [r7, #15]
 80093ce:	e008      	b.n	80093e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d102      	bne.n	80093de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80093d8:	2301      	movs	r3, #1
 80093da:	73fb      	strb	r3, [r7, #15]
 80093dc:	e001      	b.n	80093e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80093de:	f7f7 fd57 	bl	8000e90 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80093e8:	7bfa      	ldrb	r2, [r7, #15]
 80093ea:	4611      	mov	r1, r2
 80093ec:	4618      	mov	r0, r3
 80093ee:	f7fe fcd0 	bl	8007d92 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80093f8:	4618      	mov	r0, r3
 80093fa:	f7fe fc78 	bl	8007cee <USBD_LL_Reset>
}
 80093fe:	bf00      	nop
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
	...

08009408 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b082      	sub	sp, #8
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009416:	4618      	mov	r0, r3
 8009418:	f7fe fccb 	bl	8007db2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	6812      	ldr	r2, [r2, #0]
 800942a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800942e:	f043 0301 	orr.w	r3, r3, #1
 8009432:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d005      	beq.n	8009448 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800943c:	4b04      	ldr	r3, [pc, #16]	; (8009450 <HAL_PCD_SuspendCallback+0x48>)
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	4a03      	ldr	r2, [pc, #12]	; (8009450 <HAL_PCD_SuspendCallback+0x48>)
 8009442:	f043 0306 	orr.w	r3, r3, #6
 8009446:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	e000ed00 	.word	0xe000ed00

08009454 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009462:	4618      	mov	r0, r3
 8009464:	f7fe fcbb 	bl	8007dde <USBD_LL_Resume>
}
 8009468:	bf00      	nop
 800946a:	3708      	adds	r7, #8
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	460b      	mov	r3, r1
 800947a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009482:	78fa      	ldrb	r2, [r7, #3]
 8009484:	4611      	mov	r1, r2
 8009486:	4618      	mov	r0, r3
 8009488:	f7fe fd13 	bl	8007eb2 <USBD_LL_IsoOUTIncomplete>
}
 800948c:	bf00      	nop
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b082      	sub	sp, #8
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	460b      	mov	r3, r1
 800949e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	4611      	mov	r1, r2
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe fccf 	bl	8007e4e <USBD_LL_IsoINIncomplete>
}
 80094b0:	bf00      	nop
 80094b2:	3708      	adds	r7, #8
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b082      	sub	sp, #8
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe fd25 	bl	8007f16 <USBD_LL_DevConnected>
}
 80094cc:	bf00      	nop
 80094ce:	3708      	adds	r7, #8
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe fd22 	bl	8007f2c <USBD_LL_DevDisconnected>
}
 80094e8:	bf00      	nop
 80094ea:	3708      	adds	r7, #8
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d13c      	bne.n	800957a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009500:	4a20      	ldr	r2, [pc, #128]	; (8009584 <USBD_LL_Init+0x94>)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a1e      	ldr	r2, [pc, #120]	; (8009584 <USBD_LL_Init+0x94>)
 800950c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009510:	4b1c      	ldr	r3, [pc, #112]	; (8009584 <USBD_LL_Init+0x94>)
 8009512:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009516:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009518:	4b1a      	ldr	r3, [pc, #104]	; (8009584 <USBD_LL_Init+0x94>)
 800951a:	2204      	movs	r2, #4
 800951c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800951e:	4b19      	ldr	r3, [pc, #100]	; (8009584 <USBD_LL_Init+0x94>)
 8009520:	2202      	movs	r2, #2
 8009522:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009524:	4b17      	ldr	r3, [pc, #92]	; (8009584 <USBD_LL_Init+0x94>)
 8009526:	2200      	movs	r2, #0
 8009528:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800952a:	4b16      	ldr	r3, [pc, #88]	; (8009584 <USBD_LL_Init+0x94>)
 800952c:	2202      	movs	r2, #2
 800952e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009530:	4b14      	ldr	r3, [pc, #80]	; (8009584 <USBD_LL_Init+0x94>)
 8009532:	2200      	movs	r2, #0
 8009534:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009536:	4b13      	ldr	r3, [pc, #76]	; (8009584 <USBD_LL_Init+0x94>)
 8009538:	2200      	movs	r2, #0
 800953a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800953c:	4b11      	ldr	r3, [pc, #68]	; (8009584 <USBD_LL_Init+0x94>)
 800953e:	2200      	movs	r2, #0
 8009540:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009542:	4b10      	ldr	r3, [pc, #64]	; (8009584 <USBD_LL_Init+0x94>)
 8009544:	2200      	movs	r2, #0
 8009546:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009548:	4b0e      	ldr	r3, [pc, #56]	; (8009584 <USBD_LL_Init+0x94>)
 800954a:	2200      	movs	r2, #0
 800954c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800954e:	480d      	ldr	r0, [pc, #52]	; (8009584 <USBD_LL_Init+0x94>)
 8009550:	f7f9 f871 	bl	8002636 <HAL_PCD_Init>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d001      	beq.n	800955e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800955a:	f7f7 fc99 	bl	8000e90 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800955e:	2180      	movs	r1, #128	; 0x80
 8009560:	4808      	ldr	r0, [pc, #32]	; (8009584 <USBD_LL_Init+0x94>)
 8009562:	f7fa fac8 	bl	8003af6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009566:	2240      	movs	r2, #64	; 0x40
 8009568:	2100      	movs	r1, #0
 800956a:	4806      	ldr	r0, [pc, #24]	; (8009584 <USBD_LL_Init+0x94>)
 800956c:	f7fa fa7c 	bl	8003a68 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009570:	2280      	movs	r2, #128	; 0x80
 8009572:	2101      	movs	r1, #1
 8009574:	4803      	ldr	r0, [pc, #12]	; (8009584 <USBD_LL_Init+0x94>)
 8009576:	f7fa fa77 	bl	8003a68 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3708      	adds	r7, #8
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	20001764 	.word	0x20001764

08009588 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009594:	2300      	movs	r3, #0
 8009596:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800959e:	4618      	mov	r0, r3
 80095a0:	f7f9 f966 	bl	8002870 <HAL_PCD_Start>
 80095a4:	4603      	mov	r3, r0
 80095a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095a8:	7bfb      	ldrb	r3, [r7, #15]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f000 f942 	bl	8009834 <USBD_Get_USB_Status>
 80095b0:	4603      	mov	r3, r0
 80095b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b084      	sub	sp, #16
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
 80095c6:	4608      	mov	r0, r1
 80095c8:	4611      	mov	r1, r2
 80095ca:	461a      	mov	r2, r3
 80095cc:	4603      	mov	r3, r0
 80095ce:	70fb      	strb	r3, [r7, #3]
 80095d0:	460b      	mov	r3, r1
 80095d2:	70bb      	strb	r3, [r7, #2]
 80095d4:	4613      	mov	r3, r2
 80095d6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095d8:	2300      	movs	r3, #0
 80095da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095dc:	2300      	movs	r3, #0
 80095de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80095e6:	78bb      	ldrb	r3, [r7, #2]
 80095e8:	883a      	ldrh	r2, [r7, #0]
 80095ea:	78f9      	ldrb	r1, [r7, #3]
 80095ec:	f7f9 fe37 	bl	800325e <HAL_PCD_EP_Open>
 80095f0:	4603      	mov	r3, r0
 80095f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095f4:	7bfb      	ldrb	r3, [r7, #15]
 80095f6:	4618      	mov	r0, r3
 80095f8:	f000 f91c 	bl	8009834 <USBD_Get_USB_Status>
 80095fc:	4603      	mov	r3, r0
 80095fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009600:	7bbb      	ldrb	r3, [r7, #14]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
 8009612:	460b      	mov	r3, r1
 8009614:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009616:	2300      	movs	r3, #0
 8009618:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800961a:	2300      	movs	r3, #0
 800961c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009624:	78fa      	ldrb	r2, [r7, #3]
 8009626:	4611      	mov	r1, r2
 8009628:	4618      	mov	r0, r3
 800962a:	f7f9 fe80 	bl	800332e <HAL_PCD_EP_Close>
 800962e:	4603      	mov	r3, r0
 8009630:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009632:	7bfb      	ldrb	r3, [r7, #15]
 8009634:	4618      	mov	r0, r3
 8009636:	f000 f8fd 	bl	8009834 <USBD_Get_USB_Status>
 800963a:	4603      	mov	r3, r0
 800963c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800963e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009640:	4618      	mov	r0, r3
 8009642:	3710      	adds	r7, #16
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	460b      	mov	r3, r1
 8009652:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009658:	2300      	movs	r3, #0
 800965a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009662:	78fa      	ldrb	r2, [r7, #3]
 8009664:	4611      	mov	r1, r2
 8009666:	4618      	mov	r0, r3
 8009668:	f7f9 ff58 	bl	800351c <HAL_PCD_EP_SetStall>
 800966c:	4603      	mov	r3, r0
 800966e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	4618      	mov	r0, r3
 8009674:	f000 f8de 	bl	8009834 <USBD_Get_USB_Status>
 8009678:	4603      	mov	r3, r0
 800967a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800967c:	7bbb      	ldrb	r3, [r7, #14]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b084      	sub	sp, #16
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80096a0:	78fa      	ldrb	r2, [r7, #3]
 80096a2:	4611      	mov	r1, r2
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7f9 ff9d 	bl	80035e4 <HAL_PCD_EP_ClrStall>
 80096aa:	4603      	mov	r3, r0
 80096ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
 80096b0:	4618      	mov	r0, r3
 80096b2:	f000 f8bf 	bl	8009834 <USBD_Get_USB_Status>
 80096b6:	4603      	mov	r3, r0
 80096b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	460b      	mov	r3, r1
 80096ce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80096d6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80096d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	da0b      	bge.n	80096f8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80096e0:	78fb      	ldrb	r3, [r7, #3]
 80096e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80096e6:	68f9      	ldr	r1, [r7, #12]
 80096e8:	4613      	mov	r3, r2
 80096ea:	00db      	lsls	r3, r3, #3
 80096ec:	4413      	add	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	440b      	add	r3, r1
 80096f2:	333e      	adds	r3, #62	; 0x3e
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	e00b      	b.n	8009710 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80096f8:	78fb      	ldrb	r3, [r7, #3]
 80096fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80096fe:	68f9      	ldr	r1, [r7, #12]
 8009700:	4613      	mov	r3, r2
 8009702:	00db      	lsls	r3, r3, #3
 8009704:	4413      	add	r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	440b      	add	r3, r1
 800970a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800970e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009728:	2300      	movs	r3, #0
 800972a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800972c:	2300      	movs	r3, #0
 800972e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009736:	78fa      	ldrb	r2, [r7, #3]
 8009738:	4611      	mov	r1, r2
 800973a:	4618      	mov	r0, r3
 800973c:	f7f9 fd6a 	bl	8003214 <HAL_PCD_SetAddress>
 8009740:	4603      	mov	r3, r0
 8009742:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009744:	7bfb      	ldrb	r3, [r7, #15]
 8009746:	4618      	mov	r0, r3
 8009748:	f000 f874 	bl	8009834 <USBD_Get_USB_Status>
 800974c:	4603      	mov	r3, r0
 800974e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009750:	7bbb      	ldrb	r3, [r7, #14]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b086      	sub	sp, #24
 800975e:	af00      	add	r7, sp, #0
 8009760:	60f8      	str	r0, [r7, #12]
 8009762:	607a      	str	r2, [r7, #4]
 8009764:	603b      	str	r3, [r7, #0]
 8009766:	460b      	mov	r3, r1
 8009768:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009778:	7af9      	ldrb	r1, [r7, #11]
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	f7f9 fe83 	bl	8003488 <HAL_PCD_EP_Transmit>
 8009782:	4603      	mov	r3, r0
 8009784:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009786:	7dfb      	ldrb	r3, [r7, #23]
 8009788:	4618      	mov	r0, r3
 800978a:	f000 f853 	bl	8009834 <USBD_Get_USB_Status>
 800978e:	4603      	mov	r3, r0
 8009790:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009792:	7dbb      	ldrb	r3, [r7, #22]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	607a      	str	r2, [r7, #4]
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	460b      	mov	r3, r1
 80097aa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097b0:	2300      	movs	r3, #0
 80097b2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80097ba:	7af9      	ldrb	r1, [r7, #11]
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	f7f9 fdff 	bl	80033c2 <HAL_PCD_EP_Receive>
 80097c4:	4603      	mov	r3, r0
 80097c6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c8:	7dfb      	ldrb	r3, [r7, #23]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 f832 	bl	8009834 <USBD_Get_USB_Status>
 80097d0:	4603      	mov	r3, r0
 80097d2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80097d4:	7dbb      	ldrb	r3, [r7, #22]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3718      	adds	r7, #24
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b082      	sub	sp, #8
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
 80097e6:	460b      	mov	r3, r1
 80097e8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097f0:	78fa      	ldrb	r2, [r7, #3]
 80097f2:	4611      	mov	r1, r2
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7f9 fe2f 	bl	8003458 <HAL_PCD_EP_GetRxCount>
 80097fa:	4603      	mov	r3, r0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3708      	adds	r7, #8
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800980c:	4b03      	ldr	r3, [pc, #12]	; (800981c <USBD_static_malloc+0x18>)
}
 800980e:	4618      	mov	r0, r3
 8009810:	370c      	adds	r7, #12
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	20001c70 	.word	0x20001c70

08009820 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009820:	b480      	push	{r7}
 8009822:	b083      	sub	sp, #12
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]

}
 8009828:	bf00      	nop
 800982a:	370c      	adds	r7, #12
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
 800983a:	4603      	mov	r3, r0
 800983c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009842:	79fb      	ldrb	r3, [r7, #7]
 8009844:	2b03      	cmp	r3, #3
 8009846:	d817      	bhi.n	8009878 <USBD_Get_USB_Status+0x44>
 8009848:	a201      	add	r2, pc, #4	; (adr r2, 8009850 <USBD_Get_USB_Status+0x1c>)
 800984a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800984e:	bf00      	nop
 8009850:	08009861 	.word	0x08009861
 8009854:	08009867 	.word	0x08009867
 8009858:	0800986d 	.word	0x0800986d
 800985c:	08009873 	.word	0x08009873
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009860:	2300      	movs	r3, #0
 8009862:	73fb      	strb	r3, [r7, #15]
    break;
 8009864:	e00b      	b.n	800987e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009866:	2303      	movs	r3, #3
 8009868:	73fb      	strb	r3, [r7, #15]
    break;
 800986a:	e008      	b.n	800987e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800986c:	2301      	movs	r3, #1
 800986e:	73fb      	strb	r3, [r7, #15]
    break;
 8009870:	e005      	b.n	800987e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009872:	2303      	movs	r3, #3
 8009874:	73fb      	strb	r3, [r7, #15]
    break;
 8009876:	e002      	b.n	800987e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009878:	2303      	movs	r3, #3
 800987a:	73fb      	strb	r3, [r7, #15]
    break;
 800987c:	bf00      	nop
  }
  return usb_status;
 800987e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009880:	4618      	mov	r0, r3
 8009882:	3714      	adds	r7, #20
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <atoi>:
 800988c:	220a      	movs	r2, #10
 800988e:	2100      	movs	r1, #0
 8009890:	f000 b882 	b.w	8009998 <strtol>

08009894 <_strtol_l.constprop.0>:
 8009894:	2b01      	cmp	r3, #1
 8009896:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989a:	d001      	beq.n	80098a0 <_strtol_l.constprop.0+0xc>
 800989c:	2b24      	cmp	r3, #36	; 0x24
 800989e:	d906      	bls.n	80098ae <_strtol_l.constprop.0+0x1a>
 80098a0:	f000 f8c2 	bl	8009a28 <__errno>
 80098a4:	2316      	movs	r3, #22
 80098a6:	6003      	str	r3, [r0, #0]
 80098a8:	2000      	movs	r0, #0
 80098aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009994 <_strtol_l.constprop.0+0x100>
 80098b2:	460d      	mov	r5, r1
 80098b4:	462e      	mov	r6, r5
 80098b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098ba:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80098be:	f017 0708 	ands.w	r7, r7, #8
 80098c2:	d1f7      	bne.n	80098b4 <_strtol_l.constprop.0+0x20>
 80098c4:	2c2d      	cmp	r4, #45	; 0x2d
 80098c6:	d132      	bne.n	800992e <_strtol_l.constprop.0+0x9a>
 80098c8:	782c      	ldrb	r4, [r5, #0]
 80098ca:	2701      	movs	r7, #1
 80098cc:	1cb5      	adds	r5, r6, #2
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d05b      	beq.n	800998a <_strtol_l.constprop.0+0xf6>
 80098d2:	2b10      	cmp	r3, #16
 80098d4:	d109      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 80098d6:	2c30      	cmp	r4, #48	; 0x30
 80098d8:	d107      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 80098da:	782c      	ldrb	r4, [r5, #0]
 80098dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80098e0:	2c58      	cmp	r4, #88	; 0x58
 80098e2:	d14d      	bne.n	8009980 <_strtol_l.constprop.0+0xec>
 80098e4:	786c      	ldrb	r4, [r5, #1]
 80098e6:	2310      	movs	r3, #16
 80098e8:	3502      	adds	r5, #2
 80098ea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80098ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80098f2:	f04f 0e00 	mov.w	lr, #0
 80098f6:	fbb8 f9f3 	udiv	r9, r8, r3
 80098fa:	4676      	mov	r6, lr
 80098fc:	fb03 8a19 	mls	sl, r3, r9, r8
 8009900:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009904:	f1bc 0f09 	cmp.w	ip, #9
 8009908:	d816      	bhi.n	8009938 <_strtol_l.constprop.0+0xa4>
 800990a:	4664      	mov	r4, ip
 800990c:	42a3      	cmp	r3, r4
 800990e:	dd24      	ble.n	800995a <_strtol_l.constprop.0+0xc6>
 8009910:	f1be 3fff 	cmp.w	lr, #4294967295
 8009914:	d008      	beq.n	8009928 <_strtol_l.constprop.0+0x94>
 8009916:	45b1      	cmp	r9, r6
 8009918:	d31c      	bcc.n	8009954 <_strtol_l.constprop.0+0xc0>
 800991a:	d101      	bne.n	8009920 <_strtol_l.constprop.0+0x8c>
 800991c:	45a2      	cmp	sl, r4
 800991e:	db19      	blt.n	8009954 <_strtol_l.constprop.0+0xc0>
 8009920:	fb06 4603 	mla	r6, r6, r3, r4
 8009924:	f04f 0e01 	mov.w	lr, #1
 8009928:	f815 4b01 	ldrb.w	r4, [r5], #1
 800992c:	e7e8      	b.n	8009900 <_strtol_l.constprop.0+0x6c>
 800992e:	2c2b      	cmp	r4, #43	; 0x2b
 8009930:	bf04      	itt	eq
 8009932:	782c      	ldrbeq	r4, [r5, #0]
 8009934:	1cb5      	addeq	r5, r6, #2
 8009936:	e7ca      	b.n	80098ce <_strtol_l.constprop.0+0x3a>
 8009938:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800993c:	f1bc 0f19 	cmp.w	ip, #25
 8009940:	d801      	bhi.n	8009946 <_strtol_l.constprop.0+0xb2>
 8009942:	3c37      	subs	r4, #55	; 0x37
 8009944:	e7e2      	b.n	800990c <_strtol_l.constprop.0+0x78>
 8009946:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800994a:	f1bc 0f19 	cmp.w	ip, #25
 800994e:	d804      	bhi.n	800995a <_strtol_l.constprop.0+0xc6>
 8009950:	3c57      	subs	r4, #87	; 0x57
 8009952:	e7db      	b.n	800990c <_strtol_l.constprop.0+0x78>
 8009954:	f04f 3eff 	mov.w	lr, #4294967295
 8009958:	e7e6      	b.n	8009928 <_strtol_l.constprop.0+0x94>
 800995a:	f1be 3fff 	cmp.w	lr, #4294967295
 800995e:	d105      	bne.n	800996c <_strtol_l.constprop.0+0xd8>
 8009960:	2322      	movs	r3, #34	; 0x22
 8009962:	6003      	str	r3, [r0, #0]
 8009964:	4646      	mov	r6, r8
 8009966:	b942      	cbnz	r2, 800997a <_strtol_l.constprop.0+0xe6>
 8009968:	4630      	mov	r0, r6
 800996a:	e79e      	b.n	80098aa <_strtol_l.constprop.0+0x16>
 800996c:	b107      	cbz	r7, 8009970 <_strtol_l.constprop.0+0xdc>
 800996e:	4276      	negs	r6, r6
 8009970:	2a00      	cmp	r2, #0
 8009972:	d0f9      	beq.n	8009968 <_strtol_l.constprop.0+0xd4>
 8009974:	f1be 0f00 	cmp.w	lr, #0
 8009978:	d000      	beq.n	800997c <_strtol_l.constprop.0+0xe8>
 800997a:	1e69      	subs	r1, r5, #1
 800997c:	6011      	str	r1, [r2, #0]
 800997e:	e7f3      	b.n	8009968 <_strtol_l.constprop.0+0xd4>
 8009980:	2430      	movs	r4, #48	; 0x30
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1b1      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 8009986:	2308      	movs	r3, #8
 8009988:	e7af      	b.n	80098ea <_strtol_l.constprop.0+0x56>
 800998a:	2c30      	cmp	r4, #48	; 0x30
 800998c:	d0a5      	beq.n	80098da <_strtol_l.constprop.0+0x46>
 800998e:	230a      	movs	r3, #10
 8009990:	e7ab      	b.n	80098ea <_strtol_l.constprop.0+0x56>
 8009992:	bf00      	nop
 8009994:	0800a4e9 	.word	0x0800a4e9

08009998 <strtol>:
 8009998:	4613      	mov	r3, r2
 800999a:	460a      	mov	r2, r1
 800999c:	4601      	mov	r1, r0
 800999e:	4802      	ldr	r0, [pc, #8]	; (80099a8 <strtol+0x10>)
 80099a0:	6800      	ldr	r0, [r0, #0]
 80099a2:	f7ff bf77 	b.w	8009894 <_strtol_l.constprop.0>
 80099a6:	bf00      	nop
 80099a8:	20000158 	.word	0x20000158

080099ac <siprintf>:
 80099ac:	b40e      	push	{r1, r2, r3}
 80099ae:	b500      	push	{lr}
 80099b0:	b09c      	sub	sp, #112	; 0x70
 80099b2:	ab1d      	add	r3, sp, #116	; 0x74
 80099b4:	9002      	str	r0, [sp, #8]
 80099b6:	9006      	str	r0, [sp, #24]
 80099b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80099bc:	4809      	ldr	r0, [pc, #36]	; (80099e4 <siprintf+0x38>)
 80099be:	9107      	str	r1, [sp, #28]
 80099c0:	9104      	str	r1, [sp, #16]
 80099c2:	4909      	ldr	r1, [pc, #36]	; (80099e8 <siprintf+0x3c>)
 80099c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099c8:	9105      	str	r1, [sp, #20]
 80099ca:	6800      	ldr	r0, [r0, #0]
 80099cc:	9301      	str	r3, [sp, #4]
 80099ce:	a902      	add	r1, sp, #8
 80099d0:	f000 f9b6 	bl	8009d40 <_svfiprintf_r>
 80099d4:	9b02      	ldr	r3, [sp, #8]
 80099d6:	2200      	movs	r2, #0
 80099d8:	701a      	strb	r2, [r3, #0]
 80099da:	b01c      	add	sp, #112	; 0x70
 80099dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80099e0:	b003      	add	sp, #12
 80099e2:	4770      	bx	lr
 80099e4:	20000158 	.word	0x20000158
 80099e8:	ffff0208 	.word	0xffff0208

080099ec <memset>:
 80099ec:	4402      	add	r2, r0
 80099ee:	4603      	mov	r3, r0
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d100      	bne.n	80099f6 <memset+0xa>
 80099f4:	4770      	bx	lr
 80099f6:	f803 1b01 	strb.w	r1, [r3], #1
 80099fa:	e7f9      	b.n	80099f0 <memset+0x4>

080099fc <strstr>:
 80099fc:	780a      	ldrb	r2, [r1, #0]
 80099fe:	b570      	push	{r4, r5, r6, lr}
 8009a00:	b96a      	cbnz	r2, 8009a1e <strstr+0x22>
 8009a02:	bd70      	pop	{r4, r5, r6, pc}
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d109      	bne.n	8009a1c <strstr+0x20>
 8009a08:	460c      	mov	r4, r1
 8009a0a:	4605      	mov	r5, r0
 8009a0c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d0f6      	beq.n	8009a02 <strstr+0x6>
 8009a14:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009a18:	429e      	cmp	r6, r3
 8009a1a:	d0f7      	beq.n	8009a0c <strstr+0x10>
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	7803      	ldrb	r3, [r0, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1ef      	bne.n	8009a04 <strstr+0x8>
 8009a24:	4618      	mov	r0, r3
 8009a26:	e7ec      	b.n	8009a02 <strstr+0x6>

08009a28 <__errno>:
 8009a28:	4b01      	ldr	r3, [pc, #4]	; (8009a30 <__errno+0x8>)
 8009a2a:	6818      	ldr	r0, [r3, #0]
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop
 8009a30:	20000158 	.word	0x20000158

08009a34 <__libc_init_array>:
 8009a34:	b570      	push	{r4, r5, r6, lr}
 8009a36:	4d0d      	ldr	r5, [pc, #52]	; (8009a6c <__libc_init_array+0x38>)
 8009a38:	4c0d      	ldr	r4, [pc, #52]	; (8009a70 <__libc_init_array+0x3c>)
 8009a3a:	1b64      	subs	r4, r4, r5
 8009a3c:	10a4      	asrs	r4, r4, #2
 8009a3e:	2600      	movs	r6, #0
 8009a40:	42a6      	cmp	r6, r4
 8009a42:	d109      	bne.n	8009a58 <__libc_init_array+0x24>
 8009a44:	4d0b      	ldr	r5, [pc, #44]	; (8009a74 <__libc_init_array+0x40>)
 8009a46:	4c0c      	ldr	r4, [pc, #48]	; (8009a78 <__libc_init_array+0x44>)
 8009a48:	f000 fc6a 	bl	800a320 <_init>
 8009a4c:	1b64      	subs	r4, r4, r5
 8009a4e:	10a4      	asrs	r4, r4, #2
 8009a50:	2600      	movs	r6, #0
 8009a52:	42a6      	cmp	r6, r4
 8009a54:	d105      	bne.n	8009a62 <__libc_init_array+0x2e>
 8009a56:	bd70      	pop	{r4, r5, r6, pc}
 8009a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a5c:	4798      	blx	r3
 8009a5e:	3601      	adds	r6, #1
 8009a60:	e7ee      	b.n	8009a40 <__libc_init_array+0xc>
 8009a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a66:	4798      	blx	r3
 8009a68:	3601      	adds	r6, #1
 8009a6a:	e7f2      	b.n	8009a52 <__libc_init_array+0x1e>
 8009a6c:	0800a624 	.word	0x0800a624
 8009a70:	0800a624 	.word	0x0800a624
 8009a74:	0800a624 	.word	0x0800a624
 8009a78:	0800a628 	.word	0x0800a628

08009a7c <__retarget_lock_acquire_recursive>:
 8009a7c:	4770      	bx	lr

08009a7e <__retarget_lock_release_recursive>:
 8009a7e:	4770      	bx	lr

08009a80 <memcpy>:
 8009a80:	440a      	add	r2, r1
 8009a82:	4291      	cmp	r1, r2
 8009a84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a88:	d100      	bne.n	8009a8c <memcpy+0xc>
 8009a8a:	4770      	bx	lr
 8009a8c:	b510      	push	{r4, lr}
 8009a8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a96:	4291      	cmp	r1, r2
 8009a98:	d1f9      	bne.n	8009a8e <memcpy+0xe>
 8009a9a:	bd10      	pop	{r4, pc}

08009a9c <_free_r>:
 8009a9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a9e:	2900      	cmp	r1, #0
 8009aa0:	d044      	beq.n	8009b2c <_free_r+0x90>
 8009aa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aa6:	9001      	str	r0, [sp, #4]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f1a1 0404 	sub.w	r4, r1, #4
 8009aae:	bfb8      	it	lt
 8009ab0:	18e4      	addlt	r4, r4, r3
 8009ab2:	f000 f8df 	bl	8009c74 <__malloc_lock>
 8009ab6:	4a1e      	ldr	r2, [pc, #120]	; (8009b30 <_free_r+0x94>)
 8009ab8:	9801      	ldr	r0, [sp, #4]
 8009aba:	6813      	ldr	r3, [r2, #0]
 8009abc:	b933      	cbnz	r3, 8009acc <_free_r+0x30>
 8009abe:	6063      	str	r3, [r4, #4]
 8009ac0:	6014      	str	r4, [r2, #0]
 8009ac2:	b003      	add	sp, #12
 8009ac4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ac8:	f000 b8da 	b.w	8009c80 <__malloc_unlock>
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	d908      	bls.n	8009ae2 <_free_r+0x46>
 8009ad0:	6825      	ldr	r5, [r4, #0]
 8009ad2:	1961      	adds	r1, r4, r5
 8009ad4:	428b      	cmp	r3, r1
 8009ad6:	bf01      	itttt	eq
 8009ad8:	6819      	ldreq	r1, [r3, #0]
 8009ada:	685b      	ldreq	r3, [r3, #4]
 8009adc:	1949      	addeq	r1, r1, r5
 8009ade:	6021      	streq	r1, [r4, #0]
 8009ae0:	e7ed      	b.n	8009abe <_free_r+0x22>
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	b10b      	cbz	r3, 8009aec <_free_r+0x50>
 8009ae8:	42a3      	cmp	r3, r4
 8009aea:	d9fa      	bls.n	8009ae2 <_free_r+0x46>
 8009aec:	6811      	ldr	r1, [r2, #0]
 8009aee:	1855      	adds	r5, r2, r1
 8009af0:	42a5      	cmp	r5, r4
 8009af2:	d10b      	bne.n	8009b0c <_free_r+0x70>
 8009af4:	6824      	ldr	r4, [r4, #0]
 8009af6:	4421      	add	r1, r4
 8009af8:	1854      	adds	r4, r2, r1
 8009afa:	42a3      	cmp	r3, r4
 8009afc:	6011      	str	r1, [r2, #0]
 8009afe:	d1e0      	bne.n	8009ac2 <_free_r+0x26>
 8009b00:	681c      	ldr	r4, [r3, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	6053      	str	r3, [r2, #4]
 8009b06:	440c      	add	r4, r1
 8009b08:	6014      	str	r4, [r2, #0]
 8009b0a:	e7da      	b.n	8009ac2 <_free_r+0x26>
 8009b0c:	d902      	bls.n	8009b14 <_free_r+0x78>
 8009b0e:	230c      	movs	r3, #12
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	e7d6      	b.n	8009ac2 <_free_r+0x26>
 8009b14:	6825      	ldr	r5, [r4, #0]
 8009b16:	1961      	adds	r1, r4, r5
 8009b18:	428b      	cmp	r3, r1
 8009b1a:	bf04      	itt	eq
 8009b1c:	6819      	ldreq	r1, [r3, #0]
 8009b1e:	685b      	ldreq	r3, [r3, #4]
 8009b20:	6063      	str	r3, [r4, #4]
 8009b22:	bf04      	itt	eq
 8009b24:	1949      	addeq	r1, r1, r5
 8009b26:	6021      	streq	r1, [r4, #0]
 8009b28:	6054      	str	r4, [r2, #4]
 8009b2a:	e7ca      	b.n	8009ac2 <_free_r+0x26>
 8009b2c:	b003      	add	sp, #12
 8009b2e:	bd30      	pop	{r4, r5, pc}
 8009b30:	20001fd0 	.word	0x20001fd0

08009b34 <sbrk_aligned>:
 8009b34:	b570      	push	{r4, r5, r6, lr}
 8009b36:	4e0e      	ldr	r6, [pc, #56]	; (8009b70 <sbrk_aligned+0x3c>)
 8009b38:	460c      	mov	r4, r1
 8009b3a:	6831      	ldr	r1, [r6, #0]
 8009b3c:	4605      	mov	r5, r0
 8009b3e:	b911      	cbnz	r1, 8009b46 <sbrk_aligned+0x12>
 8009b40:	f000 fba6 	bl	800a290 <_sbrk_r>
 8009b44:	6030      	str	r0, [r6, #0]
 8009b46:	4621      	mov	r1, r4
 8009b48:	4628      	mov	r0, r5
 8009b4a:	f000 fba1 	bl	800a290 <_sbrk_r>
 8009b4e:	1c43      	adds	r3, r0, #1
 8009b50:	d00a      	beq.n	8009b68 <sbrk_aligned+0x34>
 8009b52:	1cc4      	adds	r4, r0, #3
 8009b54:	f024 0403 	bic.w	r4, r4, #3
 8009b58:	42a0      	cmp	r0, r4
 8009b5a:	d007      	beq.n	8009b6c <sbrk_aligned+0x38>
 8009b5c:	1a21      	subs	r1, r4, r0
 8009b5e:	4628      	mov	r0, r5
 8009b60:	f000 fb96 	bl	800a290 <_sbrk_r>
 8009b64:	3001      	adds	r0, #1
 8009b66:	d101      	bne.n	8009b6c <sbrk_aligned+0x38>
 8009b68:	f04f 34ff 	mov.w	r4, #4294967295
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	bd70      	pop	{r4, r5, r6, pc}
 8009b70:	20001fd4 	.word	0x20001fd4

08009b74 <_malloc_r>:
 8009b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b78:	1ccd      	adds	r5, r1, #3
 8009b7a:	f025 0503 	bic.w	r5, r5, #3
 8009b7e:	3508      	adds	r5, #8
 8009b80:	2d0c      	cmp	r5, #12
 8009b82:	bf38      	it	cc
 8009b84:	250c      	movcc	r5, #12
 8009b86:	2d00      	cmp	r5, #0
 8009b88:	4607      	mov	r7, r0
 8009b8a:	db01      	blt.n	8009b90 <_malloc_r+0x1c>
 8009b8c:	42a9      	cmp	r1, r5
 8009b8e:	d905      	bls.n	8009b9c <_malloc_r+0x28>
 8009b90:	230c      	movs	r3, #12
 8009b92:	603b      	str	r3, [r7, #0]
 8009b94:	2600      	movs	r6, #0
 8009b96:	4630      	mov	r0, r6
 8009b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b9c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009c70 <_malloc_r+0xfc>
 8009ba0:	f000 f868 	bl	8009c74 <__malloc_lock>
 8009ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8009ba8:	461c      	mov	r4, r3
 8009baa:	bb5c      	cbnz	r4, 8009c04 <_malloc_r+0x90>
 8009bac:	4629      	mov	r1, r5
 8009bae:	4638      	mov	r0, r7
 8009bb0:	f7ff ffc0 	bl	8009b34 <sbrk_aligned>
 8009bb4:	1c43      	adds	r3, r0, #1
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	d155      	bne.n	8009c66 <_malloc_r+0xf2>
 8009bba:	f8d8 4000 	ldr.w	r4, [r8]
 8009bbe:	4626      	mov	r6, r4
 8009bc0:	2e00      	cmp	r6, #0
 8009bc2:	d145      	bne.n	8009c50 <_malloc_r+0xdc>
 8009bc4:	2c00      	cmp	r4, #0
 8009bc6:	d048      	beq.n	8009c5a <_malloc_r+0xe6>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	4631      	mov	r1, r6
 8009bcc:	4638      	mov	r0, r7
 8009bce:	eb04 0903 	add.w	r9, r4, r3
 8009bd2:	f000 fb5d 	bl	800a290 <_sbrk_r>
 8009bd6:	4581      	cmp	r9, r0
 8009bd8:	d13f      	bne.n	8009c5a <_malloc_r+0xe6>
 8009bda:	6821      	ldr	r1, [r4, #0]
 8009bdc:	1a6d      	subs	r5, r5, r1
 8009bde:	4629      	mov	r1, r5
 8009be0:	4638      	mov	r0, r7
 8009be2:	f7ff ffa7 	bl	8009b34 <sbrk_aligned>
 8009be6:	3001      	adds	r0, #1
 8009be8:	d037      	beq.n	8009c5a <_malloc_r+0xe6>
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	442b      	add	r3, r5
 8009bee:	6023      	str	r3, [r4, #0]
 8009bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d038      	beq.n	8009c6a <_malloc_r+0xf6>
 8009bf8:	685a      	ldr	r2, [r3, #4]
 8009bfa:	42a2      	cmp	r2, r4
 8009bfc:	d12b      	bne.n	8009c56 <_malloc_r+0xe2>
 8009bfe:	2200      	movs	r2, #0
 8009c00:	605a      	str	r2, [r3, #4]
 8009c02:	e00f      	b.n	8009c24 <_malloc_r+0xb0>
 8009c04:	6822      	ldr	r2, [r4, #0]
 8009c06:	1b52      	subs	r2, r2, r5
 8009c08:	d41f      	bmi.n	8009c4a <_malloc_r+0xd6>
 8009c0a:	2a0b      	cmp	r2, #11
 8009c0c:	d917      	bls.n	8009c3e <_malloc_r+0xca>
 8009c0e:	1961      	adds	r1, r4, r5
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	6025      	str	r5, [r4, #0]
 8009c14:	bf18      	it	ne
 8009c16:	6059      	strne	r1, [r3, #4]
 8009c18:	6863      	ldr	r3, [r4, #4]
 8009c1a:	bf08      	it	eq
 8009c1c:	f8c8 1000 	streq.w	r1, [r8]
 8009c20:	5162      	str	r2, [r4, r5]
 8009c22:	604b      	str	r3, [r1, #4]
 8009c24:	4638      	mov	r0, r7
 8009c26:	f104 060b 	add.w	r6, r4, #11
 8009c2a:	f000 f829 	bl	8009c80 <__malloc_unlock>
 8009c2e:	f026 0607 	bic.w	r6, r6, #7
 8009c32:	1d23      	adds	r3, r4, #4
 8009c34:	1af2      	subs	r2, r6, r3
 8009c36:	d0ae      	beq.n	8009b96 <_malloc_r+0x22>
 8009c38:	1b9b      	subs	r3, r3, r6
 8009c3a:	50a3      	str	r3, [r4, r2]
 8009c3c:	e7ab      	b.n	8009b96 <_malloc_r+0x22>
 8009c3e:	42a3      	cmp	r3, r4
 8009c40:	6862      	ldr	r2, [r4, #4]
 8009c42:	d1dd      	bne.n	8009c00 <_malloc_r+0x8c>
 8009c44:	f8c8 2000 	str.w	r2, [r8]
 8009c48:	e7ec      	b.n	8009c24 <_malloc_r+0xb0>
 8009c4a:	4623      	mov	r3, r4
 8009c4c:	6864      	ldr	r4, [r4, #4]
 8009c4e:	e7ac      	b.n	8009baa <_malloc_r+0x36>
 8009c50:	4634      	mov	r4, r6
 8009c52:	6876      	ldr	r6, [r6, #4]
 8009c54:	e7b4      	b.n	8009bc0 <_malloc_r+0x4c>
 8009c56:	4613      	mov	r3, r2
 8009c58:	e7cc      	b.n	8009bf4 <_malloc_r+0x80>
 8009c5a:	230c      	movs	r3, #12
 8009c5c:	603b      	str	r3, [r7, #0]
 8009c5e:	4638      	mov	r0, r7
 8009c60:	f000 f80e 	bl	8009c80 <__malloc_unlock>
 8009c64:	e797      	b.n	8009b96 <_malloc_r+0x22>
 8009c66:	6025      	str	r5, [r4, #0]
 8009c68:	e7dc      	b.n	8009c24 <_malloc_r+0xb0>
 8009c6a:	605b      	str	r3, [r3, #4]
 8009c6c:	deff      	udf	#255	; 0xff
 8009c6e:	bf00      	nop
 8009c70:	20001fd0 	.word	0x20001fd0

08009c74 <__malloc_lock>:
 8009c74:	4801      	ldr	r0, [pc, #4]	; (8009c7c <__malloc_lock+0x8>)
 8009c76:	f7ff bf01 	b.w	8009a7c <__retarget_lock_acquire_recursive>
 8009c7a:	bf00      	nop
 8009c7c:	20001fcc 	.word	0x20001fcc

08009c80 <__malloc_unlock>:
 8009c80:	4801      	ldr	r0, [pc, #4]	; (8009c88 <__malloc_unlock+0x8>)
 8009c82:	f7ff befc 	b.w	8009a7e <__retarget_lock_release_recursive>
 8009c86:	bf00      	nop
 8009c88:	20001fcc 	.word	0x20001fcc

08009c8c <__ssputs_r>:
 8009c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c90:	688e      	ldr	r6, [r1, #8]
 8009c92:	461f      	mov	r7, r3
 8009c94:	42be      	cmp	r6, r7
 8009c96:	680b      	ldr	r3, [r1, #0]
 8009c98:	4682      	mov	sl, r0
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	4690      	mov	r8, r2
 8009c9e:	d82c      	bhi.n	8009cfa <__ssputs_r+0x6e>
 8009ca0:	898a      	ldrh	r2, [r1, #12]
 8009ca2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ca6:	d026      	beq.n	8009cf6 <__ssputs_r+0x6a>
 8009ca8:	6965      	ldr	r5, [r4, #20]
 8009caa:	6909      	ldr	r1, [r1, #16]
 8009cac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cb0:	eba3 0901 	sub.w	r9, r3, r1
 8009cb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cb8:	1c7b      	adds	r3, r7, #1
 8009cba:	444b      	add	r3, r9
 8009cbc:	106d      	asrs	r5, r5, #1
 8009cbe:	429d      	cmp	r5, r3
 8009cc0:	bf38      	it	cc
 8009cc2:	461d      	movcc	r5, r3
 8009cc4:	0553      	lsls	r3, r2, #21
 8009cc6:	d527      	bpl.n	8009d18 <__ssputs_r+0x8c>
 8009cc8:	4629      	mov	r1, r5
 8009cca:	f7ff ff53 	bl	8009b74 <_malloc_r>
 8009cce:	4606      	mov	r6, r0
 8009cd0:	b360      	cbz	r0, 8009d2c <__ssputs_r+0xa0>
 8009cd2:	6921      	ldr	r1, [r4, #16]
 8009cd4:	464a      	mov	r2, r9
 8009cd6:	f7ff fed3 	bl	8009a80 <memcpy>
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ce4:	81a3      	strh	r3, [r4, #12]
 8009ce6:	6126      	str	r6, [r4, #16]
 8009ce8:	6165      	str	r5, [r4, #20]
 8009cea:	444e      	add	r6, r9
 8009cec:	eba5 0509 	sub.w	r5, r5, r9
 8009cf0:	6026      	str	r6, [r4, #0]
 8009cf2:	60a5      	str	r5, [r4, #8]
 8009cf4:	463e      	mov	r6, r7
 8009cf6:	42be      	cmp	r6, r7
 8009cf8:	d900      	bls.n	8009cfc <__ssputs_r+0x70>
 8009cfa:	463e      	mov	r6, r7
 8009cfc:	6820      	ldr	r0, [r4, #0]
 8009cfe:	4632      	mov	r2, r6
 8009d00:	4641      	mov	r1, r8
 8009d02:	f000 faab 	bl	800a25c <memmove>
 8009d06:	68a3      	ldr	r3, [r4, #8]
 8009d08:	1b9b      	subs	r3, r3, r6
 8009d0a:	60a3      	str	r3, [r4, #8]
 8009d0c:	6823      	ldr	r3, [r4, #0]
 8009d0e:	4433      	add	r3, r6
 8009d10:	6023      	str	r3, [r4, #0]
 8009d12:	2000      	movs	r0, #0
 8009d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d18:	462a      	mov	r2, r5
 8009d1a:	f000 fac9 	bl	800a2b0 <_realloc_r>
 8009d1e:	4606      	mov	r6, r0
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d1e0      	bne.n	8009ce6 <__ssputs_r+0x5a>
 8009d24:	6921      	ldr	r1, [r4, #16]
 8009d26:	4650      	mov	r0, sl
 8009d28:	f7ff feb8 	bl	8009a9c <_free_r>
 8009d2c:	230c      	movs	r3, #12
 8009d2e:	f8ca 3000 	str.w	r3, [sl]
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d38:	81a3      	strh	r3, [r4, #12]
 8009d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3e:	e7e9      	b.n	8009d14 <__ssputs_r+0x88>

08009d40 <_svfiprintf_r>:
 8009d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d44:	4698      	mov	r8, r3
 8009d46:	898b      	ldrh	r3, [r1, #12]
 8009d48:	061b      	lsls	r3, r3, #24
 8009d4a:	b09d      	sub	sp, #116	; 0x74
 8009d4c:	4607      	mov	r7, r0
 8009d4e:	460d      	mov	r5, r1
 8009d50:	4614      	mov	r4, r2
 8009d52:	d50e      	bpl.n	8009d72 <_svfiprintf_r+0x32>
 8009d54:	690b      	ldr	r3, [r1, #16]
 8009d56:	b963      	cbnz	r3, 8009d72 <_svfiprintf_r+0x32>
 8009d58:	2140      	movs	r1, #64	; 0x40
 8009d5a:	f7ff ff0b 	bl	8009b74 <_malloc_r>
 8009d5e:	6028      	str	r0, [r5, #0]
 8009d60:	6128      	str	r0, [r5, #16]
 8009d62:	b920      	cbnz	r0, 8009d6e <_svfiprintf_r+0x2e>
 8009d64:	230c      	movs	r3, #12
 8009d66:	603b      	str	r3, [r7, #0]
 8009d68:	f04f 30ff 	mov.w	r0, #4294967295
 8009d6c:	e0d0      	b.n	8009f10 <_svfiprintf_r+0x1d0>
 8009d6e:	2340      	movs	r3, #64	; 0x40
 8009d70:	616b      	str	r3, [r5, #20]
 8009d72:	2300      	movs	r3, #0
 8009d74:	9309      	str	r3, [sp, #36]	; 0x24
 8009d76:	2320      	movs	r3, #32
 8009d78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d80:	2330      	movs	r3, #48	; 0x30
 8009d82:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009f28 <_svfiprintf_r+0x1e8>
 8009d86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d8a:	f04f 0901 	mov.w	r9, #1
 8009d8e:	4623      	mov	r3, r4
 8009d90:	469a      	mov	sl, r3
 8009d92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d96:	b10a      	cbz	r2, 8009d9c <_svfiprintf_r+0x5c>
 8009d98:	2a25      	cmp	r2, #37	; 0x25
 8009d9a:	d1f9      	bne.n	8009d90 <_svfiprintf_r+0x50>
 8009d9c:	ebba 0b04 	subs.w	fp, sl, r4
 8009da0:	d00b      	beq.n	8009dba <_svfiprintf_r+0x7a>
 8009da2:	465b      	mov	r3, fp
 8009da4:	4622      	mov	r2, r4
 8009da6:	4629      	mov	r1, r5
 8009da8:	4638      	mov	r0, r7
 8009daa:	f7ff ff6f 	bl	8009c8c <__ssputs_r>
 8009dae:	3001      	adds	r0, #1
 8009db0:	f000 80a9 	beq.w	8009f06 <_svfiprintf_r+0x1c6>
 8009db4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009db6:	445a      	add	r2, fp
 8009db8:	9209      	str	r2, [sp, #36]	; 0x24
 8009dba:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	f000 80a1 	beq.w	8009f06 <_svfiprintf_r+0x1c6>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dce:	f10a 0a01 	add.w	sl, sl, #1
 8009dd2:	9304      	str	r3, [sp, #16]
 8009dd4:	9307      	str	r3, [sp, #28]
 8009dd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dda:	931a      	str	r3, [sp, #104]	; 0x68
 8009ddc:	4654      	mov	r4, sl
 8009dde:	2205      	movs	r2, #5
 8009de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de4:	4850      	ldr	r0, [pc, #320]	; (8009f28 <_svfiprintf_r+0x1e8>)
 8009de6:	f7f6 f9fb 	bl	80001e0 <memchr>
 8009dea:	9a04      	ldr	r2, [sp, #16]
 8009dec:	b9d8      	cbnz	r0, 8009e26 <_svfiprintf_r+0xe6>
 8009dee:	06d0      	lsls	r0, r2, #27
 8009df0:	bf44      	itt	mi
 8009df2:	2320      	movmi	r3, #32
 8009df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009df8:	0711      	lsls	r1, r2, #28
 8009dfa:	bf44      	itt	mi
 8009dfc:	232b      	movmi	r3, #43	; 0x2b
 8009dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e02:	f89a 3000 	ldrb.w	r3, [sl]
 8009e06:	2b2a      	cmp	r3, #42	; 0x2a
 8009e08:	d015      	beq.n	8009e36 <_svfiprintf_r+0xf6>
 8009e0a:	9a07      	ldr	r2, [sp, #28]
 8009e0c:	4654      	mov	r4, sl
 8009e0e:	2000      	movs	r0, #0
 8009e10:	f04f 0c0a 	mov.w	ip, #10
 8009e14:	4621      	mov	r1, r4
 8009e16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e1a:	3b30      	subs	r3, #48	; 0x30
 8009e1c:	2b09      	cmp	r3, #9
 8009e1e:	d94d      	bls.n	8009ebc <_svfiprintf_r+0x17c>
 8009e20:	b1b0      	cbz	r0, 8009e50 <_svfiprintf_r+0x110>
 8009e22:	9207      	str	r2, [sp, #28]
 8009e24:	e014      	b.n	8009e50 <_svfiprintf_r+0x110>
 8009e26:	eba0 0308 	sub.w	r3, r0, r8
 8009e2a:	fa09 f303 	lsl.w	r3, r9, r3
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	9304      	str	r3, [sp, #16]
 8009e32:	46a2      	mov	sl, r4
 8009e34:	e7d2      	b.n	8009ddc <_svfiprintf_r+0x9c>
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	1d19      	adds	r1, r3, #4
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	9103      	str	r1, [sp, #12]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	bfbb      	ittet	lt
 8009e42:	425b      	neglt	r3, r3
 8009e44:	f042 0202 	orrlt.w	r2, r2, #2
 8009e48:	9307      	strge	r3, [sp, #28]
 8009e4a:	9307      	strlt	r3, [sp, #28]
 8009e4c:	bfb8      	it	lt
 8009e4e:	9204      	strlt	r2, [sp, #16]
 8009e50:	7823      	ldrb	r3, [r4, #0]
 8009e52:	2b2e      	cmp	r3, #46	; 0x2e
 8009e54:	d10c      	bne.n	8009e70 <_svfiprintf_r+0x130>
 8009e56:	7863      	ldrb	r3, [r4, #1]
 8009e58:	2b2a      	cmp	r3, #42	; 0x2a
 8009e5a:	d134      	bne.n	8009ec6 <_svfiprintf_r+0x186>
 8009e5c:	9b03      	ldr	r3, [sp, #12]
 8009e5e:	1d1a      	adds	r2, r3, #4
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	9203      	str	r2, [sp, #12]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	bfb8      	it	lt
 8009e68:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e6c:	3402      	adds	r4, #2
 8009e6e:	9305      	str	r3, [sp, #20]
 8009e70:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009f38 <_svfiprintf_r+0x1f8>
 8009e74:	7821      	ldrb	r1, [r4, #0]
 8009e76:	2203      	movs	r2, #3
 8009e78:	4650      	mov	r0, sl
 8009e7a:	f7f6 f9b1 	bl	80001e0 <memchr>
 8009e7e:	b138      	cbz	r0, 8009e90 <_svfiprintf_r+0x150>
 8009e80:	9b04      	ldr	r3, [sp, #16]
 8009e82:	eba0 000a 	sub.w	r0, r0, sl
 8009e86:	2240      	movs	r2, #64	; 0x40
 8009e88:	4082      	lsls	r2, r0
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	3401      	adds	r4, #1
 8009e8e:	9304      	str	r3, [sp, #16]
 8009e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e94:	4825      	ldr	r0, [pc, #148]	; (8009f2c <_svfiprintf_r+0x1ec>)
 8009e96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e9a:	2206      	movs	r2, #6
 8009e9c:	f7f6 f9a0 	bl	80001e0 <memchr>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	d038      	beq.n	8009f16 <_svfiprintf_r+0x1d6>
 8009ea4:	4b22      	ldr	r3, [pc, #136]	; (8009f30 <_svfiprintf_r+0x1f0>)
 8009ea6:	bb1b      	cbnz	r3, 8009ef0 <_svfiprintf_r+0x1b0>
 8009ea8:	9b03      	ldr	r3, [sp, #12]
 8009eaa:	3307      	adds	r3, #7
 8009eac:	f023 0307 	bic.w	r3, r3, #7
 8009eb0:	3308      	adds	r3, #8
 8009eb2:	9303      	str	r3, [sp, #12]
 8009eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eb6:	4433      	add	r3, r6
 8009eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8009eba:	e768      	b.n	8009d8e <_svfiprintf_r+0x4e>
 8009ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ec0:	460c      	mov	r4, r1
 8009ec2:	2001      	movs	r0, #1
 8009ec4:	e7a6      	b.n	8009e14 <_svfiprintf_r+0xd4>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	3401      	adds	r4, #1
 8009eca:	9305      	str	r3, [sp, #20]
 8009ecc:	4619      	mov	r1, r3
 8009ece:	f04f 0c0a 	mov.w	ip, #10
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed8:	3a30      	subs	r2, #48	; 0x30
 8009eda:	2a09      	cmp	r2, #9
 8009edc:	d903      	bls.n	8009ee6 <_svfiprintf_r+0x1a6>
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d0c6      	beq.n	8009e70 <_svfiprintf_r+0x130>
 8009ee2:	9105      	str	r1, [sp, #20]
 8009ee4:	e7c4      	b.n	8009e70 <_svfiprintf_r+0x130>
 8009ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009eea:	4604      	mov	r4, r0
 8009eec:	2301      	movs	r3, #1
 8009eee:	e7f0      	b.n	8009ed2 <_svfiprintf_r+0x192>
 8009ef0:	ab03      	add	r3, sp, #12
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	462a      	mov	r2, r5
 8009ef6:	4b0f      	ldr	r3, [pc, #60]	; (8009f34 <_svfiprintf_r+0x1f4>)
 8009ef8:	a904      	add	r1, sp, #16
 8009efa:	4638      	mov	r0, r7
 8009efc:	f3af 8000 	nop.w
 8009f00:	1c42      	adds	r2, r0, #1
 8009f02:	4606      	mov	r6, r0
 8009f04:	d1d6      	bne.n	8009eb4 <_svfiprintf_r+0x174>
 8009f06:	89ab      	ldrh	r3, [r5, #12]
 8009f08:	065b      	lsls	r3, r3, #25
 8009f0a:	f53f af2d 	bmi.w	8009d68 <_svfiprintf_r+0x28>
 8009f0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f10:	b01d      	add	sp, #116	; 0x74
 8009f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f16:	ab03      	add	r3, sp, #12
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	4b05      	ldr	r3, [pc, #20]	; (8009f34 <_svfiprintf_r+0x1f4>)
 8009f1e:	a904      	add	r1, sp, #16
 8009f20:	4638      	mov	r0, r7
 8009f22:	f000 f879 	bl	800a018 <_printf_i>
 8009f26:	e7eb      	b.n	8009f00 <_svfiprintf_r+0x1c0>
 8009f28:	0800a5e9 	.word	0x0800a5e9
 8009f2c:	0800a5f3 	.word	0x0800a5f3
 8009f30:	00000000 	.word	0x00000000
 8009f34:	08009c8d 	.word	0x08009c8d
 8009f38:	0800a5ef 	.word	0x0800a5ef

08009f3c <_printf_common>:
 8009f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f40:	4616      	mov	r6, r2
 8009f42:	4699      	mov	r9, r3
 8009f44:	688a      	ldr	r2, [r1, #8]
 8009f46:	690b      	ldr	r3, [r1, #16]
 8009f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	bfb8      	it	lt
 8009f50:	4613      	movlt	r3, r2
 8009f52:	6033      	str	r3, [r6, #0]
 8009f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f58:	4607      	mov	r7, r0
 8009f5a:	460c      	mov	r4, r1
 8009f5c:	b10a      	cbz	r2, 8009f62 <_printf_common+0x26>
 8009f5e:	3301      	adds	r3, #1
 8009f60:	6033      	str	r3, [r6, #0]
 8009f62:	6823      	ldr	r3, [r4, #0]
 8009f64:	0699      	lsls	r1, r3, #26
 8009f66:	bf42      	ittt	mi
 8009f68:	6833      	ldrmi	r3, [r6, #0]
 8009f6a:	3302      	addmi	r3, #2
 8009f6c:	6033      	strmi	r3, [r6, #0]
 8009f6e:	6825      	ldr	r5, [r4, #0]
 8009f70:	f015 0506 	ands.w	r5, r5, #6
 8009f74:	d106      	bne.n	8009f84 <_printf_common+0x48>
 8009f76:	f104 0a19 	add.w	sl, r4, #25
 8009f7a:	68e3      	ldr	r3, [r4, #12]
 8009f7c:	6832      	ldr	r2, [r6, #0]
 8009f7e:	1a9b      	subs	r3, r3, r2
 8009f80:	42ab      	cmp	r3, r5
 8009f82:	dc26      	bgt.n	8009fd2 <_printf_common+0x96>
 8009f84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f88:	1e13      	subs	r3, r2, #0
 8009f8a:	6822      	ldr	r2, [r4, #0]
 8009f8c:	bf18      	it	ne
 8009f8e:	2301      	movne	r3, #1
 8009f90:	0692      	lsls	r2, r2, #26
 8009f92:	d42b      	bmi.n	8009fec <_printf_common+0xb0>
 8009f94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f98:	4649      	mov	r1, r9
 8009f9a:	4638      	mov	r0, r7
 8009f9c:	47c0      	blx	r8
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	d01e      	beq.n	8009fe0 <_printf_common+0xa4>
 8009fa2:	6823      	ldr	r3, [r4, #0]
 8009fa4:	6922      	ldr	r2, [r4, #16]
 8009fa6:	f003 0306 	and.w	r3, r3, #6
 8009faa:	2b04      	cmp	r3, #4
 8009fac:	bf02      	ittt	eq
 8009fae:	68e5      	ldreq	r5, [r4, #12]
 8009fb0:	6833      	ldreq	r3, [r6, #0]
 8009fb2:	1aed      	subeq	r5, r5, r3
 8009fb4:	68a3      	ldr	r3, [r4, #8]
 8009fb6:	bf0c      	ite	eq
 8009fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fbc:	2500      	movne	r5, #0
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	bfc4      	itt	gt
 8009fc2:	1a9b      	subgt	r3, r3, r2
 8009fc4:	18ed      	addgt	r5, r5, r3
 8009fc6:	2600      	movs	r6, #0
 8009fc8:	341a      	adds	r4, #26
 8009fca:	42b5      	cmp	r5, r6
 8009fcc:	d11a      	bne.n	800a004 <_printf_common+0xc8>
 8009fce:	2000      	movs	r0, #0
 8009fd0:	e008      	b.n	8009fe4 <_printf_common+0xa8>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	4652      	mov	r2, sl
 8009fd6:	4649      	mov	r1, r9
 8009fd8:	4638      	mov	r0, r7
 8009fda:	47c0      	blx	r8
 8009fdc:	3001      	adds	r0, #1
 8009fde:	d103      	bne.n	8009fe8 <_printf_common+0xac>
 8009fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fe8:	3501      	adds	r5, #1
 8009fea:	e7c6      	b.n	8009f7a <_printf_common+0x3e>
 8009fec:	18e1      	adds	r1, r4, r3
 8009fee:	1c5a      	adds	r2, r3, #1
 8009ff0:	2030      	movs	r0, #48	; 0x30
 8009ff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ff6:	4422      	add	r2, r4
 8009ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a000:	3302      	adds	r3, #2
 800a002:	e7c7      	b.n	8009f94 <_printf_common+0x58>
 800a004:	2301      	movs	r3, #1
 800a006:	4622      	mov	r2, r4
 800a008:	4649      	mov	r1, r9
 800a00a:	4638      	mov	r0, r7
 800a00c:	47c0      	blx	r8
 800a00e:	3001      	adds	r0, #1
 800a010:	d0e6      	beq.n	8009fe0 <_printf_common+0xa4>
 800a012:	3601      	adds	r6, #1
 800a014:	e7d9      	b.n	8009fca <_printf_common+0x8e>
	...

0800a018 <_printf_i>:
 800a018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a01c:	7e0f      	ldrb	r7, [r1, #24]
 800a01e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a020:	2f78      	cmp	r7, #120	; 0x78
 800a022:	4691      	mov	r9, r2
 800a024:	4680      	mov	r8, r0
 800a026:	460c      	mov	r4, r1
 800a028:	469a      	mov	sl, r3
 800a02a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a02e:	d807      	bhi.n	800a040 <_printf_i+0x28>
 800a030:	2f62      	cmp	r7, #98	; 0x62
 800a032:	d80a      	bhi.n	800a04a <_printf_i+0x32>
 800a034:	2f00      	cmp	r7, #0
 800a036:	f000 80d4 	beq.w	800a1e2 <_printf_i+0x1ca>
 800a03a:	2f58      	cmp	r7, #88	; 0x58
 800a03c:	f000 80c0 	beq.w	800a1c0 <_printf_i+0x1a8>
 800a040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a048:	e03a      	b.n	800a0c0 <_printf_i+0xa8>
 800a04a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a04e:	2b15      	cmp	r3, #21
 800a050:	d8f6      	bhi.n	800a040 <_printf_i+0x28>
 800a052:	a101      	add	r1, pc, #4	; (adr r1, 800a058 <_printf_i+0x40>)
 800a054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a058:	0800a0b1 	.word	0x0800a0b1
 800a05c:	0800a0c5 	.word	0x0800a0c5
 800a060:	0800a041 	.word	0x0800a041
 800a064:	0800a041 	.word	0x0800a041
 800a068:	0800a041 	.word	0x0800a041
 800a06c:	0800a041 	.word	0x0800a041
 800a070:	0800a0c5 	.word	0x0800a0c5
 800a074:	0800a041 	.word	0x0800a041
 800a078:	0800a041 	.word	0x0800a041
 800a07c:	0800a041 	.word	0x0800a041
 800a080:	0800a041 	.word	0x0800a041
 800a084:	0800a1c9 	.word	0x0800a1c9
 800a088:	0800a0f1 	.word	0x0800a0f1
 800a08c:	0800a183 	.word	0x0800a183
 800a090:	0800a041 	.word	0x0800a041
 800a094:	0800a041 	.word	0x0800a041
 800a098:	0800a1eb 	.word	0x0800a1eb
 800a09c:	0800a041 	.word	0x0800a041
 800a0a0:	0800a0f1 	.word	0x0800a0f1
 800a0a4:	0800a041 	.word	0x0800a041
 800a0a8:	0800a041 	.word	0x0800a041
 800a0ac:	0800a18b 	.word	0x0800a18b
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	1d1a      	adds	r2, r3, #4
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	602a      	str	r2, [r5, #0]
 800a0b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e09f      	b.n	800a204 <_printf_i+0x1ec>
 800a0c4:	6820      	ldr	r0, [r4, #0]
 800a0c6:	682b      	ldr	r3, [r5, #0]
 800a0c8:	0607      	lsls	r7, r0, #24
 800a0ca:	f103 0104 	add.w	r1, r3, #4
 800a0ce:	6029      	str	r1, [r5, #0]
 800a0d0:	d501      	bpl.n	800a0d6 <_printf_i+0xbe>
 800a0d2:	681e      	ldr	r6, [r3, #0]
 800a0d4:	e003      	b.n	800a0de <_printf_i+0xc6>
 800a0d6:	0646      	lsls	r6, r0, #25
 800a0d8:	d5fb      	bpl.n	800a0d2 <_printf_i+0xba>
 800a0da:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a0de:	2e00      	cmp	r6, #0
 800a0e0:	da03      	bge.n	800a0ea <_printf_i+0xd2>
 800a0e2:	232d      	movs	r3, #45	; 0x2d
 800a0e4:	4276      	negs	r6, r6
 800a0e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0ea:	485a      	ldr	r0, [pc, #360]	; (800a254 <_printf_i+0x23c>)
 800a0ec:	230a      	movs	r3, #10
 800a0ee:	e012      	b.n	800a116 <_printf_i+0xfe>
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	6820      	ldr	r0, [r4, #0]
 800a0f4:	1d19      	adds	r1, r3, #4
 800a0f6:	6029      	str	r1, [r5, #0]
 800a0f8:	0605      	lsls	r5, r0, #24
 800a0fa:	d501      	bpl.n	800a100 <_printf_i+0xe8>
 800a0fc:	681e      	ldr	r6, [r3, #0]
 800a0fe:	e002      	b.n	800a106 <_printf_i+0xee>
 800a100:	0641      	lsls	r1, r0, #25
 800a102:	d5fb      	bpl.n	800a0fc <_printf_i+0xe4>
 800a104:	881e      	ldrh	r6, [r3, #0]
 800a106:	4853      	ldr	r0, [pc, #332]	; (800a254 <_printf_i+0x23c>)
 800a108:	2f6f      	cmp	r7, #111	; 0x6f
 800a10a:	bf0c      	ite	eq
 800a10c:	2308      	moveq	r3, #8
 800a10e:	230a      	movne	r3, #10
 800a110:	2100      	movs	r1, #0
 800a112:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a116:	6865      	ldr	r5, [r4, #4]
 800a118:	60a5      	str	r5, [r4, #8]
 800a11a:	2d00      	cmp	r5, #0
 800a11c:	bfa2      	ittt	ge
 800a11e:	6821      	ldrge	r1, [r4, #0]
 800a120:	f021 0104 	bicge.w	r1, r1, #4
 800a124:	6021      	strge	r1, [r4, #0]
 800a126:	b90e      	cbnz	r6, 800a12c <_printf_i+0x114>
 800a128:	2d00      	cmp	r5, #0
 800a12a:	d04b      	beq.n	800a1c4 <_printf_i+0x1ac>
 800a12c:	4615      	mov	r5, r2
 800a12e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a132:	fb03 6711 	mls	r7, r3, r1, r6
 800a136:	5dc7      	ldrb	r7, [r0, r7]
 800a138:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a13c:	4637      	mov	r7, r6
 800a13e:	42bb      	cmp	r3, r7
 800a140:	460e      	mov	r6, r1
 800a142:	d9f4      	bls.n	800a12e <_printf_i+0x116>
 800a144:	2b08      	cmp	r3, #8
 800a146:	d10b      	bne.n	800a160 <_printf_i+0x148>
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	07de      	lsls	r6, r3, #31
 800a14c:	d508      	bpl.n	800a160 <_printf_i+0x148>
 800a14e:	6923      	ldr	r3, [r4, #16]
 800a150:	6861      	ldr	r1, [r4, #4]
 800a152:	4299      	cmp	r1, r3
 800a154:	bfde      	ittt	le
 800a156:	2330      	movle	r3, #48	; 0x30
 800a158:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a15c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a160:	1b52      	subs	r2, r2, r5
 800a162:	6122      	str	r2, [r4, #16]
 800a164:	f8cd a000 	str.w	sl, [sp]
 800a168:	464b      	mov	r3, r9
 800a16a:	aa03      	add	r2, sp, #12
 800a16c:	4621      	mov	r1, r4
 800a16e:	4640      	mov	r0, r8
 800a170:	f7ff fee4 	bl	8009f3c <_printf_common>
 800a174:	3001      	adds	r0, #1
 800a176:	d14a      	bne.n	800a20e <_printf_i+0x1f6>
 800a178:	f04f 30ff 	mov.w	r0, #4294967295
 800a17c:	b004      	add	sp, #16
 800a17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a182:	6823      	ldr	r3, [r4, #0]
 800a184:	f043 0320 	orr.w	r3, r3, #32
 800a188:	6023      	str	r3, [r4, #0]
 800a18a:	4833      	ldr	r0, [pc, #204]	; (800a258 <_printf_i+0x240>)
 800a18c:	2778      	movs	r7, #120	; 0x78
 800a18e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a192:	6823      	ldr	r3, [r4, #0]
 800a194:	6829      	ldr	r1, [r5, #0]
 800a196:	061f      	lsls	r7, r3, #24
 800a198:	f851 6b04 	ldr.w	r6, [r1], #4
 800a19c:	d402      	bmi.n	800a1a4 <_printf_i+0x18c>
 800a19e:	065f      	lsls	r7, r3, #25
 800a1a0:	bf48      	it	mi
 800a1a2:	b2b6      	uxthmi	r6, r6
 800a1a4:	07df      	lsls	r7, r3, #31
 800a1a6:	bf48      	it	mi
 800a1a8:	f043 0320 	orrmi.w	r3, r3, #32
 800a1ac:	6029      	str	r1, [r5, #0]
 800a1ae:	bf48      	it	mi
 800a1b0:	6023      	strmi	r3, [r4, #0]
 800a1b2:	b91e      	cbnz	r6, 800a1bc <_printf_i+0x1a4>
 800a1b4:	6823      	ldr	r3, [r4, #0]
 800a1b6:	f023 0320 	bic.w	r3, r3, #32
 800a1ba:	6023      	str	r3, [r4, #0]
 800a1bc:	2310      	movs	r3, #16
 800a1be:	e7a7      	b.n	800a110 <_printf_i+0xf8>
 800a1c0:	4824      	ldr	r0, [pc, #144]	; (800a254 <_printf_i+0x23c>)
 800a1c2:	e7e4      	b.n	800a18e <_printf_i+0x176>
 800a1c4:	4615      	mov	r5, r2
 800a1c6:	e7bd      	b.n	800a144 <_printf_i+0x12c>
 800a1c8:	682b      	ldr	r3, [r5, #0]
 800a1ca:	6826      	ldr	r6, [r4, #0]
 800a1cc:	6961      	ldr	r1, [r4, #20]
 800a1ce:	1d18      	adds	r0, r3, #4
 800a1d0:	6028      	str	r0, [r5, #0]
 800a1d2:	0635      	lsls	r5, r6, #24
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	d501      	bpl.n	800a1dc <_printf_i+0x1c4>
 800a1d8:	6019      	str	r1, [r3, #0]
 800a1da:	e002      	b.n	800a1e2 <_printf_i+0x1ca>
 800a1dc:	0670      	lsls	r0, r6, #25
 800a1de:	d5fb      	bpl.n	800a1d8 <_printf_i+0x1c0>
 800a1e0:	8019      	strh	r1, [r3, #0]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	6123      	str	r3, [r4, #16]
 800a1e6:	4615      	mov	r5, r2
 800a1e8:	e7bc      	b.n	800a164 <_printf_i+0x14c>
 800a1ea:	682b      	ldr	r3, [r5, #0]
 800a1ec:	1d1a      	adds	r2, r3, #4
 800a1ee:	602a      	str	r2, [r5, #0]
 800a1f0:	681d      	ldr	r5, [r3, #0]
 800a1f2:	6862      	ldr	r2, [r4, #4]
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	f7f5 fff2 	bl	80001e0 <memchr>
 800a1fc:	b108      	cbz	r0, 800a202 <_printf_i+0x1ea>
 800a1fe:	1b40      	subs	r0, r0, r5
 800a200:	6060      	str	r0, [r4, #4]
 800a202:	6863      	ldr	r3, [r4, #4]
 800a204:	6123      	str	r3, [r4, #16]
 800a206:	2300      	movs	r3, #0
 800a208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a20c:	e7aa      	b.n	800a164 <_printf_i+0x14c>
 800a20e:	6923      	ldr	r3, [r4, #16]
 800a210:	462a      	mov	r2, r5
 800a212:	4649      	mov	r1, r9
 800a214:	4640      	mov	r0, r8
 800a216:	47d0      	blx	sl
 800a218:	3001      	adds	r0, #1
 800a21a:	d0ad      	beq.n	800a178 <_printf_i+0x160>
 800a21c:	6823      	ldr	r3, [r4, #0]
 800a21e:	079b      	lsls	r3, r3, #30
 800a220:	d413      	bmi.n	800a24a <_printf_i+0x232>
 800a222:	68e0      	ldr	r0, [r4, #12]
 800a224:	9b03      	ldr	r3, [sp, #12]
 800a226:	4298      	cmp	r0, r3
 800a228:	bfb8      	it	lt
 800a22a:	4618      	movlt	r0, r3
 800a22c:	e7a6      	b.n	800a17c <_printf_i+0x164>
 800a22e:	2301      	movs	r3, #1
 800a230:	4632      	mov	r2, r6
 800a232:	4649      	mov	r1, r9
 800a234:	4640      	mov	r0, r8
 800a236:	47d0      	blx	sl
 800a238:	3001      	adds	r0, #1
 800a23a:	d09d      	beq.n	800a178 <_printf_i+0x160>
 800a23c:	3501      	adds	r5, #1
 800a23e:	68e3      	ldr	r3, [r4, #12]
 800a240:	9903      	ldr	r1, [sp, #12]
 800a242:	1a5b      	subs	r3, r3, r1
 800a244:	42ab      	cmp	r3, r5
 800a246:	dcf2      	bgt.n	800a22e <_printf_i+0x216>
 800a248:	e7eb      	b.n	800a222 <_printf_i+0x20a>
 800a24a:	2500      	movs	r5, #0
 800a24c:	f104 0619 	add.w	r6, r4, #25
 800a250:	e7f5      	b.n	800a23e <_printf_i+0x226>
 800a252:	bf00      	nop
 800a254:	0800a5fa 	.word	0x0800a5fa
 800a258:	0800a60b 	.word	0x0800a60b

0800a25c <memmove>:
 800a25c:	4288      	cmp	r0, r1
 800a25e:	b510      	push	{r4, lr}
 800a260:	eb01 0402 	add.w	r4, r1, r2
 800a264:	d902      	bls.n	800a26c <memmove+0x10>
 800a266:	4284      	cmp	r4, r0
 800a268:	4623      	mov	r3, r4
 800a26a:	d807      	bhi.n	800a27c <memmove+0x20>
 800a26c:	1e43      	subs	r3, r0, #1
 800a26e:	42a1      	cmp	r1, r4
 800a270:	d008      	beq.n	800a284 <memmove+0x28>
 800a272:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a276:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a27a:	e7f8      	b.n	800a26e <memmove+0x12>
 800a27c:	4402      	add	r2, r0
 800a27e:	4601      	mov	r1, r0
 800a280:	428a      	cmp	r2, r1
 800a282:	d100      	bne.n	800a286 <memmove+0x2a>
 800a284:	bd10      	pop	{r4, pc}
 800a286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a28a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a28e:	e7f7      	b.n	800a280 <memmove+0x24>

0800a290 <_sbrk_r>:
 800a290:	b538      	push	{r3, r4, r5, lr}
 800a292:	4d06      	ldr	r5, [pc, #24]	; (800a2ac <_sbrk_r+0x1c>)
 800a294:	2300      	movs	r3, #0
 800a296:	4604      	mov	r4, r0
 800a298:	4608      	mov	r0, r1
 800a29a:	602b      	str	r3, [r5, #0]
 800a29c:	f7f6 ff82 	bl	80011a4 <_sbrk>
 800a2a0:	1c43      	adds	r3, r0, #1
 800a2a2:	d102      	bne.n	800a2aa <_sbrk_r+0x1a>
 800a2a4:	682b      	ldr	r3, [r5, #0]
 800a2a6:	b103      	cbz	r3, 800a2aa <_sbrk_r+0x1a>
 800a2a8:	6023      	str	r3, [r4, #0]
 800a2aa:	bd38      	pop	{r3, r4, r5, pc}
 800a2ac:	20001fc8 	.word	0x20001fc8

0800a2b0 <_realloc_r>:
 800a2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2b4:	4680      	mov	r8, r0
 800a2b6:	4614      	mov	r4, r2
 800a2b8:	460e      	mov	r6, r1
 800a2ba:	b921      	cbnz	r1, 800a2c6 <_realloc_r+0x16>
 800a2bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c0:	4611      	mov	r1, r2
 800a2c2:	f7ff bc57 	b.w	8009b74 <_malloc_r>
 800a2c6:	b92a      	cbnz	r2, 800a2d4 <_realloc_r+0x24>
 800a2c8:	f7ff fbe8 	bl	8009a9c <_free_r>
 800a2cc:	4625      	mov	r5, r4
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2d4:	f000 f81b 	bl	800a30e <_malloc_usable_size_r>
 800a2d8:	4284      	cmp	r4, r0
 800a2da:	4607      	mov	r7, r0
 800a2dc:	d802      	bhi.n	800a2e4 <_realloc_r+0x34>
 800a2de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a2e2:	d812      	bhi.n	800a30a <_realloc_r+0x5a>
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	4640      	mov	r0, r8
 800a2e8:	f7ff fc44 	bl	8009b74 <_malloc_r>
 800a2ec:	4605      	mov	r5, r0
 800a2ee:	2800      	cmp	r0, #0
 800a2f0:	d0ed      	beq.n	800a2ce <_realloc_r+0x1e>
 800a2f2:	42bc      	cmp	r4, r7
 800a2f4:	4622      	mov	r2, r4
 800a2f6:	4631      	mov	r1, r6
 800a2f8:	bf28      	it	cs
 800a2fa:	463a      	movcs	r2, r7
 800a2fc:	f7ff fbc0 	bl	8009a80 <memcpy>
 800a300:	4631      	mov	r1, r6
 800a302:	4640      	mov	r0, r8
 800a304:	f7ff fbca 	bl	8009a9c <_free_r>
 800a308:	e7e1      	b.n	800a2ce <_realloc_r+0x1e>
 800a30a:	4635      	mov	r5, r6
 800a30c:	e7df      	b.n	800a2ce <_realloc_r+0x1e>

0800a30e <_malloc_usable_size_r>:
 800a30e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a312:	1f18      	subs	r0, r3, #4
 800a314:	2b00      	cmp	r3, #0
 800a316:	bfbc      	itt	lt
 800a318:	580b      	ldrlt	r3, [r1, r0]
 800a31a:	18c0      	addlt	r0, r0, r3
 800a31c:	4770      	bx	lr
	...

0800a320 <_init>:
 800a320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a322:	bf00      	nop
 800a324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a326:	bc08      	pop	{r3}
 800a328:	469e      	mov	lr, r3
 800a32a:	4770      	bx	lr

0800a32c <_fini>:
 800a32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a32e:	bf00      	nop
 800a330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a332:	bc08      	pop	{r3}
 800a334:	469e      	mov	lr, r3
 800a336:	4770      	bx	lr
