
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.072374                       # Number of seconds simulated
sim_ticks                                3072374260000                       # Number of ticks simulated
final_tick                               3072374260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3528107                       # Simulator instruction rate (inst/s)
host_op_rate                                  3528104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            94550561821                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461036                       # Number of bytes of host memory used
host_seconds                                    32.49                       # Real time elapsed on the host
sim_insts                                   114643943                       # Number of instructions simulated
sim_ops                                     114643943                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       40334144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      155411328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        3154432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1771264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       30391808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       14570176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       22908352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4710144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          273264960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     40334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      3154432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     30391808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     22908352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      96788736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29376064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32208448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          630221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2428302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           49288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           27676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          474872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          227659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          357943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           73596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4269765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        459001                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             503257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          13128005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          50583462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1026708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            576513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           9891962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           4742318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           7456237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1533063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88942602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     13128005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1026708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      9891962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      7456237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31502912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9561356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         921888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10483244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9561356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         13128005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         50583462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         926220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1026708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           576513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          9891962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          4742318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          7456237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1533063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99425845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2969775721250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    102593140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        200672181840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        200672181840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         66462598215                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         66462598215                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1785120783750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1785120783750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2052255563805                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2052255563805                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4135075                       # Transaction distribution
system.membus.trans_dist::ReadResp            4135075                       # Transaction distribution
system.membus.trans_dist::WriteReq              27088                       # Transaction distribution
system.membus.trans_dist::WriteResp             27088                       # Transaction distribution
system.membus.trans_dist::Writeback            459001                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            90587                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          57166                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          147753                       # Transaction distribution
system.membus.trans_dist::ReadExReq            370405                       # Transaction distribution
system.membus.trans_dist::ReadExResp           370405                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1260448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1260448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        31740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5298940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5330680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        98614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        98614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         6804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       106000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       112804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       949804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       949804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        20750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       805363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       826113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       715896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       715896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         9482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       515384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       524866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9908155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     40334336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     40334336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        59382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    176281984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    176341366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      3155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      3155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        27195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      3309632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      3336827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     30393728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     30393728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        57092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     25248128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     25305220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     22908672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     22908672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        37356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     15614080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     15651436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320272993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5149190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5149190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5149190                       # Request fanout histogram
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.787955                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2921068572017                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.787955                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.049247                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.049247                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11490257                       # DTB read hits
system.cpu0.dtb.read_misses                      3232                       # DTB read misses
system.cpu0.dtb.read_acv                           14                       # DTB read access violations
system.cpu0.dtb.read_accesses                  212562                       # DTB read accesses
system.cpu0.dtb.write_hits                    4932081                       # DTB write hits
system.cpu0.dtb.write_misses                      296                       # DTB write misses
system.cpu0.dtb.write_acv                          37                       # DTB write access violations
system.cpu0.dtb.write_accesses                  92693                       # DTB write accesses
system.cpu0.dtb.data_hits                    16422338                       # DTB hits
system.cpu0.dtb.data_misses                      3528                       # DTB misses
system.cpu0.dtb.data_acv                           51                       # DTB access violations
system.cpu0.dtb.data_accesses                  305255                       # DTB accesses
system.cpu0.itb.fetch_hits                    2491849                       # ITB hits
system.cpu0.itb.fetch_misses                     1367                       # ITB misses
system.cpu0.itb.fetch_acv                           1                       # ITB acv
system.cpu0.itb.fetch_accesses                2493216                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       307235471                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   67432964                       # Number of instructions committed
system.cpu0.committedOps                     67432964                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             65187149                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                194613                       # Number of float alu accesses
system.cpu0.num_func_calls                    2120168                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      9049838                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    65187149                       # number of integer instructions
system.cpu0.num_fp_insts                       194613                       # number of float instructions
system.cpu0.num_int_register_reads           89282991                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          50303188                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               76784                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              78143                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     16448727                       # number of memory refs
system.cpu0.num_load_insts                   11505343                       # Number of load instructions
system.cpu0.num_store_insts                   4943384                       # Number of store instructions
system.cpu0.num_idle_cycles              239804185.528613                       # Number of idle cycles
system.cpu0.num_busy_cycles              67431285.471387                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.219478                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.780522                       # Percentage of idle cycles
system.cpu0.Branches                         11592264                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1392143      2.06%      2.06% # Class of executed instruction
system.cpu0.op_class::IntAlu                 48526947     71.96%     74.02% # Class of executed instruction
system.cpu0.op_class::IntMult                  121299      0.18%     74.20% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     74.20% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  61551      0.09%     74.29% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.29% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.29% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.29% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   1841      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.30% # Class of executed instruction
system.cpu0.op_class::MemRead                11755477     17.43%     91.73% # Class of executed instruction
system.cpu0.op_class::MemWrite                4961065      7.36%     99.09% # Class of executed instruction
system.cpu0.op_class::IprAccess                616220      0.91%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  67436543                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7137                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    143091                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   47265     36.77%     36.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     14      0.01%     36.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3031      2.36%     39.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    761      0.59%     39.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  77486     60.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              128557                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    47160     48.44%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      14      0.01%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3031      3.11%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     761      0.78%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   46400     47.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                97366                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2836472140000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               21000000      0.00%     92.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2969710000      0.10%     92.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1725590000      0.06%     92.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           231094780000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3072283220000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997778                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.598818                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.757376                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                        11     10.58%     10.58% # number of syscalls executed
system.cpu0.kern.syscall::6                        10      9.62%     20.19% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.96%     21.15% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      4.81%     25.96% # number of syscalls executed
system.cpu0.kern.syscall::20                        1      0.96%     26.92% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      2.88%     29.81% # number of syscalls executed
system.cpu0.kern.syscall::24                        3      2.88%     32.69% # number of syscalls executed
system.cpu0.kern.syscall::33                        3      2.88%     35.58% # number of syscalls executed
system.cpu0.kern.syscall::45                       19     18.27%     53.85% # number of syscalls executed
system.cpu0.kern.syscall::47                        3      2.88%     56.73% # number of syscalls executed
system.cpu0.kern.syscall::59                        2      1.92%     58.65% # number of syscalls executed
system.cpu0.kern.syscall::71                       28     26.92%     85.58% # number of syscalls executed
system.cpu0.kern.syscall::74                        9      8.65%     94.23% # number of syscalls executed
system.cpu0.kern.syscall::92                        1      0.96%     95.19% # number of syscalls executed
system.cpu0.kern.syscall::97                        1      0.96%     96.15% # number of syscalls executed
system.cpu0.kern.syscall::98                        1      0.96%     97.12% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      2.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   104                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1012      0.75%      0.75% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.75% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.76% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.76% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2055      1.53%      2.29% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.01%      2.30% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.30% # number of callpals executed
system.cpu0.kern.callpal::swpipl               120382     89.61%     91.91% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6304      4.69%     96.61% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.61% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.61% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     96.61% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.61% # number of callpals executed
system.cpu0.kern.callpal::rti                    4369      3.25%     99.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                 135      0.10%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                      47      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                134337                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6341                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                478                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                478                      
system.cpu0.kern.mode_good::user                  478                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.075382                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.140197                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3042380800000     99.68%     99.68% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          9631700000      0.32%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2056                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7509                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7509                       # Transaction distribution
system.iobus.trans_dist::WriteReq               71344                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27088                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        37478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         3670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        68776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       149912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        14660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       181025                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3018665                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements           629669                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.498877                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66724551                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           629669                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           105.967661                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     160794430000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.498877                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.989256                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.989256                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        135503310                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       135503310                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     66806319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66806319                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     66806319                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66806319                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     66806319                       # number of overall hits
system.cpu0.icache.overall_hits::total       66806319                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       630224                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       630224                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       630224                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        630224                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       630224                       # number of overall misses
system.cpu0.icache.overall_misses::total       630224                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     67436543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     67436543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     67436543                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     67436543                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     67436543                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     67436543                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009345                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009345                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009345                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009345                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009345                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009345                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2436403                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.601108                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13884027                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2436403                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.698576                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        348570000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.601108                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980079                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980079                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          797                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35323798                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35323798                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9073351                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9073351                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4553902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4553902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       144821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       144821                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       143560                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       143560                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13627253                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13627253                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13627253                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13627253                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2264441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2264441                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       217990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       217990                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        14016                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14016                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        12819                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12819                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2482431                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2482431                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2482431                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2482431                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11337792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11337792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4771892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4771892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       158837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       158837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       156379                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       156379                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     16109684                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16109684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     16109684                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16109684                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.199725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.199725                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.045682                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045682                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.088241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.081974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.154096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.154096                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154096                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       280408                       # number of writebacks
system.cpu0.dcache.writebacks::total           280408                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1396131                       # DTB read hits
system.cpu1.dtb.read_misses                      2033                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  158200                       # DTB read accesses
system.cpu1.dtb.write_hits                     796924                       # DTB write hits
system.cpu1.dtb.write_misses                      178                       # DTB write misses
system.cpu1.dtb.write_acv                          16                       # DTB write access violations
system.cpu1.dtb.write_accesses                  76625                       # DTB write accesses
system.cpu1.dtb.data_hits                     2193055                       # DTB hits
system.cpu1.dtb.data_misses                      2211                       # DTB misses
system.cpu1.dtb.data_acv                           16                       # DTB access violations
system.cpu1.dtb.data_accesses                  234825                       # DTB accesses
system.cpu1.itb.fetch_hits                    1447850                       # ITB hits
system.cpu1.itb.fetch_misses                     1245                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                1449095                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       307231784                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    6486925                       # Number of instructions committed
system.cpu1.committedOps                      6486925                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              6212973                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 21654                       # Number of float alu accesses
system.cpu1.num_func_calls                     246368                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       536915                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     6212973                       # number of integer instructions
system.cpu1.num_fp_insts                        21654                       # number of float instructions
system.cpu1.num_int_register_reads            8468912                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4812138                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               12145                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              12081                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      2201643                       # number of memory refs
system.cpu1.num_load_insts                    1400455                       # Number of load instructions
system.cpu1.num_store_insts                    801188                       # Number of store instructions
system.cpu1.num_idle_cycles              300744156.838693                       # Number of idle cycles
system.cpu1.num_busy_cycles              6487627.161307                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.021116                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.978884                       # Percentage of idle cycles
system.cpu1.Branches                           899779                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                62265      0.96%      0.96% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3908922     60.24%     61.20% # Class of executed instruction
system.cpu1.op_class::IntMult                   19411      0.30%     61.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   3333      0.05%     61.55% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.55% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.55% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.55% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    560      0.01%     61.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::MemRead                 1430752     22.05%     83.60% # Class of executed instruction
system.cpu1.op_class::MemWrite                 801872     12.36%     95.96% # Class of executed instruction
system.cpu1.op_class::IprAccess                262037      4.04%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   6489152                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3928                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     59917                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   13550     27.12%     27.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2980      5.96%     33.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    140      0.28%     33.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  33289     66.63%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               49959                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    13510     45.03%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2980      9.93%     54.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     140      0.47%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   13370     44.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                30000                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2871066670000     93.45%     93.45% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2920400000      0.10%     93.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              399250000      0.01%     93.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           197892120000      6.44%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3072278440000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997048                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.401634                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.600492                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.59%      1.59% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      9.52%     11.11% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      4.76%     15.87% # number of syscalls executed
system.cpu1.kern.syscall::6                         6      9.52%     25.40% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      4.76%     30.16% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      6.35%     36.51% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      3.17%     39.68% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      3.17%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.59%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                       10     15.87%     60.32% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      3.17%     63.49% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      1.59%     65.08% # number of syscalls executed
system.cpu1.kern.syscall::54                        3      4.76%     69.84% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.59%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     14.29%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      3.17%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      3.17%     92.06% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.59%     93.65% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      1.59%     95.24% # number of syscalls executed
system.cpu1.kern.syscall::92                        2      3.17%     98.41% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.59%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    63                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                   60      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.12% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  296      0.56%      0.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.68% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      0.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                43425     81.44%     82.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5961     11.18%     93.31% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.31% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.31% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.32% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.01%     93.32% # number of callpals executed
system.cpu1.kern.callpal::rti                    3413      6.40%     99.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                  89      0.17%     99.89% # number of callpals executed
system.cpu1.kern.callpal::imb                      58      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 53323                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              514                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                258                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               3164                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                319                      
system.cpu1.kern.mode_good::user                  258                      
system.cpu1.kern.mode_good::idle                   61                      
system.cpu1.kern.mode_switch_good::kernel     0.620623                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.019279                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.162093                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       12031400000      0.39%      0.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          7632740000      0.25%      0.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3047118780000     99.36%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     297                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            48734                       # number of replacements
system.cpu1.icache.tags.tagsinuse          477.641980                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6376973                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            48734                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           130.852649                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3052726670000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   477.641980                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.932894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.932894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13027611                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13027611                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6439845                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6439845                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6439845                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6439845                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6439845                       # number of overall hits
system.cpu1.icache.overall_hits::total        6439845                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        49307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        49307                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        49307                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         49307                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        49307                       # number of overall misses
system.cpu1.icache.overall_misses::total        49307                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6489152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6489152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6489152                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6489152                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6489152                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6489152                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007598                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007598                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007598                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007598                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007598                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007598                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            26583                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          852.878794                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2139537                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            26583                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.485160                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3053376730000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   852.878794                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.832889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.832889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          721                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          719                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4424665                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4424665                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1354209                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1354209                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       764063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        764063                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        14419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14419                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        12695                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12695                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2118272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2118272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2118272                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2118272                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28346                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28346                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        14634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14634                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1435                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1435                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2630                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2630                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        42980                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         42980                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        42980                       # number of overall misses
system.cpu1.dcache.overall_misses::total        42980                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1382555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1382555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       778697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       778697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        15854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        15325                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15325                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2161252                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2161252                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2161252                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2161252                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020503                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018793                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.018793                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.090513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.090513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.171615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.171615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.019887                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019887                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019887                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019887                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11910                       # number of writebacks
system.cpu1.dcache.writebacks::total            11910                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5104477                       # DTB read hits
system.cpu2.dtb.read_misses                      4888                       # DTB read misses
system.cpu2.dtb.read_acv                           12                       # DTB read access violations
system.cpu2.dtb.read_accesses                  429947                       # DTB read accesses
system.cpu2.dtb.write_hits                    3284599                       # DTB write hits
system.cpu2.dtb.write_misses                      539                       # DTB write misses
system.cpu2.dtb.write_acv                          71                       # DTB write access violations
system.cpu2.dtb.write_accesses                 148733                       # DTB write accesses
system.cpu2.dtb.data_hits                     8389076                       # DTB hits
system.cpu2.dtb.data_misses                      5427                       # DTB misses
system.cpu2.dtb.data_acv                           83                       # DTB access violations
system.cpu2.dtb.data_accesses                  578680                       # DTB accesses
system.cpu2.itb.fetch_hits                    2894246                       # ITB hits
system.cpu2.itb.fetch_misses                     2682                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                2896928                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       307234080                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   26484862                       # Number of instructions committed
system.cpu2.committedOps                     26484862                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25691381                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                287633                       # Number of float alu accesses
system.cpu2.num_func_calls                     810142                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2659937                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25691381                       # number of integer instructions
system.cpu2.num_fp_insts                       287633                       # number of float instructions
system.cpu2.num_int_register_reads           35721175                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19362863                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              142808                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             146119                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      8430783                       # number of memory refs
system.cpu2.num_load_insts                    5129109                       # Number of load instructions
system.cpu2.num_store_insts                   3301674                       # Number of store instructions
system.cpu2.num_idle_cycles              280746218.865858                       # Number of idle cycles
system.cpu2.num_busy_cycles              26487861.134142                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.086214                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.913786                       # Percentage of idle cycles
system.cpu2.Branches                          3761970                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               191447      0.72%      0.72% # Class of executed instruction
system.cpu2.op_class::IntAlu                 17072541     64.45%     65.17% # Class of executed instruction
system.cpu2.op_class::IntMult                   51940      0.20%     65.37% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     65.37% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  21633      0.08%     65.45% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   1539      0.01%     65.45% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.45% # Class of executed instruction
system.cpu2.op_class::MemRead                 5247495     19.81%     85.26% # Class of executed instruction
system.cpu2.op_class::MemWrite                3359724     12.68%     97.95% # Class of executed instruction
system.cpu2.op_class::IprAccess                544053      2.05%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  26490372                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    6119                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    117849                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   35717     36.53%     36.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.10%     36.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2982      3.05%     39.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1551      1.59%     41.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  57413     58.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               97763                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    34957     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.14%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2982      4.08%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1551      2.12%     54.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   33413     45.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                73003                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2793472420000     90.93%     90.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              143000000      0.00%     90.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             2920350000      0.10%     91.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             3543850000      0.12%     91.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           272199870000      8.86%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3072279490000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.978722                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.581976                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.746734                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         6      3.70%      3.70% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.26%     12.96% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.47%     15.43% # number of syscalls executed
system.cpu2.kern.syscall::6                        20     12.35%     27.78% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.62%     28.40% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.56%     33.95% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.32%     38.27% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.85%     40.12% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.62%     40.74% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.85%     42.59% # number of syscalls executed
system.cpu2.kern.syscall::33                        7      4.32%     46.91% # number of syscalls executed
system.cpu2.kern.syscall::45                       28     17.28%     64.20% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.85%     66.05% # number of syscalls executed
system.cpu2.kern.syscall::48                        4      2.47%     68.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.70%     72.22% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.62%     72.84% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.62%     73.46% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.58%     87.04% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      1.85%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.70%     92.59% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.62%     93.21% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.62%     93.83% # number of syscalls executed
system.cpu2.kern.syscall::92                        5      3.09%     96.91% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.62%     97.53% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.62%     98.15% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.62%     98.77% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.62%     99.38% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.62%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   162                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                 1468      1.40%      1.40% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      1.40% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      1.40% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3489      3.32%      4.72% # number of callpals executed
system.cpu2.kern.callpal::tbi                      19      0.02%      4.74% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.01%      4.75% # number of callpals executed
system.cpu2.kern.callpal::swpipl                87004     82.84%     87.59% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6518      6.21%     93.79% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     93.79% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     93.80% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     6      0.01%     93.80% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     93.81% # number of callpals executed
system.cpu2.kern.callpal::rti                    6130      5.84%     99.64% # number of callpals executed
system.cpu2.kern.callpal::callsys                 257      0.24%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                     118      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                105027                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8873                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                762                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                762                      
system.cpu2.kern.mode_good::user                  762                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.085879                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.158173                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      3052506900000     99.51%     99.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         15122080000      0.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3490                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           474278                       # number of replacements
system.cpu2.icache.tags.tagsinuse          469.259002                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25966082                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           474278                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            54.748654                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2921544870000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   469.259002                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.916521                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.916521                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         53455646                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        53455646                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     26015470                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26015470                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     26015470                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26015470                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     26015470                       # number of overall hits
system.cpu2.icache.overall_hits::total       26015470                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       474902                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       474902                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       474902                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        474902                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       474902                       # number of overall misses
system.cpu2.icache.overall_misses::total       474902                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     26490372                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     26490372                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     26490372                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     26490372                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     26490372                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     26490372                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017927                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017927                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017927                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017927                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017927                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017927                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           184706                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          715.520860                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8072740                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           184706                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            43.705889                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2934539570000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   715.520860                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.698751                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.698751                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          725                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17119133                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17119133                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4877668                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4877668                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3070095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3070095                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        56001                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        56001                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        48761                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48761                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7947763                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7947763                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7947763                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7947763                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       171933                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171933                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       144875                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       144875                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        16828                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16828                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        22600                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22600                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       316808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        316808                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       316808                       # number of overall misses
system.cpu2.dcache.overall_misses::total       316808                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5049601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5049601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3214970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3214970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        72829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        72829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        71361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        71361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8264571                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8264571                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8264571                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8264571                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.034049                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.034049                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.045063                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045063                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.231062                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231062                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.316700                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.316700                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.038333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038333                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.038333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038333                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        92891                       # number of writebacks
system.cpu2.dcache.writebacks::total            92891                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2880905                       # DTB read hits
system.cpu3.dtb.read_misses                      2423                       # DTB read misses
system.cpu3.dtb.read_acv                           72                       # DTB read access violations
system.cpu3.dtb.read_accesses                   47276                       # DTB read accesses
system.cpu3.dtb.write_hits                    1926029                       # DTB write hits
system.cpu3.dtb.write_misses                      314                       # DTB write misses
system.cpu3.dtb.write_acv                          52                       # DTB write access violations
system.cpu3.dtb.write_accesses                  21690                       # DTB write accesses
system.cpu3.dtb.data_hits                     4806934                       # DTB hits
system.cpu3.dtb.data_misses                      2737                       # DTB misses
system.cpu3.dtb.data_acv                          124                       # DTB access violations
system.cpu3.dtb.data_accesses                   68966                       # DTB accesses
system.cpu3.itb.fetch_hits                    1499149                       # ITB hits
system.cpu3.itb.fetch_misses                      947                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1500096                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       307241931                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   14239192                       # Number of instructions committed
system.cpu3.committedOps                     14239192                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             13703046                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                100608                       # Number of float alu accesses
system.cpu3.num_func_calls                     576452                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1271239                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    13703046                       # number of integer instructions
system.cpu3.num_fp_insts                       100608                       # number of float instructions
system.cpu3.num_int_register_reads           18820038                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          10325003                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               49226                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              50582                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      4830176                       # number of memory refs
system.cpu3.num_load_insts                    2894013                       # Number of load instructions
system.cpu3.num_store_insts                   1936163                       # Number of store instructions
system.cpu3.num_idle_cycles              293001971.303474                       # Number of idle cycles
system.cpu3.num_busy_cycles              14239959.696526                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.046348                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.953652                       # Percentage of idle cycles
system.cpu3.Branches                          2074309                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                79506      0.56%      0.56% # Class of executed instruction
system.cpu3.op_class::IntAlu                  8698368     61.08%     61.63% # Class of executed instruction
system.cpu3.op_class::IntMult                   31647      0.22%     61.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   6273      0.04%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    267      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemRead                 3006444     21.11%     83.01% # Class of executed instruction
system.cpu3.op_class::MemWrite                1939286     13.62%     96.63% # Class of executed instruction
system.cpu3.op_class::IprAccess                480262      3.37%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  14242053                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4504                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    110027                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   33043     33.84%     33.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2978      3.05%     36.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    855      0.88%     37.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  60766     62.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               97642                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    32363     47.69%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2978      4.39%     52.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     855      1.26%     53.34% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   31668     46.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                67864                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2823900310000     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             2918440000      0.09%     92.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1874900000      0.06%     92.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           243675090000      7.93%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3072368740000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.979421                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.521147                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.695029                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      2.50%      2.50% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      2.50%      5.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         9     22.50%     27.50% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      2.50%     30.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      2.50%     32.50% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      5.00%     37.50% # number of syscalls executed
system.cpu3.kern.syscall::45                        5     12.50%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        5     12.50%     62.50% # number of syscalls executed
system.cpu3.kern.syscall::54                        3      7.50%     70.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     10.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     10.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      2.50%     92.50% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      2.50%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      2.50%     97.50% # number of syscalls executed
system.cpu3.kern.syscall::147                       1      2.50%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    40                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                  685      0.67%      0.67% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.67% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.67% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1776      1.73%      2.40% # number of callpals executed
system.cpu3.kern.callpal::tbi                      27      0.03%      2.43% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      2.44% # number of callpals executed
system.cpu3.kern.callpal::swpipl                88950     86.81%     89.25% # number of callpals executed
system.cpu3.kern.callpal::rdps                   5974      5.83%     95.08% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     95.08% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     95.08% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     95.08% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     95.09% # number of callpals executed
system.cpu3.kern.callpal::rti                    4938      4.82%     99.90% # number of callpals executed
system.cpu3.kern.callpal::callsys                  83      0.08%     99.99% # number of callpals executed
system.cpu3.kern.callpal::imb                      14      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                102464                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             6038                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                505                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                504                      
system.cpu3.kern.mode_good::user                  505                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.083471                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.154211                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      3069785540000     99.92%     99.92% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2583180000      0.08%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1777                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           357429                       # number of replacements
system.cpu3.icache.tags.tagsinuse          476.415732                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13743736                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           357429                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            38.451653                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2966587960000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   476.415732                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.930499                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.930499                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28842054                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28842054                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     13884105                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13884105                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     13884105                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13884105                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     13884105                       # number of overall hits
system.cpu3.icache.overall_hits::total       13884105                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       357948                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       357948                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       357948                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        357948                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       357948                       # number of overall misses
system.cpu3.icache.overall_misses::total       357948                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     14242053                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14242053                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     14242053                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14242053                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     14242053                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14242053                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.025133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.025133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.025133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.025133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.025133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.025133                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           117867                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          931.860892                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4624959                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           117867                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            39.238795                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2974228260000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   931.860892                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.910020                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910020                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9805244                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9805244                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2722102                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2722102                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1778543                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1778543                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        51190                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        51190                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        44902                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        44902                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4500645                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4500645                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4500645                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4500645                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       104285                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104285                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        83493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        83493                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        13901                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13901                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        19117                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        19117                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       187778                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        187778                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       187778                       # number of overall misses
system.cpu3.dcache.overall_misses::total       187778                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2826387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2826387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1862036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1862036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        65091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        65091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        64019                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        64019                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4688423                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4688423                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4688423                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4688423                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.036897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036897                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.044840                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044840                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.213563                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.213563                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.298614                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.298614                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.040051                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040051                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.040051                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040051                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        73792                       # number of writebacks
system.cpu3.dcache.writebacks::total            73792                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.155299                       # Number of seconds simulated
sim_ticks                                155299070000                       # Number of ticks simulated
final_tick                               3227673330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               12100297                       # Simulator instruction rate (inst/s)
host_op_rate                                 12100284                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            11883406761                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463084                       # Number of bytes of host memory used
host_seconds                                    13.07                       # Real time elapsed on the host
sim_insts                                   158133189                       # Number of instructions simulated
sim_ops                                     158133189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        8079680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3978944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        7144960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3074752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        8869632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        4095296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        7684864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        3592640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46522880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      8079680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      7144960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      8869632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      7684864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31779136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7948864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8796736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          126245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           62171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          111640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           48043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          138588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           63989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          120076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           56135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              726920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        124201                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          52026583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          25621171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           13600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          46007745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          19798908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          57113233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          26370383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          49484289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          23133687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299569598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     52026583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     46007745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     57113233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     49484289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        204631850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        51184234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        5459608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56643842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        51184234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         52026583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         25621171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        5473207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         46007745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         19798908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         57113233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         26370383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         49484289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         23133687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            356213440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   150118582500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5185700000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        210815919600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        210815919600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69822202725                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69822202725                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1875356487750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1875356487750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2155994610075                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2155994610075                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              882003                       # Transaction distribution
system.membus.trans_dist::ReadResp             882003                       # Transaction distribution
system.membus.trans_dist::WriteReq              11249                       # Transaction distribution
system.membus.trans_dist::WriteResp             11249                       # Transaction distribution
system.membus.trans_dist::Writeback            124201                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143043                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          69229                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          212272                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120906                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120906                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       252490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       252490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        15656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       398830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       414486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       223280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       223280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         4708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       355378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       360086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       277176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       277176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         5594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       408261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       413855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       240152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       240152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         5012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       390458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       395470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2603557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      8079680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      8079680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        24155                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     10464832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     10488987                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      7144960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      7144960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        18832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      8761344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      8780176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      8869632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      8869632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        19719                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     10802496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     10822215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      7684864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      7684864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        19809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     10054016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     10073825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72794323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1348394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1348394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1348394                       # Request fanout histogram
system.iocache.tags.replacements                13281                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13281                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119529                       # Number of tag accesses
system.iocache.tags.data_accesses              119529                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           33                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               33                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           33                       # number of demand (read+write) misses
system.iocache.demand_misses::total                33                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           33                       # number of overall misses
system.iocache.overall_misses::total               33                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           33                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             33                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           33                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              33                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           33                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             33                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2372403                       # DTB read hits
system.cpu0.dtb.read_misses                      1530                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                  694811                       # DTB read accesses
system.cpu0.dtb.write_hits                    1271039                       # DTB write hits
system.cpu0.dtb.write_misses                      932                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 161981                       # DTB write accesses
system.cpu0.dtb.data_hits                     3643442                       # DTB hits
system.cpu0.dtb.data_misses                      2462                       # DTB misses
system.cpu0.dtb.data_acv                           26                       # DTB access violations
system.cpu0.dtb.data_accesses                  856792                       # DTB accesses
system.cpu0.itb.fetch_hits                    3689562                       # ITB hits
system.cpu0.itb.fetch_misses                      339                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                3689901                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        15540273                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   11283844                       # Number of instructions committed
system.cpu0.committedOps                     11283844                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             10172320                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1606576                       # Number of float alu accesses
system.cpu0.num_func_calls                     359745                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       971255                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    10172320                       # number of integer instructions
system.cpu0.num_fp_insts                      1606576                       # number of float instructions
system.cpu0.num_int_register_reads           15482513                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7224008                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             1865652                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1405231                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      3668147                       # number of memory refs
system.cpu0.num_load_insts                    2386750                       # Number of load instructions
system.cpu0.num_store_insts                   1281397                       # Number of store instructions
system.cpu0.num_idle_cycles              4247329.393025                       # Number of idle cycles
system.cpu0.num_busy_cycles              11292943.606975                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.726689                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.273311                       # Percentage of idle cycles
system.cpu0.Branches                          1434853                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                86934      0.77%      0.77% # Class of executed instruction
system.cpu0.op_class::IntAlu                  6433457     57.00%     57.77% # Class of executed instruction
system.cpu0.op_class::IntMult                   15649      0.14%     57.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 585046      5.18%     63.09% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  38240      0.34%     63.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   8132      0.07%     63.51% # Class of executed instruction
system.cpu0.op_class::FloatMult                167809      1.49%     64.99% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  35481      0.31%     65.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.31% # Class of executed instruction
system.cpu0.op_class::MemRead                 2445983     21.67%     86.98% # Class of executed instruction
system.cpu0.op_class::MemWrite                1284942     11.38%     98.36% # Class of executed instruction
system.cpu0.op_class::IprAccess                184659      1.64%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  11286332                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1273                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     33138                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   10304     42.55%     42.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      9      0.04%     42.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    159      0.66%     43.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1139      4.70%     47.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  12603     52.05%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               24214                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    10302     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       9      0.04%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     159      0.77%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1139      5.48%     55.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9173     44.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                20782                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            100782450000     64.86%     64.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13500000      0.01%     64.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              155820000      0.10%     64.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2566180000      1.65%     66.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            51866640000     33.38%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        155384590000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999806                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.727843                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.858264                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     12.50%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.25%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1020      3.52%      3.52% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2366      8.16%     11.67% # number of callpals executed
system.cpu0.kern.callpal::tbi                       9      0.03%     11.70% # number of callpals executed
system.cpu0.kern.callpal::swpipl                19232     66.30%     78.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                    330      1.14%     79.14% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     79.14% # number of callpals executed
system.cpu0.kern.callpal::rti                    3679     12.68%     91.83% # number of callpals executed
system.cpu0.kern.callpal::callsys                2113      7.28%     99.11% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.01%     99.12% # number of callpals executed
system.cpu0.kern.callpal::rdunique                254      0.88%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 29008                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6044                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2406                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2405                      
system.cpu0.kern.mode_good::user                 2406                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.397915                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.569349                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      143340700000     81.60%     81.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         32314590000     18.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2366                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4269                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4269                       # Transaction distribution
system.iobus.trans_dist::WriteReq               24497                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11249                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        19082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   57532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        76328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        82515                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   930651                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements           126244                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.993667                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11153710                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           126244                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.350417                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.993667                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22698909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22698909                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     11160087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11160087                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11160087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11160087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11160087                       # number of overall hits
system.cpu0.icache.overall_hits::total       11160087                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       126245                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       126245                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       126245                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        126245                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       126245                       # number of overall misses
system.cpu0.icache.overall_misses::total       126245                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     11286332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11286332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     11286332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11286332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     11286332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11286332                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011186                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011186                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011186                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011186                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011186                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011186                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            62483                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          961.124738                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3566078                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            62483                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            57.072772                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   961.124738                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.938598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          377                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          586                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7437045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7437045                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2264393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2264393                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1172858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1172858                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        20438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20438                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        14302                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14302                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3437251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3437251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3437251                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3437251                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        83076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        83076                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        68488                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        68488                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13250                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13250                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        17281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        17281                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       151564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       151564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151564                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2347469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2347469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1241346                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1241346                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        33688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        31583                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31583                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3588815                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3588815                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3588815                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3588815                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.035390                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035390                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.055172                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055172                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.393315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.393315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.547161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.547161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.042232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.042232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042232                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        34640                       # number of writebacks
system.cpu0.dcache.writebacks::total            34640                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2126791                       # DTB read hits
system.cpu1.dtb.read_misses                       879                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  665121                       # DTB read accesses
system.cpu1.dtb.write_hits                    1110437                       # DTB write hits
system.cpu1.dtb.write_misses                      807                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                 145516                       # DTB write accesses
system.cpu1.dtb.data_hits                     3237228                       # DTB hits
system.cpu1.dtb.data_misses                      1686                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                  810637                       # DTB accesses
system.cpu1.itb.fetch_hits                    3495011                       # ITB hits
system.cpu1.itb.fetch_misses                       46                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                3495057                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        15528479                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    9977615                       # Number of instructions committed
system.cpu1.committedOps                      9977615                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              8909264                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               1606684                       # Number of float alu accesses
system.cpu1.num_func_calls                     267081                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       859085                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     8909264                       # number of integer instructions
system.cpu1.num_fp_insts                      1606684                       # number of float instructions
system.cpu1.num_int_register_reads           13823503                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6272826                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             1870639                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            1409169                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      3259192                       # number of memory refs
system.cpu1.num_load_insts                    2139054                       # Number of load instructions
system.cpu1.num_store_insts                   1120138                       # Number of store instructions
system.cpu1.num_idle_cycles              5551160.264983                       # Number of idle cycles
system.cpu1.num_busy_cycles              9977318.735017                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.642517                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.357483                       # Percentage of idle cycles
system.cpu1.Branches                          1217754                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                72436      0.73%      0.73% # Class of executed instruction
system.cpu1.op_class::IntAlu                  5592126     56.04%     56.76% # Class of executed instruction
system.cpu1.op_class::IntMult                   14359      0.14%     56.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     56.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 587983      5.89%     62.80% # Class of executed instruction
system.cpu1.op_class::FloatCmp                  38176      0.38%     63.18% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   8127      0.08%     63.26% # Class of executed instruction
system.cpu1.op_class::FloatMult                168536      1.69%     64.95% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  35250      0.35%     65.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.31% # Class of executed instruction
system.cpu1.op_class::MemRead                 2183134     21.88%     87.18% # Class of executed instruction
system.cpu1.op_class::MemWrite                1123534     11.26%     98.44% # Class of executed instruction
system.cpu1.op_class::IprAccess                155640      1.56%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   9979301                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1135                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     27971                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    8479     41.67%     41.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    162      0.80%     42.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1101      5.41%     47.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10604     52.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               20346                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     8479     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     162      0.95%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1101      6.43%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    7383     43.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                17125                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            107099390000     68.97%     68.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              156750000      0.10%     69.08% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2486710000      1.60%     70.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            45530590000     29.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        155273440000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.696247                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.841689                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1095      4.38%      4.38% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2180      8.73%     13.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.01%     13.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                15654     62.67%     75.79% # number of callpals executed
system.cpu1.kern.callpal::rdps                    323      1.29%     77.08% # number of callpals executed
system.cpu1.kern.callpal::rti                    3433     13.74%     90.82% # number of callpals executed
system.cpu1.kern.callpal::callsys                2038      8.16%     98.98% # number of callpals executed
system.cpu1.kern.callpal::rdunique                254      1.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 24980                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3342                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2208                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2271                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               3292                      
system.cpu1.kern.mode_good::user                 2208                      
system.cpu1.kern.mode_good::idle                 1084                      
system.cpu1.kern.mode_switch_good::kernel     0.985039                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.477323                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.841836                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       58695810000     39.44%     39.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         30881810000     20.75%     60.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         59256390000     39.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2180                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           111640                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9128587                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           111640                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.768067                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20070242                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20070242                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      9867661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9867661                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      9867661                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9867661                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      9867661                       # number of overall hits
system.cpu1.icache.overall_hits::total        9867661                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       111640                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       111640                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       111640                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        111640                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       111640                       # number of overall misses
system.cpu1.icache.overall_misses::total       111640                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      9979301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9979301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      9979301                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9979301                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      9979301                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9979301                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011187                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011187                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011187                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011187                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011187                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            47300                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          909.883506                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2130769                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            47300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            45.047970                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   909.883506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.888558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.888558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          761                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6617720                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6617720                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2032371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2032371                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1026275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1026275                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        15988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15988                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        10593                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10593                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3058646                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3058646                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3058646                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3058646                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        76819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        76819                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        59436                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59436                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        12997                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12997                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        17185                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        17185                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       136255                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136255                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       136255                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136255                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2109190                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2109190                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1085711                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1085711                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        28985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        28985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        27778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        27778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3194901                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3194901                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3194901                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3194901                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.036421                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036421                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.054744                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054744                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.448404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.448404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.618655                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.618655                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042648                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042648                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.042648                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042648                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22504                       # number of writebacks
system.cpu1.dcache.writebacks::total            22504                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     2382385                       # DTB read hits
system.cpu2.dtb.read_misses                      1287                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  694889                       # DTB read accesses
system.cpu2.dtb.write_hits                    1311048                       # DTB write hits
system.cpu2.dtb.write_misses                      987                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 169616                       # DTB write accesses
system.cpu2.dtb.data_hits                     3693433                       # DTB hits
system.cpu2.dtb.data_misses                      2274                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  864505                       # DTB accesses
system.cpu2.itb.fetch_hits                    3756137                       # ITB hits
system.cpu2.itb.fetch_misses                      379                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                3756516                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        15528426                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   11391284                       # Number of instructions committed
system.cpu2.committedOps                     11391284                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             10283310                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               1602787                       # Number of float alu accesses
system.cpu2.num_func_calls                     307523                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1023510                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    10283310                       # number of integer instructions
system.cpu2.num_fp_insts                      1602787                       # number of float instructions
system.cpu2.num_int_register_reads           15731791                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           7271405                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             1861333                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            1400372                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      3717416                       # number of memory refs
system.cpu2.num_load_insts                    2396164                       # Number of load instructions
system.cpu2.num_store_insts                   1321252                       # Number of store instructions
system.cpu2.num_idle_cycles              4136738.070075                       # Number of idle cycles
system.cpu2.num_busy_cycles              11391687.929925                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.733602                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.266398                       # Percentage of idle cycles
system.cpu2.Branches                          1435829                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                92963      0.82%      0.82% # Class of executed instruction
system.cpu2.op_class::IntAlu                  6496690     57.02%     57.84% # Class of executed instruction
system.cpu2.op_class::IntMult                   17453      0.15%     57.99% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 582640      5.11%     63.10% # Class of executed instruction
system.cpu2.op_class::FloatCmp                  38091      0.33%     63.44% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   8241      0.07%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatMult                167377      1.47%     64.98% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  35303      0.31%     65.29% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.29% # Class of executed instruction
system.cpu2.op_class::MemRead                 2448021     21.49%     86.78% # Class of executed instruction
system.cpu2.op_class::MemWrite                1325126     11.63%     98.41% # Class of executed instruction
system.cpu2.op_class::IprAccess                181659      1.59%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  11393565                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1186                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     33108                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   10053     41.81%     41.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.07%     41.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    160      0.67%     42.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1128      4.69%     47.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12685     52.76%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               24044                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    10052     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.09%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     160      0.79%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1128      5.56%     55.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8936     44.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                20294                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            102603900000     66.08%     66.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               25740000      0.02%     66.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              156130000      0.10%     66.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             2551120000      1.64%     67.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            49935510000     32.16%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        155272400000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999901                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.704454                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844036                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.72%      1.72% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.72%      3.45% # number of syscalls executed
system.cpu2.kern.syscall::4                        28     48.28%     51.72% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      6.90%     58.62% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.72%     60.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.72%     62.07% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     27.59%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      5.17%     94.83% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    58                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1056      3.62%      3.62% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2290      7.86%     11.48% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.02%     11.50% # number of callpals executed
system.cpu2.kern.callpal::swpipl                19080     65.46%     76.96% # number of callpals executed
system.cpu2.kern.callpal::rdps                    399      1.37%     78.33% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     78.33% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     78.34% # number of callpals executed
system.cpu2.kern.callpal::rti                    3663     12.57%     90.90% # number of callpals executed
system.cpu2.kern.callpal::callsys                2132      7.31%     98.22% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                517      1.77%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 29147                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             5952                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2403                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2403                      
system.cpu2.kern.mode_good::user                 2403                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.403730                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.575224                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      121394020000     78.60%     78.60% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         33042650000     21.40%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2290                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           138588                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11252839                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           138588                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            81.196345                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22925718                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22925718                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     11254977                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11254977                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11254977                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11254977                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11254977                       # number of overall hits
system.cpu2.icache.overall_hits::total       11254977                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       138588                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       138588                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       138588                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        138588                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       138588                       # number of overall misses
system.cpu2.icache.overall_misses::total       138588                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11393565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11393565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11393565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11393565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11393565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11393565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.012164                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012164                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.012164                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012164                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.012164                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012164                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            66644                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          961.348413                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3575786                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            66644                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.655033                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   961.348413                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.938817                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.938817                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          701                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.688477                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7550194                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7550194                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2274955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2274955                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1211673                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1211673                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        20383                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20383                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        15346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15346                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3486628                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3486628                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3486628                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3486628                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        85635                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85635                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        69482                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        69482                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        13727                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13727                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        17394                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        17394                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       155117                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155117                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       155117                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155117                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2360590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2360590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1281155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1281155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        34110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        34110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        32740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        32740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3641745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3641745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3641745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3641745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.036277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036277                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.054234                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.054234                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.402433                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.402433                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.531277                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.531277                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.042594                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.042594                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.042594                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.042594                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        35785                       # number of writebacks
system.cpu2.dcache.writebacks::total            35785                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2308097                       # DTB read hits
system.cpu3.dtb.read_misses                      1302                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  768313                       # DTB read accesses
system.cpu3.dtb.write_hits                    1226511                       # DTB write hits
system.cpu3.dtb.write_misses                      865                       # DTB write misses
system.cpu3.dtb.write_acv                          21                       # DTB write access violations
system.cpu3.dtb.write_accesses                 220683                       # DTB write accesses
system.cpu3.dtb.data_hits                     3534608                       # DTB hits
system.cpu3.dtb.data_misses                      2167                       # DTB misses
system.cpu3.dtb.data_acv                           33                       # DTB access violations
system.cpu3.dtb.data_accesses                  988996                       # DTB accesses
system.cpu3.itb.fetch_hits                    3962494                       # ITB hits
system.cpu3.itb.fetch_misses                      354                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                3962848                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        15518970                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   10836503                       # Number of instructions committed
system.cpu3.committedOps                     10836503                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              9751314                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1582810                       # Number of float alu accesses
system.cpu3.num_func_calls                     295589                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       957128                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     9751314                       # number of integer instructions
system.cpu3.num_fp_insts                      1582810                       # number of float instructions
system.cpu3.num_int_register_reads           14939949                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6898235                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             1844531                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1387316                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      3557567                       # number of memory refs
system.cpu3.num_load_insts                    2321150                       # Number of load instructions
system.cpu3.num_store_insts                   1236417                       # Number of store instructions
system.cpu3.num_idle_cycles              4688617.694969                       # Number of idle cycles
system.cpu3.num_busy_cycles              10830352.305031                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.697878                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.302122                       # Percentage of idle cycles
system.cpu3.Branches                          1352623                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                86569      0.80%      0.80% # Class of executed instruction
system.cpu3.op_class::IntAlu                  6133421     56.59%     57.39% # Class of executed instruction
system.cpu3.op_class::IntMult                   14923      0.14%     57.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 577857      5.33%     62.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                  38048      0.35%     63.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   8122      0.07%     63.28% # Class of executed instruction
system.cpu3.op_class::FloatMult                166642      1.54%     64.82% # Class of executed instruction
system.cpu3.op_class::FloatDiv                  35255      0.33%     65.14% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     65.14% # Class of executed instruction
system.cpu3.op_class::MemRead                 2369457     21.86%     87.01% # Class of executed instruction
system.cpu3.op_class::MemWrite                1240598     11.45%     98.45% # Class of executed instruction
system.cpu3.op_class::IprAccess                167811      1.55%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  10838703                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1092                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     30314                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    8924     41.19%     41.19% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    163      0.75%     41.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   1074      4.96%     46.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  11507     53.11%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               21668                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     8924     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     163      0.90%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    1074      5.95%     56.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    7881     43.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                18042                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            105693230000     68.11%     68.11% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              157060000      0.10%     68.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2414740000      1.56%     69.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            46919160000     30.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        155184190000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.684887                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.832656                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu3.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu3.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu3.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1250      4.71%      4.71% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 2183      8.23%     12.94% # number of callpals executed
system.cpu3.kern.callpal::tbi                      12      0.05%     12.98% # number of callpals executed
system.cpu3.kern.callpal::swpipl                16982     63.99%     76.97% # number of callpals executed
system.cpu3.kern.callpal::rdps                    337      1.27%     78.24% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     78.24% # number of callpals executed
system.cpu3.kern.callpal::rti                    3465     13.06%     91.30% # number of callpals executed
system.cpu3.kern.callpal::callsys                2052      7.73%     99.03% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.01%     99.04% # number of callpals executed
system.cpu3.kern.callpal::rdunique                254      0.96%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 26539                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5650                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2285                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2286                      
system.cpu3.kern.mode_good::user                 2285                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.404602                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.576055                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      115153940000     76.48%     76.48% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         35417690000     23.52%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    2183                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           120075                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999980                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10699124                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           120075                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            89.103677                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.999980                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21797482                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21797482                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     10718627                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10718627                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     10718627                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10718627                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     10718627                       # number of overall hits
system.cpu3.icache.overall_hits::total       10718627                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       120076                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       120076                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       120076                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        120076                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       120076                       # number of overall misses
system.cpu3.icache.overall_misses::total       120076                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     10838703                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10838703                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     10838703                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10838703                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     10838703                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10838703                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.011078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011078                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.011078                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011078                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.011078                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011078                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            58008                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          960.472599                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3174849                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            58008                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            54.731227                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   960.472599                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.937962                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937962                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          837                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7224476                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7224476                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2206949                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2206949                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1133561                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1133561                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        17198                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17198                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        12026                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12026                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3340510                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3340510                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3340510                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3340510                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        82240                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        82240                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        66543                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        66543                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        13441                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13441                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        17369                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17369                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       148783                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        148783                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       148783                       # number of overall misses
system.cpu3.dcache.overall_misses::total       148783                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2289189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2289189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1200104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1200104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        30639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        30639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        29395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        29395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3489293                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3489293                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3489293                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3489293                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.035925                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.035925                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.055448                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055448                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.438689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.438689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.590883                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.590883                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.042640                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042640                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.042640                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042640                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        31272                       # number of writebacks
system.cpu3.dcache.writebacks::total            31272                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033465                       # Number of seconds simulated
sim_ticks                                 33465360000                       # Number of ticks simulated
final_tick                               3261138690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              127734659                       # Simulator instruction rate (inst/s)
host_op_rate                                127733326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            26308646162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464108                       # Number of bytes of host memory used
host_seconds                                     1.27                       # Real time elapsed on the host
sim_insts                                   162478910                       # Number of instructions simulated
sim_ops                                     162478910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         740736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1050368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         149184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1671680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         933632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         391616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         287616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5379840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       740736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       153024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1671680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       391616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2957056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1470208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2207488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           11574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           26120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           14588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            4494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          22134410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          31386723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           59285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4572609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4457863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          49952548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27898460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          11702130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           8594439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160758468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     22134410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4572609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     49952548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     11702130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88361697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43932233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       22031139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65963372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43932233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         22134410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         31386723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       22090424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4572609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4457863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         49952548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27898460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         11702130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          8594439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            226721840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    32347822500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1117480000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        213001710480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        213001710480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         70546136355                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         70546136355                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1894800639750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1894800639750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2178348486585                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2178348486585                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               73503                       # Transaction distribution
system.membus.trans_dist::ReadResp              73503                       # Transaction distribution
system.membus.trans_dist::WriteReq               1797                       # Transaction distribution
system.membus.trans_dist::WriteResp              1797                       # Transaction distribution
system.membus.trans_dist::Writeback             22972                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1096                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3119                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19087                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19087                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        23150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        23150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        47457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        57185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         6440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         6552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        52240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        52240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        45590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        46610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        12238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        12238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        15005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        15165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 241024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       740800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       740800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1781376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1786674                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       153024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       153024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       233600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       233932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1671680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1674048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1675520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       391616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       391616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       510208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       510732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7903242                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            126488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  126488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              126488                       # Request fanout histogram
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      369244                       # DTB read hits
system.cpu0.dtb.read_misses                       479                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  166814                       # DTB read accesses
system.cpu0.dtb.write_hits                     259127                       # DTB write hits
system.cpu0.dtb.write_misses                      124                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 101768                       # DTB write accesses
system.cpu0.dtb.data_hits                      628371                       # DTB hits
system.cpu0.dtb.data_misses                       603                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                  268582                       # DTB accesses
system.cpu0.itb.fetch_hits                     742374                       # ITB hits
system.cpu0.itb.fetch_misses                      296                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 742670                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         3346672                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1799140                       # Number of instructions committed
system.cpu0.committedOps                      1799140                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1738533                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4159                       # Number of float alu accesses
system.cpu0.num_func_calls                      98810                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       166478                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1738533                       # number of integer instructions
system.cpu0.num_fp_insts                         4159                       # number of float instructions
system.cpu0.num_int_register_reads            2339561                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1268982                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2714                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2522                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       629851                       # number of memory refs
system.cpu0.num_load_insts                     370340                       # Number of load instructions
system.cpu0.num_store_insts                    259511                       # Number of store instructions
system.cpu0.num_idle_cycles              1546675.102786                       # Number of idle cycles
system.cpu0.num_busy_cycles              1799996.897214                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.537847                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.462153                       # Percentage of idle cycles
system.cpu0.Branches                           281024                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                25986      1.44%      1.44% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1102324     61.25%     62.69% # Class of executed instruction
system.cpu0.op_class::IntMult                    1118      0.06%     62.75% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1206      0.07%     62.82% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.82% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.82% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.82% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     62.83% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.83% # Class of executed instruction
system.cpu0.op_class::MemRead                  382864     21.27%     84.11% # Class of executed instruction
system.cpu0.op_class::MemWrite                 259936     14.44%     98.55% # Class of executed instruction
system.cpu0.op_class::IprAccess                 26096      1.45%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1799757                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     136                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5128                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1797     44.63%     44.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.25%     44.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     34      0.84%     45.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.10%     45.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2181     54.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4026                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1795     49.39%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.28%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      34      0.94%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.11%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1791     49.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3634                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27582120000     82.42%     82.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.04%     82.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               33320000      0.10%     82.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12110000      0.04%     82.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5822810000     17.40%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         33465360000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998887                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821183                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.902633                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     12.50%     18.75% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      6.25%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      6.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   68      1.63%      1.73% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.07%      1.80% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3796     91.10%     92.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                     69      1.66%     94.55% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     94.58% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     94.60% # number of callpals executed
system.cpu0.kern.callpal::rti                     182      4.37%     98.97% # number of callpals executed
system.cpu0.kern.callpal::callsys                  40      0.96%     99.93% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.07%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4167                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              250                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                138                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                138                      
system.cpu0.kern.mode_good::user                  138                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.552000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.711340                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       26510360000     79.22%     79.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          6955000000     20.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      68                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3744                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3744                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13317                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1797                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9554                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7626                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   745154                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            11572                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.992783                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1774070                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11572                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           153.307121                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.992783                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3611089                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3611089                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1788182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1788182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1788182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1788182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1788182                       # number of overall hits
system.cpu0.icache.overall_hits::total        1788182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        11575                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11575                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        11575                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11575                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        11575                       # number of overall misses
system.cpu0.icache.overall_misses::total        11575                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1799757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1799757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1799757                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1799757                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1799757                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1799757                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006431                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006431                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006431                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006431                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006431                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006431                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16645                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          872.961244                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             602904                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16645                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.221328                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   872.961244                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.852501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.852501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1265907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1265907                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       353820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         353820                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       244760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        244760                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3845                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3845                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3186                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3186                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       598580                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          598580                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       598580                       # number of overall hits
system.cpu0.dcache.overall_hits::total         598580                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8307                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9599                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          352                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          352                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          319                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          319                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17906                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17906                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17906                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17906                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       362127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       362127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       254359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       254359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       616486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       616486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       616486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       616486                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022939                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022939                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.037738                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.037738                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.083869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.091013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029045                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.029045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029045                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10303                       # number of writebacks
system.cpu0.dcache.writebacks::total            10303                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       39947                       # DTB read hits
system.cpu1.dtb.read_misses                       324                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1837                       # DTB read accesses
system.cpu1.dtb.write_hits                      24847                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    879                       # DTB write accesses
system.cpu1.dtb.data_hits                       64794                       # DTB hits
system.cpu1.dtb.data_misses                       362                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2716                       # DTB accesses
system.cpu1.itb.fetch_hits                      31778                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  31903                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3320576                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     216620                       # Number of instructions committed
system.cpu1.committedOps                       216620                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               208304                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   383                       # Number of float alu accesses
system.cpu1.num_func_calls                       5754                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        22982                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      208304                       # number of integer instructions
system.cpu1.num_fp_insts                          383                       # number of float instructions
system.cpu1.num_int_register_reads             278398                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            158587                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 186                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                189                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        65944                       # number of memory refs
system.cpu1.num_load_insts                      40834                       # Number of load instructions
system.cpu1.num_store_insts                     25110                       # Number of store instructions
system.cpu1.num_idle_cycles              3105161.096648                       # Number of idle cycles
system.cpu1.num_busy_cycles              215414.903352                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.064873                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.935127                       # Percentage of idle cycles
system.cpu1.Branches                            31175                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3184      1.47%      1.47% # Class of executed instruction
system.cpu1.op_class::IntAlu                   136443     62.88%     64.34% # Class of executed instruction
system.cpu1.op_class::IntMult                     478      0.22%     64.56% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.56% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     46      0.02%     64.58% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.58% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.58% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.58% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.59% # Class of executed instruction
system.cpu1.op_class::MemRead                   42313     19.50%     84.09% # Class of executed instruction
system.cpu1.op_class::MemWrite                  25135     11.58%     95.67% # Class of executed instruction
system.cpu1.op_class::IprAccess                  9401      4.33%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    217003                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1530                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     298     34.02%     34.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     34      3.88%     37.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.57%     38.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    539     61.53%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 876                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      298     47.30%     47.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      34      5.40%     52.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.79%     53.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     293     46.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  630                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             32527540000     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               33320000      0.10%     98.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               16290000      0.05%     98.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              628200000      1.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         33205350000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.543599                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.719178                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   59      6.00%      6.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.41%      6.41% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  731     74.36%     80.77% # number of callpals executed
system.cpu1.kern.callpal::rdps                     73      7.43%     88.20% # number of callpals executed
system.cpu1.kern.callpal::rti                     106     10.78%     98.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.92%     99.90% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   983                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 41                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel     0.556452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.048780                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.594828                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1512500000      4.05%      4.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           163850000      0.44%      4.49% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         35698020000     95.51%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             2391                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             967529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2391                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           404.654538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           436397                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          436397                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       214612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         214612                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       214612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          214612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       214612                       # number of overall hits
system.cpu1.icache.overall_hits::total         214612                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2391                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2391                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2391                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2391                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2391                       # number of overall misses
system.cpu1.icache.overall_misses::total         2391                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       217003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       217003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       217003                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       217003                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       217003                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       217003                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011018                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011018                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011018                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011018                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011018                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2169                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          823.481070                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             973662                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2169                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           448.899032                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   823.481070                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.804181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.804181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          750                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           133332                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          133332                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        38142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          38142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        23268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         23268                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          657                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          657                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        61410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           61410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        61410                       # number of overall hits
system.cpu1.dcache.overall_hits::total          61410                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1630                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          916                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           65                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           53                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2546                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2546                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        39772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        39772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        24184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        24184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          719                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        63956                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        63956                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        63956                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        63956                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.040984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040984                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037876                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.090028                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.090028                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.073713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039809                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039809                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.039809                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039809                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1112                       # number of writebacks
system.cpu1.dcache.writebacks::total             1112                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      331914                       # DTB read hits
system.cpu2.dtb.read_misses                       375                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  111885                       # DTB read accesses
system.cpu2.dtb.write_hits                     204397                       # DTB write hits
system.cpu2.dtb.write_misses                      128                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                  58775                       # DTB write accesses
system.cpu2.dtb.data_hits                      536311                       # DTB hits
system.cpu2.dtb.data_misses                       503                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  170660                       # DTB accesses
system.cpu2.itb.fetch_hits                     699502                       # ITB hits
system.cpu2.itb.fetch_misses                      339                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 699841                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         3323362                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    1705918                       # Number of instructions committed
system.cpu2.committedOps                      1705918                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              1516196                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                202561                       # Number of float alu accesses
system.cpu2.num_func_calls                      54722                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       179386                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     1516196                       # number of integer instructions
system.cpu2.num_fp_insts                       202561                       # number of float instructions
system.cpu2.num_int_register_reads            2263001                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           1061236                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              253902                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             167852                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       538148                       # number of memory refs
system.cpu2.num_load_insts                     333271                       # Number of load instructions
system.cpu2.num_store_insts                    204877                       # Number of store instructions
system.cpu2.num_idle_cycles              1628483.393129                       # Number of idle cycles
system.cpu2.num_busy_cycles              1694878.606871                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.509989                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.490011                       # Percentage of idle cycles
system.cpu2.Branches                           249878                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                43356      2.54%      2.54% # Class of executed instruction
system.cpu2.op_class::IntAlu                   959863     56.25%     58.79% # Class of executed instruction
system.cpu2.op_class::IntMult                    4313      0.25%     59.04% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.04% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  72150      4.23%     63.27% # Class of executed instruction
system.cpu2.op_class::FloatCmp                   5957      0.35%     63.62% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   8925      0.52%     64.14% # Class of executed instruction
system.cpu2.op_class::FloatMult                 37135      2.18%     66.32% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   2222      0.13%     66.45% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.45% # Class of executed instruction
system.cpu2.op_class::MemRead                  341350     20.00%     86.45% # Class of executed instruction
system.cpu2.op_class::MemWrite                 205467     12.04%     98.49% # Class of executed instruction
system.cpu2.op_class::IprAccess                 25690      1.51%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   1706428                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      77                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      5309                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1507     39.01%     39.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.44%     39.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     34      0.88%     40.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.39%     40.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2290     59.28%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3863                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1506     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.56%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      34      1.11%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.49%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1491     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3063                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             28922650000     87.03%     87.03% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               24310000      0.07%     87.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               33320000      0.10%     87.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               34650000      0.10%     87.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4217920000     12.69%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         33232850000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999336                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.651092                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.792907                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.08%      2.08% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.08%      4.17% # number of syscalls executed
system.cpu2.kern.syscall::4                        29     60.42%     64.58% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     10.42%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.08%     77.08% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.08%     79.17% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      8.33%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.08%     95.83% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.08%     97.92% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.08%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    48                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   19      0.43%      0.43% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   92      2.09%      2.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.02%      2.55% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3562     81.07%     83.61% # number of callpals executed
system.cpu2.kern.callpal::rdps                    149      3.39%     87.01% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     87.03% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     87.05% # number of callpals executed
system.cpu2.kern.callpal::rti                     235      5.35%     92.40% # number of callpals executed
system.cpu2.kern.callpal::callsys                  93      2.12%     94.52% # number of callpals executed
system.cpu2.kern.callpal::rdunique                240      5.46%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4394                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              327                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                174                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                174                      
system.cpu2.kern.mode_good::user                  174                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.532110                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.694611                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       26907870000     80.50%     80.50% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6517020000     19.50%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            26120                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1689069                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26120                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            64.665735                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3438976                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3438976                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1680308                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1680308                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1680308                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1680308                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1680308                       # number of overall hits
system.cpu2.icache.overall_hits::total        1680308                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        26120                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26120                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        26120                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26120                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        26120                       # number of overall misses
system.cpu2.icache.overall_misses::total        26120                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1706428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1706428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1706428                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1706428                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1706428                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1706428                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015307                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015307                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015307                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015307                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015307                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015307                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            14731                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          862.888111                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             531678                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14731                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.092458                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   862.888111                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.842664                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.842664                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          701                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.684570                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1090705                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1090705                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       319374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         319374                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       191400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        191400                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         3985                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3985                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3940                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3940                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       510774                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          510774                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       510774                       # number of overall hits
system.cpu2.dcache.overall_hits::total         510774                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         8735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8735                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8333                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          634                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          634                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          483                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          483                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        17068                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17068                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        17068                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17068                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data       328109                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       328109                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       199733                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       199733                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4423                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4423                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       527842                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       527842                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       527842                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       527842                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026622                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026622                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.041721                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.041721                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.137259                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.137259                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.109202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.109202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032335                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032335                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9220                       # number of writebacks
system.cpu2.dcache.writebacks::total             9220                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      105284                       # DTB read hits
system.cpu3.dtb.read_misses                       362                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                   37647                       # DTB read accesses
system.cpu3.dtb.write_hits                      70791                       # DTB write hits
system.cpu3.dtb.write_misses                       47                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                  26775                       # DTB write accesses
system.cpu3.dtb.data_hits                      176075                       # DTB hits
system.cpu3.dtb.data_misses                       409                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                   64422                       # DTB accesses
system.cpu3.itb.fetch_hits                     311751                       # ITB hits
system.cpu3.itb.fetch_misses                      142                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 311893                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         3320580                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     624043                       # Number of instructions committed
system.cpu3.committedOps                       624043                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               551482                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                114070                       # Number of float alu accesses
system.cpu3.num_func_calls                      12448                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        59457                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      551482                       # number of integer instructions
system.cpu3.num_fp_insts                       114070                       # number of float instructions
system.cpu3.num_int_register_reads             852877                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            381418                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads              125239                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              86933                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       177732                       # number of memory refs
system.cpu3.num_load_insts                     106495                       # Number of load instructions
system.cpu3.num_store_insts                     71237                       # Number of store instructions
system.cpu3.num_idle_cycles              2700840.075253                       # Number of idle cycles
system.cpu3.num_busy_cycles              619739.924747                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.186636                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.813364                       # Percentage of idle cycles
system.cpu3.Branches                            77809                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                11095      1.78%      1.78% # Class of executed instruction
system.cpu3.op_class::IntAlu                   366542     58.70%     60.47% # Class of executed instruction
system.cpu3.op_class::IntMult                     800      0.13%     60.60% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.60% # Class of executed instruction
system.cpu3.op_class::FloatAdd                  27581      4.42%     65.02% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     65.02% # Class of executed instruction
system.cpu3.op_class::FloatCvt                    894      0.14%     65.16% # Class of executed instruction
system.cpu3.op_class::FloatMult                 23040      3.69%     68.85% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    276      0.04%     68.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.89% # Class of executed instruction
system.cpu3.op_class::MemRead                  109165     17.48%     86.38% # Class of executed instruction
system.cpu3.op_class::MemWrite                  71342     11.42%     97.80% # Class of executed instruction
system.cpu3.op_class::IprAccess                 13738      2.20%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    624473                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2326                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     527     36.47%     36.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     34      2.35%     38.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     18      1.25%     40.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    866     59.93%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1445                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      527     47.95%     47.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      34      3.09%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      18      1.64%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     520     47.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1099                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             31619360000     95.22%     95.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               33320000      0.10%     95.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               40420000      0.12%     95.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1512290000      4.55%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         33205390000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.600462                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.760554                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     16.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     16.67%     83.33% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     16.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     6                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   15      0.88%      0.88% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  109      6.39%      7.27% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.29%      7.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1201     70.40%     77.96% # number of callpals executed
system.cpu3.kern.callpal::rdps                     72      4.22%     82.18% # number of callpals executed
system.cpu3.kern.callpal::rti                     196     11.49%     93.67% # number of callpals executed
system.cpu3.kern.callpal::callsys                  88      5.16%     98.83% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.12%     98.94% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 18      1.06%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1706                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              305                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                152                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                152                      
system.cpu3.kern.mode_good::user                  152                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.498361                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.665208                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       30565170000     91.42%     91.42% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2868490000      8.58%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             6119                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             742248                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6119                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           121.302174                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1255065                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1255065                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       618354                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         618354                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       618354                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          618354                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       618354                       # number of overall hits
system.cpu3.icache.overall_hits::total         618354                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         6119                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6119                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         6119                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6119                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         6119                       # number of overall misses
system.cpu3.icache.overall_misses::total         6119                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst       624473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       624473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       624473                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       624473                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       624473                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       624473                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009799                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009799                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009799                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009799                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009799                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009799                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             4483                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          903.084674                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             415170                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4483                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            92.609859                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   903.084674                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.881919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          846                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.887695                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           359687                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          359687                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       101141                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         101141                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        67290                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         67290                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1145                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1116                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1116                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       168431                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          168431                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       168431                       # number of overall hits
system.cpu3.dcache.overall_hits::total         168431                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3592                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2262                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2262                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          241                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          241                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         5854                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5854                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         5854                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5854                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       104733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       104733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        69552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        69552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1357                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1357                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       174285                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       174285                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       174285                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       174285                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.034297                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.034297                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.032522                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032522                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.172688                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.172688                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.177598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.177598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.033589                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033589                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.033589                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033589                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2337                       # number of writebacks
system.cpu3.dcache.writebacks::total             2337                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092118                       # Number of seconds simulated
sim_ticks                                 92118370000                       # Number of ticks simulated
final_tick                               3353257060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               48725150                       # Simulator instruction rate (inst/s)
host_op_rate                                 48724965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            25498795146                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464108                       # Number of bytes of host memory used
host_seconds                                     3.61                       # Real time elapsed on the host
sim_insts                                   176025912                       # Number of instructions simulated
sim_ops                                     176025912                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         744256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1044160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         157824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         129664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1769344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1309760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         771456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         726464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6654720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       744256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       157824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1769344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       771456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3442880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1834880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2539392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           11629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           27646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           20465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           12054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           11351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           8079344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11334981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           19453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1713274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1407580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          19207287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          14218228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           8374616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           7886201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72240966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      8079344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1713274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     19207287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      8374616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37374521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19918720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7647899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27566619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19918720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          8079344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11334981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7667352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1713274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1407580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         19207287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         14218228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          8374616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          7886201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99807585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    89035537500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3076060000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        219017975280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        219017975280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         72538722405                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         72538722405                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1948319559750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1948319559750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2239876257435                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2239876257435                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               96899                       # Transaction distribution
system.membus.trans_dist::ReadResp              96899                       # Transaction distribution
system.membus.trans_dist::WriteReq               2217                       # Transaction distribution
system.membus.trans_dist::WriteResp              2217                       # Transaction distribution
system.membus.trans_dist::Writeback             28670                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1754                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5430                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20003                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        23260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        23260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        47623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        58253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         6211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        55292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        55292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        66059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        67149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        24108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        24108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        38073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        38507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 299784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       744320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       744320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1770240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1776416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       157824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       157824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       206464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       207284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1769344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1769344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2356204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       771456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       771456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1286592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1287980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9777132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            158033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  158033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              158033                       # Request fanout histogram
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      378153                       # DTB read hits
system.cpu0.dtb.read_misses                       478                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  142258                       # DTB read accesses
system.cpu0.dtb.write_hits                     260401                       # DTB write hits
system.cpu0.dtb.write_misses                      124                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                  85511                       # DTB write accesses
system.cpu0.dtb.data_hits                      638554                       # DTB hits
system.cpu0.dtb.data_misses                       602                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                  227769                       # DTB accesses
system.cpu0.itb.fetch_hits                     658543                       # ITB hits
system.cpu0.itb.fetch_misses                      296                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 658839                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         9212070                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1855226                       # Number of instructions committed
system.cpu0.committedOps                      1855226                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1790536                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4019                       # Number of float alu accesses
system.cpu0.num_func_calls                     106212                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       166701                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1790536                       # number of integer instructions
system.cpu0.num_fp_insts                         4019                       # number of float instructions
system.cpu0.num_int_register_reads            2402282                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1317489                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2642                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2454                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       640078                       # number of memory refs
system.cpu0.num_load_insts                     379238                       # Number of load instructions
system.cpu0.num_store_insts                    260840                       # Number of store instructions
system.cpu0.num_idle_cycles              7356089.056773                       # Number of idle cycles
system.cpu0.num_busy_cycles              1855980.943227                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.201473                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.798527                       # Percentage of idle cycles
system.cpu0.Branches                           290612                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                24995      1.35%      1.35% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1141823     61.53%     62.87% # Class of executed instruction
system.cpu0.op_class::IntMult                    1671      0.09%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1202      0.06%     63.03% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     63.03% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     63.03% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     63.03% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     63.04% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     63.04% # Class of executed instruction
system.cpu0.op_class::MemRead                  393356     21.20%     84.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                 261381     14.08%     98.32% # Class of executed instruction
system.cpu0.op_class::IprAccess                 31187      1.68%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1855842                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     233                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      6385                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2097     40.57%     40.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     40.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     94      1.82%     42.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.10%     42.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2963     57.32%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5169                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2095     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.23%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      94      2.19%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.12%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2090     48.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4294                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             84823290000     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.02%     92.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               92120000      0.10%     92.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               15400000      0.02%     92.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             7172560000      7.79%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         92118370000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999046                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.705366                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.830722                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     12.50%     18.75% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      6.25%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      6.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   66      1.23%      1.30% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.04%      1.34% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4817     89.80%     91.14% # number of callpals executed
system.cpu0.kern.callpal::rdps                    188      3.50%     94.65% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     94.67% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     94.69% # number of callpals executed
system.cpu0.kern.callpal::rti                     243      4.53%     99.22% # number of callpals executed
system.cpu0.kern.callpal::callsys                  40      0.75%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5364                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              309                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                139                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                139                      
system.cpu0.kern.mode_good::user                  139                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.449838                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.620536                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       86145000000     93.52%     93.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          5973370000      6.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      66                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4005                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4005                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13225                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2217                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   715276                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            11628                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.997419                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1823766                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11628                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           156.842621                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.997419                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3723314                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3723314                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1844212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1844212                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1844212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1844212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1844212                       # number of overall hits
system.cpu0.icache.overall_hits::total        1844212                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        11630                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11630                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        11630                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11630                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        11630                       # number of overall misses
system.cpu0.icache.overall_misses::total        11630                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1855842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1855842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1855842                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1855842                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1855842                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1855842                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006267                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006267                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006267                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006267                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16532                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          803.415519                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             622734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16532                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            37.668401                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   803.415519                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.784585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.784585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1285155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1285155                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       362006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         362006                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       245280                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        245280                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4442                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4442                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3521                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       607286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          607286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       607286                       # number of overall hits
system.cpu0.dcache.overall_hits::total         607286                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8171                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9770                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          330                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          330                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          384                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          384                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17941                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17941                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       370177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       370177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       255050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       255050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3905                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3905                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       625227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       625227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       625227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       625227                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022073                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.038306                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.038306                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.069153                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.069153                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.098335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.098335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.028695                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028695                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.028695                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028695                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10313                       # number of writebacks
system.cpu0.dcache.writebacks::total            10313                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       56532                       # DTB read hits
system.cpu1.dtb.read_misses                       324                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1832                       # DTB read accesses
system.cpu1.dtb.write_hits                      32829                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    878                       # DTB write accesses
system.cpu1.dtb.data_hits                       89361                       # DTB hits
system.cpu1.dtb.data_misses                       362                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2710                       # DTB accesses
system.cpu1.itb.fetch_hits                      43570                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  43695                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         9179824                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     288611                       # Number of instructions committed
system.cpu1.committedOps                       288611                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               276767                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   250                       # Number of float alu accesses
system.cpu1.num_func_calls                       9094                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        27480                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      276767                       # number of integer instructions
system.cpu1.num_fp_insts                          250                       # number of float instructions
system.cpu1.num_int_register_reads             372767                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            214020                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 120                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                121                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        90556                       # number of memory refs
system.cpu1.num_load_insts                      57409                       # Number of load instructions
system.cpu1.num_store_insts                     33147                       # Number of store instructions
system.cpu1.num_idle_cycles              8891776.763400                       # Number of idle cycles
system.cpu1.num_busy_cycles              288047.236600                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.031378                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.968622                       # Percentage of idle cycles
system.cpu1.Branches                            40690                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3727      1.29%      1.29% # Class of executed instruction
system.cpu1.op_class::IntAlu                   178924     61.91%     63.20% # Class of executed instruction
system.cpu1.op_class::IntMult                     633      0.22%     63.42% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.42% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     43      0.01%     63.44% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.44% # Class of executed instruction
system.cpu1.op_class::MemRead                   59176     20.48%     83.91% # Class of executed instruction
system.cpu1.op_class::MemWrite                  33170     11.48%     95.39% # Class of executed instruction
system.cpu1.op_class::IprAccess                 13318      4.61%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    288994                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     102                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2497                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     504     29.27%     29.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     94      5.46%     34.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      6      0.35%     35.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1118     64.92%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1722                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      504     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      94      8.53%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       6      0.54%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     498     45.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1102                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             90576460000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               92120000      0.10%     98.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               19580000      0.02%     98.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1109060000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         91797220000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.445438                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.639954                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      3.02%      3.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.26%      3.28% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1455     77.02%     80.31% # number of callpals executed
system.cpu1.kern.callpal::rdps                    194     10.27%     90.58% # number of callpals executed
system.cpu1.kern.callpal::rti                     167      8.84%     99.42% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.48%     99.89% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1889                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                101                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.009901                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.467354                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1299770000      8.41%      8.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           163740000      1.06%      9.47% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         13992680000     90.53%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             2466                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             203475                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2466                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.512165                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           580454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          580454                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       286528                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         286528                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       286528                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          286528                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       286528                       # number of overall hits
system.cpu1.icache.overall_hits::total         286528                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2466                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2466                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2466                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2466                       # number of overall misses
system.cpu1.icache.overall_misses::total         2466                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       288994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       288994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       288994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       288994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       288994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       288994                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008533                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008533                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008533                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008533                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1897                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          878.666894                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              55120                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1897                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.056405                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   878.666894                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.858073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.858073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          839                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           182161                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          182161                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        54691                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          54691                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        31143                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31143                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        85834                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           85834                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        85834                       # number of overall hits
system.cpu1.dcache.overall_hits::total          85834                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          874                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           71                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2448                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2448                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2448                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2448                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        56265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        56265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        32017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        32017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        88282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        88282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        88282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        88282                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.027975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027975                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.027298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027298                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.062189                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.062189                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.088639                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.088639                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.027729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027729                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          839                       # number of writebacks
system.cpu1.dcache.writebacks::total              839                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1276701                       # DTB read hits
system.cpu2.dtb.read_misses                       362                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1021765                       # DTB read accesses
system.cpu2.dtb.write_hits                     659985                       # DTB write hits
system.cpu2.dtb.write_misses                      142                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 489575                       # DTB write accesses
system.cpu2.dtb.data_hits                     1936686                       # DTB hits
system.cpu2.dtb.data_misses                       504                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1511340                       # DTB accesses
system.cpu2.itb.fetch_hits                    5141816                       # ITB hits
system.cpu2.itb.fetch_misses                      320                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                5142136                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         9177091                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    6280253                       # Number of instructions committed
system.cpu2.committedOps                      6280253                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5397012                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               1680326                       # Number of float alu accesses
system.cpu2.num_func_calls                     144971                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       604676                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5397012                       # number of integer instructions
system.cpu2.num_fp_insts                      1680326                       # number of float instructions
system.cpu2.num_int_register_reads            8486846                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3397722                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             1658673                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            1341278                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      1938992                       # number of memory refs
system.cpu2.num_load_insts                    1278287                       # Number of load instructions
system.cpu2.num_store_insts                    660705                       # Number of store instructions
system.cpu2.num_idle_cycles              2919774.177942                       # Number of idle cycles
system.cpu2.num_busy_cycles              6257316.822058                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.681841                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.318159                       # Percentage of idle cycles
system.cpu2.Branches                           766462                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               181190      2.88%      2.88% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3377096     53.77%     56.65% # Class of executed instruction
system.cpu2.op_class::IntMult                   52833      0.84%     57.49% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.49% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 352670      5.62%     63.11% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     66      0.00%     63.11% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  17758      0.28%     63.39% # Class of executed instruction
system.cpu2.op_class::FloatMult                296928      4.73%     68.12% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  20353      0.32%     68.45% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.45% # Class of executed instruction
system.cpu2.op_class::MemRead                 1286722     20.49%     88.93% # Class of executed instruction
system.cpu2.op_class::MemWrite                 661369     10.53%     99.46% # Class of executed instruction
system.cpu2.op_class::IprAccess                 33778      0.54%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   6280764                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6955                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1894     36.63%     36.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.31%     36.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     94      1.82%     38.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     32      0.62%     39.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3135     60.63%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5171                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1893     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.41%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      94      2.40%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      32      0.82%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1874     47.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3909                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             85907050000     93.61%     93.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22880000      0.02%     93.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               92120000      0.10%     93.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               69910000      0.08%     93.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             5678050000      6.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         91770010000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999472                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.597767                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.755947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      2.22%      2.22% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      2.22%      4.44% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.22%      6.67% # number of syscalls executed
system.cpu2.kern.syscall::4                        25     55.56%     62.22% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     11.11%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.22%     75.56% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      8.89%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.22%     95.56% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.22%     97.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    45                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   41      0.69%      0.69% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  135      2.26%      2.94% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      2.97% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4577     76.49%     79.46% # number of callpals executed
system.cpu2.kern.callpal::rdps                    255      4.26%     83.72% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     83.74% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     83.76% # number of callpals executed
system.cpu2.kern.callpal::rti                     454      7.59%     91.34% # number of callpals executed
system.cpu2.kern.callpal::callsys                 234      3.91%     95.25% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.02%     95.27% # number of callpals executed
system.cpu2.kern.callpal::rdunique                282      4.71%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5984                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              588                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                373                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                373                      
system.cpu2.kern.mode_good::user                  373                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.634354                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.776275                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       41377610000     44.92%     44.92% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         50728790000     55.08%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     135                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            27646                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6253882                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27646                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           226.212906                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         12589174                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        12589174                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      6253118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6253118                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      6253118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6253118                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      6253118                       # number of overall hits
system.cpu2.icache.overall_hits::total        6253118                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        27646                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27646                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        27646                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27646                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        27646                       # number of overall misses
system.cpu2.icache.overall_misses::total        27646                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      6280764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6280764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      6280764                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6280764                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      6280764                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6280764                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004402                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004402                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004402                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004402                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004402                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004402                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            21830                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          945.426816                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1918023                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            21830                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            87.861796                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   945.426816                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.923268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.923268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          654                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          645                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3899881                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3899881                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1257101                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1257101                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       645491                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        645491                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         3953                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3953                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3810                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3810                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1902592                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1902592                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1902592                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1902592                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        15879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15879                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         9616                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9616                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          842                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          842                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          775                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          775                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        25495                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25495                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        25495                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25495                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1272980                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1272980                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       655107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       655107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1928087                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1928087                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1928087                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1928087                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012474                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014679                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.175600                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.175600                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.169029                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.169029                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013223                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013223                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013223                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013223                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11835                       # number of writebacks
system.cpu2.dcache.writebacks::total            11835                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1007176                       # DTB read hits
system.cpu3.dtb.read_misses                       379                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  869695                       # DTB read accesses
system.cpu3.dtb.write_hits                     490022                       # DTB write hits
system.cpu3.dtb.write_misses                       50                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 403198                       # DTB write accesses
system.cpu3.dtb.data_hits                     1497198                       # DTB hits
system.cpu3.dtb.data_misses                       429                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 1272893                       # DTB accesses
system.cpu3.itb.fetch_hits                    4508003                       # ITB hits
system.cpu3.itb.fetch_misses                      154                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                4508157                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         9179797                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    5122912                       # Number of instructions committed
system.cpu3.committedOps                      5122912                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              4253277                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               2055858                       # Number of float alu accesses
system.cpu3.num_func_calls                      25815                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       548540                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     4253277                       # number of integer instructions
system.cpu3.num_fp_insts                      2055858                       # number of float instructions
system.cpu3.num_int_register_reads            7158596                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           2381442                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             2048680                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1650085                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1499456                       # number of memory refs
system.cpu3.num_load_insts                    1008705                       # Number of load instructions
system.cpu3.num_store_insts                    490751                       # Number of store instructions
system.cpu3.num_idle_cycles              4074158.573331                       # Number of idle cycles
system.cpu3.num_busy_cycles              5105638.426669                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.556182                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.443818                       # Percentage of idle cycles
system.cpu3.Branches                           584330                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                25883      0.51%      0.51% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2739266     53.47%     53.97% # Class of executed instruction
system.cpu3.op_class::IntMult                    2477      0.05%     54.02% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.02% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 424797      8.29%     62.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   2065      0.04%     62.35% # Class of executed instruction
system.cpu3.op_class::FloatMult                394080      7.69%     70.04% # Class of executed instruction
system.cpu3.op_class::FloatDiv                   5244      0.10%     70.15% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.15% # Class of executed instruction
system.cpu3.op_class::MemRead                 1014043     19.79%     89.94% # Class of executed instruction
system.cpu3.op_class::MemWrite                 490937      9.58%     99.52% # Class of executed instruction
system.cpu3.op_class::IprAccess                 24570      0.48%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   5123362                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      4581                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1203     36.20%     36.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     94      2.83%     39.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     41      1.23%     40.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1985     59.74%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3323                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1203     47.81%     47.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      94      3.74%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      41      1.63%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1178     46.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             88182980000     96.06%     96.06% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               92120000      0.10%     96.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               88970000      0.10%     96.26% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3433150000      3.74%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         91797220000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.593451                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.757147                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   34      0.88%      0.88% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  168      4.37%      5.25% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.10%      5.36% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2773     72.12%     77.48% # number of callpals executed
system.cpu3.kern.callpal::rdps                    204      5.31%     82.78% # number of callpals executed
system.cpu3.kern.callpal::rti                     418     10.87%     93.65% # number of callpals executed
system.cpu3.kern.callpal::callsys                 227      5.90%     99.56% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%     99.58% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 16      0.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3845                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              587                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                339                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                339                      
system.cpu3.kern.mode_good::user                  339                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.577513                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.732181                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       47563650000     51.63%     51.63% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         44557230000     48.37%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     168                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            12054                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4684661                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12054                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           388.639539                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10258778                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10258778                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      5111308                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5111308                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      5111308                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5111308                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      5111308                       # number of overall hits
system.cpu3.icache.overall_hits::total        5111308                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        12054                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12054                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        12054                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12054                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        12054                       # number of overall misses
system.cpu3.icache.overall_misses::total        12054                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      5123362                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5123362                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      5123362                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5123362                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      5123362                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5123362                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002353                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002353                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002353                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002353                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002353                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002353                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            11776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          935.767870                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1432565                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            11776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           121.651240                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   935.767870                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.913836                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.913836                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          740                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3011156                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3011156                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       993862                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         993862                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       483995                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        483995                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2188                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2188                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2128                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2128                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1477857                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1477857                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1477857                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1477857                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        11728                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11728                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         3419                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3419                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          524                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          524                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          524                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          524                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        15147                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15147                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        15147                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15147                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1005590                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1005590                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       487414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       487414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1493004                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1493004                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1493004                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1493004                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011663                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011663                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.007015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007015                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.193215                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.193215                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.197587                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.197587                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010145                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010145                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.010145                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010145                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5683                       # number of writebacks
system.cpu3.dcache.writebacks::total             5683                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.168156                       # Number of seconds simulated
sim_ticks                                168155890000                       # Number of ticks simulated
final_tick                               3521412950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               15055747                       # Simulator instruction rate (inst/s)
host_op_rate                                 15055734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            10804569999                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464108                       # Number of bytes of host memory used
host_seconds                                    15.56                       # Real time elapsed on the host
sim_insts                                   234318282                       # Number of instructions simulated
sim_ops                                     234318282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1169024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8608384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         530880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7557376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1841472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        8491584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         696576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        8290496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37187648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1169024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       530880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1841472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       696576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4237952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21829632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22530048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           18266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          134506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          118084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           28773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          132681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           10884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          129539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              581057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        341088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           6952025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          51192878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           11037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3157071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          44942678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10950981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          50498285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4142442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          49302442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221149839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      6952025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3157071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10950981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4142442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25202519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       129817826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4165278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133983103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       129817826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          6952025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         51192878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4176315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3157071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         44942678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10950981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         50498285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4142442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         49302442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            355132942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   162544421250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5615220000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        230001345600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        230001345600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         76176413100                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         76176413100                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2046024387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2046024387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2352202146450                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2352202146450                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              289569                       # Transaction distribution
system.membus.trans_dist::ReadResp             289569                       # Transaction distribution
system.membus.trans_dist::WriteReq               2323                       # Transaction distribution
system.membus.trans_dist::WriteResp              2323                       # Transaction distribution
system.membus.trans_dist::Writeback            341088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5576                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3850                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9426                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308716                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308716                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        36532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        36532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       372905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       381905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        16590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        16590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       323823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       324285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        57546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        57546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       367250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       368560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        21768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        21768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       353398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       353912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1583044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1169024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1169024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     14570304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     14576470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       530880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       530880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     12774208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     12775940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1841472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1841472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     14415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     14418379                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       696576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       696576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     13907392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     13909100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60620113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            956423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  956423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              956423                       # Request fanout histogram
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2509318                       # DTB read hits
system.cpu0.dtb.read_misses                     10687                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 2206708                       # DTB read accesses
system.cpu0.dtb.write_hits                     940204                       # DTB write hits
system.cpu0.dtb.write_misses                    99612                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 669750                       # DTB write accesses
system.cpu0.dtb.data_hits                     3449522                       # DTB hits
system.cpu0.dtb.data_misses                    110299                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                 2876458                       # DTB accesses
system.cpu0.itb.fetch_hits                   13797222                       # ITB hits
system.cpu0.itb.fetch_misses                      310                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               13797532                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        16815731                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   15388458                       # Number of instructions committed
system.cpu0.committedOps                     15388458                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              8822424                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               6362819                       # Number of float alu accesses
system.cpu0.num_func_calls                     111249                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       683373                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     8822424                       # number of integer instructions
system.cpu0.num_fp_insts                      6362819                       # number of float instructions
system.cpu0.num_int_register_reads           17878796                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           6978701                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            10817558                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            6294977                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      3571013                       # number of memory refs
system.cpu0.num_load_insts                    2530713                       # Number of load instructions
system.cpu0.num_store_insts                   1040300                       # Number of store instructions
system.cpu0.num_idle_cycles              1316655.868458                       # Number of idle cycles
system.cpu0.num_busy_cycles              15499075.131542                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.921701                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.078299                       # Percentage of idle cycles
system.cpu0.Branches                           817787                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               290324      1.87%      1.87% # Class of executed instruction
system.cpu0.op_class::IntAlu                  4250394     27.42%     29.30% # Class of executed instruction
system.cpu0.op_class::IntMult                    3122      0.02%     29.32% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     29.32% # Class of executed instruction
system.cpu0.op_class::FloatAdd                3212749     20.73%     50.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      5      0.00%     50.05% # Class of executed instruction
system.cpu0.op_class::FloatMult               3014841     19.45%     69.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.50% # Class of executed instruction
system.cpu0.op_class::MemRead                 2546504     16.43%     85.93% # Class of executed instruction
system.cpu0.op_class::MemWrite                1041223      6.72%     92.65% # Class of executed instruction
system.cpu0.op_class::IprAccess               1139382      7.35%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  15498771                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     142                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    118355                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2638     36.86%     36.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.14%     37.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    172      2.40%     39.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     15      0.21%     39.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4322     60.39%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7157                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2636     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.18%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     172      3.15%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      15      0.27%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2623     48.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5456                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            159188240000     94.67%     94.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.01%     94.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              168560000      0.10%     94.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               38540000      0.02%     94.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             8745550000      5.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        168155890000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999242                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.606895                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.762331                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   31      0.41%      0.41% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   84      1.11%      1.53% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6452     85.63%     87.21% # number of callpals executed
system.cpu0.kern.callpal::rdps                    348      4.62%     91.82% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     91.84% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     91.85% # number of callpals executed
system.cpu0.kern.callpal::rti                     508      6.74%     98.59% # number of callpals executed
system.cpu0.kern.callpal::callsys                  74      0.98%     99.58% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%     99.62% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 29      0.38%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7535                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              592                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                450                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                450                      
system.cpu0.kern.mode_good::user                  450                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.760135                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.863724                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       31090660000     18.49%     18.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        137065230000     81.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      84                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3349                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3349                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13267                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2323                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4237                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12305                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712953                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            18265                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.993996                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           15483240                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18265                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           847.699973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.993996                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         31015808                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        31015808                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     15480505                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15480505                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     15480505                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15480505                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     15480505                       # number of overall hits
system.cpu0.icache.overall_hits::total       15480505                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        18266                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        18266                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        18266                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         18266                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        18266                       # number of overall misses
system.cpu0.icache.overall_misses::total        18266                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     15498771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15498771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     15498771                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15498771                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     15498771                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15498771                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001179                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001179                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001179                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001179                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001179                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001179                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           135804                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          998.382584                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3312954                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           135804                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.395114                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   998.382584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          616                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7050118                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7050118                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2453919                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2453919                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       849707                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        849707                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5501                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5501                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4558                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4558                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3303626                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3303626                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3303626                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3303626                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        56276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        56276                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        83305                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        83305                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1198                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1198                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1219                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       139581                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        139581                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       139581                       # number of overall misses
system.cpu0.dcache.overall_misses::total       139581                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2510195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2510195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       933012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       933012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5777                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5777                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3443207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3443207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3443207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3443207                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022419                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.089286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.089286                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.178833                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178833                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.211009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.211009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.040538                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040538                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.040538                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040538                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        88909                       # number of writebacks
system.cpu0.dcache.writebacks::total            88909                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2195376                       # DTB read hits
system.cpu1.dtb.read_misses                     10554                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                 2061649                       # DTB read accesses
system.cpu1.dtb.write_hits                     709994                       # DTB write hits
system.cpu1.dtb.write_misses                    99622                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                 580742                       # DTB write accesses
system.cpu1.dtb.data_hits                     2905370                       # DTB hits
system.cpu1.dtb.data_misses                    110176                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                 2642391                       # DTB accesses
system.cpu1.itb.fetch_hits                   13169225                       # ITB hits
system.cpu1.itb.fetch_misses                      144                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               13169369                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        16796671                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   13881273                       # Number of instructions committed
system.cpu1.committedOps                     13881273                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              7366672                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               6359918                       # Number of float alu accesses
system.cpu1.num_func_calls                      23188                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       549715                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     7366672                       # number of integer instructions
system.cpu1.num_fp_insts                      6359918                       # number of float instructions
system.cpu1.num_int_register_reads           15918497                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           5925344                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            10815518                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            6293105                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      3026769                       # number of memory refs
system.cpu1.num_load_insts                    2216666                       # Number of load instructions
system.cpu1.num_store_insts                    810103                       # Number of store instructions
system.cpu1.num_idle_cycles              2820840.402744                       # Number of idle cycles
system.cpu1.num_busy_cycles              13975830.597256                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.832060                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.167940                       # Percentage of idle cycles
system.cpu1.Branches                           582880                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               268906      1.92%      1.92% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3338671     23.86%     25.78% # Class of executed instruction
system.cpu1.op_class::IntMult                    2055      0.01%     25.80% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.80% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3211647     22.95%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatMult               3014860     21.55%     70.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.30% # Class of executed instruction
system.cpu1.op_class::MemRead                 2221022     15.87%     86.18% # Class of executed instruction
system.cpu1.op_class::MemWrite                 810325      5.79%     91.97% # Class of executed instruction
system.cpu1.op_class::IprAccess               1123972      8.03%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  13991470                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      53                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    114859                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1269     31.99%     31.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    172      4.34%     36.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     21      0.53%     36.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2505     63.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1269     46.81%     46.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     172      6.34%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      21      0.77%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1249     46.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2711                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            164444610000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              168560000      0.10%     98.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               53120000      0.03%     98.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3299890000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        167966180000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.498603                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.683388                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     25.00%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::74                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   21      0.49%      0.49% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   88      2.03%      2.52% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.12%      2.64% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3333     77.06%     79.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                    350      8.09%     87.79% # number of callpals executed
system.cpu1.kern.callpal::rti                     441     10.20%     97.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  50      1.16%     99.14% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%     99.17% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 36      0.83%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4325                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              460                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                385                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 69                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                401                      
system.cpu1.kern.mode_good::user                  385                      
system.cpu1.kern.mode_good::idle                   16                      
system.cpu1.kern.mode_switch_good::kernel     0.871739                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.231884                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.877462                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        8207240000      3.44%      3.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        131096220000     54.99%     58.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         99089340000     41.57%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             8295                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10208725                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8295                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1230.708258                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27991235                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27991235                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     13983175                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13983175                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     13983175                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13983175                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     13983175                       # number of overall hits
system.cpu1.icache.overall_hits::total       13983175                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         8295                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8295                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         8295                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8295                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         8295                       # number of overall misses
system.cpu1.icache.overall_misses::total         8295                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     13991470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13991470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     13991470                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13991470                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     13991470                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13991470                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000593                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000593                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000593                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000593                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000593                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000593                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           118370                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          998.727959                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2731472                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           118370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.075712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   998.727959                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.975320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          864                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5952788                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5952788                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2156309                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2156309                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       633172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        633172                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1901                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1901                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1897                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1897                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2789481                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2789481                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2789481                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2789481                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        47073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        47073                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        73941                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        73941                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          813                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          813                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          787                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          787                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       121014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       121014                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121014                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2203382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2203382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       707113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2910495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2910495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2910495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2910495                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021364                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.104567                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.104567                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.299558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.299558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.293219                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.293219                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.041578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.041578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041578                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        78595                       # number of writebacks
system.cpu1.dcache.writebacks::total            78595                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     2429046                       # DTB read hits
system.cpu2.dtb.read_misses                     10573                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 2081951                       # DTB read accesses
system.cpu2.dtb.write_hits                     866933                       # DTB write hits
system.cpu2.dtb.write_misses                    99792                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 595878                       # DTB write accesses
system.cpu2.dtb.data_hits                     3295979                       # DTB hits
system.cpu2.dtb.data_misses                    110365                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 2677829                       # DTB accesses
system.cpu2.itb.fetch_hits                   13362540                       # ITB hits
system.cpu2.itb.fetch_misses                      320                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               13362860                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        16796670                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   15133367                       # Number of instructions committed
system.cpu2.committedOps                     15133367                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              8580430                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               6362004                       # Number of float alu accesses
system.cpu2.num_func_calls                      60524                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       693642                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     8580430                       # number of integer instructions
system.cpu2.num_fp_insts                      6362004                       # number of float instructions
system.cpu2.num_int_register_reads           17613874                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           6826767                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            10816790                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            6294057                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      3417871                       # number of memory refs
system.cpu2.num_load_insts                    2450631                       # Number of load instructions
system.cpu2.num_store_insts                    967240                       # Number of store instructions
system.cpu2.num_idle_cycles              1569835.490074                       # Number of idle cycles
system.cpu2.num_busy_cycles              15226834.509926                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.906539                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.093461                       # Percentage of idle cycles
system.cpu2.Branches                           775678                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               283104      1.86%      1.86% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4154977     27.26%     29.11% # Class of executed instruction
system.cpu2.op_class::IntMult                    5236      0.03%     29.15% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     29.15% # Class of executed instruction
system.cpu2.op_class::FloatAdd                3212084     21.07%     50.22% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     39      0.00%     50.22% # Class of executed instruction
system.cpu2.op_class::FloatCvt                    131      0.00%     50.22% # Class of executed instruction
system.cpu2.op_class::FloatMult               3014850     19.78%     70.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     30      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu2.op_class::MemRead                 2462663     16.16%     86.15% # Class of executed instruction
system.cpu2.op_class::MemWrite                 967946      6.35%     92.50% # Class of executed instruction
system.cpu2.op_class::IprAccess               1142679      7.50%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  15243739                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      82                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    119257                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2840     37.10%     37.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.24%     37.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    172      2.25%     39.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     23      0.30%     39.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4602     60.12%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7655                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2839     48.36%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.31%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     172      2.93%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      23      0.39%     51.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2819     48.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5871                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            159003410000     94.66%     94.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               25740000      0.02%     94.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              168560000      0.10%     94.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               54440000      0.03%     94.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             8713730000      5.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        167965880000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999648                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.612560                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.766950                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.00%      4.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        27     54.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        6     12.00%     70.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.00%     72.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     74.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        7     14.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   22      0.26%      0.26% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   97      1.16%      1.42% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      1.45% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6911     82.74%     84.19% # number of callpals executed
system.cpu2.kern.callpal::rdps                    420      5.03%     89.21% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     89.23% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     89.24% # number of callpals executed
system.cpu2.kern.callpal::rti                     532      6.37%     95.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                 100      1.20%     96.80% # number of callpals executed
system.cpu2.kern.callpal::rdunique                266      3.18%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8353                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              628                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                459                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                459                      
system.cpu2.kern.mode_good::user                  459                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.730892                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.844526                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       35450740000     21.09%     21.09% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        132665170000     78.91%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      97                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            28773                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15218371                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28773                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           528.911514                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         30516251                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        30516251                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     15214966                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15214966                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     15214966                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15214966                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     15214966                       # number of overall hits
system.cpu2.icache.overall_hits::total       15214966                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        28773                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        28773                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        28773                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         28773                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        28773                       # number of overall misses
system.cpu2.icache.overall_misses::total        28773                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     15243739                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15243739                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     15243739                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15243739                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     15243739                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15243739                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001888                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001888                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001888                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001888                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001888                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001888                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           132875                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          989.940005                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3155350                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           132875                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.746754                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   989.940005                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.966738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          671                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          666                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6749119                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6749119                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2377483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2377483                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       777440                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        777440                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         6037                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6037                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         6066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3154923                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3154923                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3154923                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3154923                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        55060                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        55060                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        81837                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        81837                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1306                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1306                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1065                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1065                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       136897                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136897                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       136897                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136897                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2432543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2432543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       859277                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       859277                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         7343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         7131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3291820                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3291820                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3291820                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3291820                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022635                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.095239                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095239                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.177856                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.177856                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.149348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.149348                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.041587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041587                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        88714                       # number of writebacks
system.cpu2.dcache.writebacks::total            88714                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2193353                       # DTB read hits
system.cpu3.dtb.read_misses                     10510                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                 2042566                       # DTB read accesses
system.cpu3.dtb.write_hits                     713270                       # DTB write hits
system.cpu3.dtb.write_misses                    99276                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 573737                       # DTB write accesses
system.cpu3.dtb.data_hits                     2906623                       # DTB hits
system.cpu3.dtb.data_misses                    109786                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 2616303                       # DTB accesses
system.cpu3.itb.fetch_hits                   13093874                       # ITB hits
system.cpu3.itb.fetch_misses                      139                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses               13094013                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        16797037                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   13889272                       # Number of instructions committed
system.cpu3.committedOps                     13889272                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              7372270                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               6360101                       # Number of float alu accesses
system.cpu3.num_func_calls                      26449                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       549504                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     7372270                       # number of integer instructions
system.cpu3.num_fp_insts                      6360101                       # number of float instructions
system.cpu3.num_int_register_reads           15924232                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           5926543                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            10815081                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            6292977                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      3027654                       # number of memory refs
system.cpu3.num_load_insts                    2214599                       # Number of load instructions
system.cpu3.num_store_insts                    813055                       # Number of store instructions
system.cpu3.num_idle_cycles              2813312.001807                       # Number of idle cycles
system.cpu3.num_busy_cycles              13983724.998193                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.832511                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.167489                       # Percentage of idle cycles
system.cpu3.Branches                           586756                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               268994      1.92%      1.92% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3346927     23.91%     25.83% # Class of executed instruction
system.cpu3.op_class::IntMult                    2260      0.02%     25.85% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.85% # Class of executed instruction
system.cpu3.op_class::FloatAdd                3211443     22.94%     48.79% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     48.79% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      5      0.00%     48.79% # Class of executed instruction
system.cpu3.op_class::FloatMult               3014669     21.53%     70.32% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.32% # Class of executed instruction
system.cpu3.op_class::MemRead                 2220674     15.86%     86.18% # Class of executed instruction
system.cpu3.op_class::MemWrite                 813260      5.81%     91.99% # Class of executed instruction
system.cpu3.op_class::IprAccess               1120844      8.01%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  13999079                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    114642                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1356     32.60%     32.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    172      4.13%     36.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      0.72%     37.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2602     62.55%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4160                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1356     46.79%     46.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     172      5.94%     52.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      1.04%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1340     46.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2898                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            164076300000     97.68%     97.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              168560000      0.10%     97.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               64400000      0.04%     97.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3660530000      2.18%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        167969790000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.514988                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.696635                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    9      0.20%      0.20% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   98      2.18%      2.38% # number of callpals executed
system.cpu3.kern.callpal::tbi                       6      0.13%      2.51% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3529     78.44%     80.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                    359      7.98%     88.93% # number of callpals executed
system.cpu3.kern.callpal::rti                     434      9.65%     98.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                  42      0.93%     99.51% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.04%     99.56% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.44%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4499                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              533                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                377                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                377                      
system.cpu3.kern.mode_good::user                  377                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.707317                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.828571                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       37825590000     22.50%     22.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        130321170000     77.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            10884                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13987175                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10884                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1285.113469                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28009042                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28009042                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     13988195                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13988195                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     13988195                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13988195                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     13988195                       # number of overall hits
system.cpu3.icache.overall_hits::total       13988195                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        10884                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10884                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        10884                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10884                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        10884                       # number of overall misses
system.cpu3.icache.overall_misses::total        10884                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     13999079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13999079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     13999079                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13999079                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     13999079                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13999079                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000777                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000777                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000777                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000777                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000777                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000777                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           129340                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          987.655444                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2834200                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           129340                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.912788                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   987.655444                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.964507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          611                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.596680                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5966737                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5966737                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2143290                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2143290                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       634544                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        634544                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2499                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2499                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2555                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2555                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2777834                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2777834                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2777834                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2777834                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        57414                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        57414                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        75209                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        75209                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          862                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          779                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          779                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       132623                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        132623                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       132623                       # number of overall misses
system.cpu3.dcache.overall_misses::total       132623                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2200704                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2200704                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       709753                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       709753                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         3361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         3334                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3334                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2910457                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2910457                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2910457                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2910457                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026089                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026089                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.105965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.105965                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.256471                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.256471                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.233653                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.233653                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.045568                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045568                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.045568                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045568                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        84870                       # number of writebacks
system.cpu3.dcache.writebacks::total            84870                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007509                       # Number of seconds simulated
sim_ticks                                  7509300000                       # Number of ticks simulated
final_tick                               3528922250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              968922989                       # Simulator instruction rate (inst/s)
host_op_rate                                968869323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            30937912780                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464108                       # Number of bytes of host memory used
host_seconds                                     0.24                       # Real time elapsed on the host
sim_insts                                   235153476                       # Number of instructions simulated
sim_ops                                     235153476                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         268928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          97984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         322688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         729600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1726784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       193600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        97984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       322688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        614784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       686080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          686080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            5042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          25781364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          35812659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          13048353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          15008589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          42971782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          97159522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             68182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            102273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             229952725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     25781364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     13048353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     42971782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        68182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81869682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        91364042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91364042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        91364042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         25781364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         35812659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         13048353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         15008589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         42971782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         97159522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            68182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           102273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321316767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7255305000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       250640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        230491597440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        230491597440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         76338784440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         76338784440                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2050385523750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2050385523750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2357215905630                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2357215905630                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18583                       # Transaction distribution
system.membus.trans_dist::ReadResp              18583                       # Transaction distribution
system.membus.trans_dist::WriteReq                 42                       # Transaction distribution
system.membus.trans_dist::WriteResp                42                       # Transaction distribution
system.membus.trans_dist::Writeback             10720                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              225                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            126                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             351                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9351                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         6050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         6050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        12438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        12458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         3062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         3062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         4802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         4824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        10086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        10086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        30712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        30736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       479936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       480016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        97984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        97984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       175744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       175832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       322752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       322752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1200320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1200416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total          512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         3080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2474192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             39005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                   39005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total               39005                       # Request fanout histogram
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       41328                       # DTB read hits
system.cpu0.dtb.read_misses                        86                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   11015                       # DTB read accesses
system.cpu0.dtb.write_hits                      33353                       # DTB write hits
system.cpu0.dtb.write_misses                       14                       # DTB write misses
system.cpu0.dtb.write_acv                           7                       # DTB write access violations
system.cpu0.dtb.write_accesses                   6645                       # DTB write accesses
system.cpu0.dtb.data_hits                       74681                       # DTB hits
system.cpu0.dtb.data_misses                       100                       # DTB misses
system.cpu0.dtb.data_acv                            7                       # DTB access violations
system.cpu0.dtb.data_accesses                   17660                       # DTB accesses
system.cpu0.itb.fetch_hits                      57607                       # ITB hits
system.cpu0.itb.fetch_misses                       92                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  57699                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          692772                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     199230                       # Number of instructions committed
system.cpu0.committedOps                       199230                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               192392                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu0.num_func_calls                       5449                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        19449                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      192392                       # number of integer instructions
system.cpu0.num_fp_insts                          261                       # number of float instructions
system.cpu0.num_int_register_reads             265774                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            137759                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu0.num_mem_refs                        74944                       # number of memory refs
system.cpu0.num_load_insts                      41524                       # Number of load instructions
system.cpu0.num_store_insts                     33420                       # Number of store instructions
system.cpu0.num_idle_cycles              508792.752264                       # Number of idle cycles
system.cpu0.num_busy_cycles              183979.247736                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.265570                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.734430                       # Percentage of idle cycles
system.cpu0.Branches                            26652                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 3064      1.54%      1.54% # Class of executed instruction
system.cpu0.op_class::IntAlu                   115664     58.02%     59.56% # Class of executed instruction
system.cpu0.op_class::IntMult                     249      0.12%     59.69% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.69% # Class of executed instruction
system.cpu0.op_class::FloatAdd                     30      0.02%     59.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.70% # Class of executed instruction
system.cpu0.op_class::MemRead                   42622     21.38%     81.08% # Class of executed instruction
system.cpu0.op_class::MemWrite                  33717     16.91%     98.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                  3991      2.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    199337                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       768                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     214     40.53%     40.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      1.52%     42.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.19%     42.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    305     57.77%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 528                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      214     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      1.83%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.23%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     213     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  436                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6504490000     93.82%     93.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7840000      0.11%     93.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3290000      0.05%     93.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              417430000      6.02%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          6933050000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.698361                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.825758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.14%      2.32% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.18%      2.50% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  492     87.86%     90.36% # number of callpals executed
system.cpu0.kern.callpal::rdps                     16      2.86%     93.21% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.18%     93.39% # number of callpals executed
system.cpu0.kern.callpal::rti                      27      4.82%     98.21% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      1.79%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   560                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               40                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 19                      
system.cpu0.kern.mode_good::user                   18                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.475000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.637931                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1322540000     71.84%     71.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           518430000     28.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  42                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 42                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      336                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements             3024                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999549                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             316280                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3536                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.445701                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999549                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           401699                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          401699                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       196312                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         196312                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       196312                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          196312                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       196312                       # number of overall hits
system.cpu0.icache.overall_hits::total         196312                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3025                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3025                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3025                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3025                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3025                       # number of overall misses
system.cpu0.icache.overall_misses::total         3025                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst       199337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       199337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       199337                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       199337                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       199337                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       199337                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015175                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015175                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4603                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          919.552635                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              95580                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5403                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.690172                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   919.552635                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.898001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.898001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          797                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           154269                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          154269                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        38220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          38220                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        30537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         30537                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        68757                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           68757                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        68757                       # number of overall hits
system.cpu0.dcache.overall_hits::total          68757                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         2524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2524                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2132                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2132                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          107                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          107                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4656                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4656                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4656                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4656                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data        40744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        40744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        32669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        32669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          693                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          693                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        73413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        73413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        73413                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        73413                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.061948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061948                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.065261                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065261                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.154179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.154179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.059163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.063422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.063422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063422                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2830                       # number of writebacks
system.cpu0.dcache.writebacks::total             2830                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       27157                       # DTB read hits
system.cpu1.dtb.read_misses                       325                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu1.dtb.write_hits                      15721                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    875                       # DTB write accesses
system.cpu1.dtb.data_hits                       42878                       # DTB hits
system.cpu1.dtb.data_misses                       363                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2697                       # DTB accesses
system.cpu1.itb.fetch_hits                      25257                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  25382                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          781546                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     152231                       # Number of instructions committed
system.cpu1.committedOps                       152231                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               146250                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   297                       # Number of float alu accesses
system.cpu1.num_func_calls                       3323                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        17216                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      146250                       # number of integer instructions
system.cpu1.num_fp_insts                          297                       # number of float instructions
system.cpu1.num_int_register_reads             194836                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            112058                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        43993                       # number of memory refs
system.cpu1.num_load_insts                      28040                       # Number of load instructions
system.cpu1.num_store_insts                     15953                       # Number of store instructions
system.cpu1.num_idle_cycles              622584.916080                       # Number of idle cycles
system.cpu1.num_busy_cycles              158961.083920                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.203393                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.796607                       # Percentage of idle cycles
system.cpu1.Branches                            21881                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 2887      1.89%      1.89% # Class of executed instruction
system.cpu1.op_class::IntAlu                    97277     63.74%     65.63% # Class of executed instruction
system.cpu1.op_class::IntMult                     141      0.09%     65.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     65.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     25      0.02%     65.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.74% # Class of executed instruction
system.cpu1.op_class::MemRead                   29191     19.13%     84.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                  15963     10.46%     95.33% # Class of executed instruction
system.cpu1.op_class::IprAccess                  7128      4.67%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    152615                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       972                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     145     39.08%     39.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      2.16%     41.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      0.81%     42.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    215     57.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 371                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      145     48.33%     48.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      2.67%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.00%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     144     48.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  300                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7566430000     96.81%     96.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                7840000      0.10%     96.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                7220000      0.09%     97.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              233880000      2.99%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7815370000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.669767                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.808625                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.22%      0.22% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     12.80%     13.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.10%     14.13% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  284     62.69%     76.82% # number of callpals executed
system.cpu1.kern.callpal::rdps                     17      3.75%     80.57% # number of callpals executed
system.cpu1.kern.callpal::rti                      77     17.00%     97.57% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.99%     99.56% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.44%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   453                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 11                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   68                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.556452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.090909                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.679803                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1243820000      7.13%      7.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           163670000      0.94%      8.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         16029990000     91.93%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             1531                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4057616                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2043                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1986.106706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           306761                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          306761                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       151084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         151084                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       151084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          151084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       151084                       # number of overall hits
system.cpu1.icache.overall_hits::total         151084                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1531                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1531                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1531                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1531                       # number of overall misses
system.cpu1.icache.overall_misses::total         1531                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       152615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       152615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       152615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       152615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       152615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       152615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010032                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1716                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          855.858871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             221721                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2454                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            90.350856                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   855.858871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.835800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.835800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          695                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            88930                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           88930                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        25887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25887                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        14627                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14627                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          515                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        40514                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           40514                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        40514                       # number of overall hits
system.cpu1.dcache.overall_hits::total          40514                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1261                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          638                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           40                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           33                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1899                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1899                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1899                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1899                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        27148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        27148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        15265                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15265                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          553                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          553                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        42413                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42413                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        42413                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42413                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.046449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046449                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.041795                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041795                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.072072                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.072072                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.059675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.044774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044774                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu1.dcache.writebacks::total              858                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                       86788                       # DTB read hits
system.cpu2.dtb.read_misses                       371                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                   34021                       # DTB read accesses
system.cpu2.dtb.write_hits                      90774                       # DTB write hits
system.cpu2.dtb.write_misses                      106                       # DTB write misses
system.cpu2.dtb.write_acv                           5                       # DTB write access violations
system.cpu2.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu2.dtb.data_hits                      177562                       # DTB hits
system.cpu2.dtb.data_misses                       477                       # DTB misses
system.cpu2.dtb.data_acv                            5                       # DTB access violations
system.cpu2.dtb.data_accesses                   49536                       # DTB accesses
system.cpu2.itb.fetch_hits                     163510                       # ITB hits
system.cpu2.itb.fetch_misses                      152                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 163662                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                          840154                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     470720                       # Number of instructions committed
system.cpu2.committedOps                       470720                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               453144                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu2.num_func_calls                       9279                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        48181                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      453144                       # number of integer instructions
system.cpu2.num_fp_insts                         3618                       # number of float instructions
system.cpu2.num_int_register_reads             651110                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            309818                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       178683                       # number of memory refs
system.cpu2.num_load_insts                      87627                       # Number of load instructions
system.cpu2.num_store_insts                     91056                       # Number of store instructions
system.cpu2.num_idle_cycles              312798.297009                       # Number of idle cycles
system.cpu2.num_busy_cycles              527355.702991                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.627689                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.372311                       # Percentage of idle cycles
system.cpu2.Branches                            60623                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 9807      2.08%      2.08% # Class of executed instruction
system.cpu2.op_class::IntAlu                   268707     57.03%     59.11% # Class of executed instruction
system.cpu2.op_class::IntMult                     587      0.12%     59.23% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.23% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   1172      0.25%     59.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                    227      0.05%     59.53% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.53% # Class of executed instruction
system.cpu2.op_class::MemRead                   89969     19.09%     78.62% # Class of executed instruction
system.cpu2.op_class::MemWrite                  91124     19.34%     97.96% # Class of executed instruction
system.cpu2.op_class::IprAccess                  9609      2.04%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    471202                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1357                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     281     44.46%     44.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      8      1.27%     45.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.16%     45.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    342     54.11%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 632                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      279     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       8      1.41%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.18%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     278     49.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  566                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              8021690000     95.52%     95.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                7840000      0.09%     95.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2240000      0.03%     95.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              365920000      4.36%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          8397690000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.992883                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.812865                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.895570                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.42%      0.42% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      7.42%      7.84% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  515     72.13%     79.97% # number of callpals executed
system.cpu2.kern.callpal::rdps                     17      2.38%     82.35% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.14%     82.49% # number of callpals executed
system.cpu2.kern.callpal::rti                     108     15.13%     97.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.10%     99.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.28%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   714                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              160                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 98                      
system.cpu2.kern.mode_good::user                   99                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.612500                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.760618                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       11695350000     88.56%     88.56% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1510100000     11.44%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements             5042                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.870798                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             504755                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5553                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            90.897713                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.870798                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999748                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           947447                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          947447                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       466159                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         466159                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       466159                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          466159                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       466159                       # number of overall hits
system.cpu2.icache.overall_hits::total         466159                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         5043                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5043                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         5043                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5043                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         5043                       # number of overall misses
system.cpu2.icache.overall_misses::total         5043                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst       471202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       471202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       471202                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       471202                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       471202                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       471202                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010702                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010702                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010702                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010702                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010702                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010702                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            11210                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          844.647179                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             197751                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12234                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.164051                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   844.647179                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.824851                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.824851                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           367883                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          367883                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        81039                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81039                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        82712                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         82712                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1218                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1218                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1271                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1271                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       163751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          163751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       163751                       # number of overall hits
system.cpu2.dcache.overall_hits::total         163751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4895                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4895                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         6797                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6797                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          104                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        11692                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11692                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        11692                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11692                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data        85934                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        85934                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        89509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        89509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1315                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1315                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       175443                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       175443                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       175443                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       175443                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.056962                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.056962                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.075936                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.075936                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.078669                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.078669                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.033460                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.033460                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.066643                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.066643                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.066643                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.066643                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7032                       # number of writebacks
system.cpu2.dcache.writebacks::total             7032                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        2882                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                       1553                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                        4435                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                       1819                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                   1819                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                          781150                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                      13013                       # Number of instructions committed
system.cpu3.committedOps                        13013                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                12352                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                        558                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts          941                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                       12352                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads              16604                       # number of times the integer registers were read
system.cpu3.num_int_register_writes              9760                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                         4444                       # number of memory refs
system.cpu3.num_load_insts                       2882                       # Number of load instructions
system.cpu3.num_store_insts                      1562                       # Number of store instructions
system.cpu3.num_idle_cycles              767619.553689                       # Number of idle cycles
system.cpu3.num_busy_cycles              13530.446311                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.017321                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.982679                       # Percentage of idle cycles
system.cpu3.Branches                             1772                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  106      0.81%      0.81% # Class of executed instruction
system.cpu3.op_class::IntAlu                     7683     59.04%     59.86% # Class of executed instruction
system.cpu3.op_class::IntMult                      40      0.31%     60.16% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::MemRead                    3005     23.09%     83.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                   1562     12.00%     95.26% # Class of executed instruction
system.cpu3.op_class::IprAccess                   617      4.74%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                     13013                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       150                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      33     24.63%     24.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      8      5.97%     30.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.75%     31.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     92     68.66%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 134                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   74                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              7704020000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7840000      0.10%     98.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3290000      0.04%     98.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               96260000      1.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          7811410000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.552239                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                  116     82.27%     82.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                     16     11.35%     93.62% # number of callpals executed
system.cpu3.kern.callpal::rti                       9      6.38%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   141                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                9                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements                8                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             476650                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           916.634615                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            26034                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           26034                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        13005                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          13005                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        13005                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           13005                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        13005                       # number of overall hits
system.cpu3.icache.overall_hits::total          13005                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            8                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            8                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             8                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            8                       # number of overall misses
system.cpu3.icache.overall_misses::total            8                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst        13013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        13013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        13013                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        13013                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        13013                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        13013                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000615                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000615                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000615                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000615                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000615                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000615                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          595.334179                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              14892                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              589                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.283531                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   595.334179                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.581381                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.581381                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          589                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          576                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.575195                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             8899                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            8899                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2798                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2798                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1493                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1493                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data           39                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           34                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4291                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4291                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4291                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4291                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           41                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            9                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            8                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           50                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           50                       # number of overall misses
system.cpu3.dcache.overall_misses::total           50                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2839                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2839                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1502                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1502                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4341                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4341                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4341                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4341                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.014442                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014442                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.005992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005992                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.190476                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.190476                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.011518                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011518                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011518                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011518                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
